{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 22:02:18 2009 " "Info: Processing started: Tue Oct 27 22:02:18 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off myArkanoid -c myArkanoid " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off myArkanoid -c myArkanoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "myArkanoid EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"myArkanoid\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dimezzaClock:inst1\|conta\[0\]  " "Info: Automatically promoted node dimezzaClock:inst1\|conta\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dimezzaClock:inst1\|conta\[0\]~0 " "Info: Destination node dimezzaClock:inst1\|conta\[0\]~0" {  } { { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { dimezzaClock:inst1|conta[0]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { dimezzaClock:inst1|conta[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Info: Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:15 " "Info: Fitter placement preparation operations ending: elapsed time is 00:01:15" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:51 " "Info: Fitter placement operations ending: elapsed time is 00:06:51" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "308.611 ns register register " "Info: Estimated most critical path is register to register delay of 308.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myArkanoidVHDL:inst\|ballPositionV\[4\] 1 REG LAB_X19_Y22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y22; Fanout = 6; REG Node = 'myArkanoidVHDL:inst\|ballPositionV\[4\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { myArkanoidVHDL:inst|ballPositionV[4] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.178 ns) 0.738 ns myArkanoidVHDL:inst\|ballPositionV~1181 2 COMB LAB_X19_Y22 15 " "Info: 2: + IC(0.560 ns) + CELL(0.178 ns) = 0.738 ns; Loc. = LAB_X19_Y22; Fanout = 15; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1181'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { myArkanoidVHDL:inst|ballPositionV[4] myArkanoidVHDL:inst|ballPositionV~1181 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(0.495 ns) 3.869 ns myArkanoidVHDL:inst\|Add114~9 3 COMB LAB_X36_Y3 2 " "Info: 3: + IC(2.636 ns) + CELL(0.495 ns) = 3.869 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { myArkanoidVHDL:inst|ballPositionV~1181 myArkanoidVHDL:inst|Add114~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.949 ns myArkanoidVHDL:inst\|Add114~11 4 COMB LAB_X36_Y3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.949 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.029 ns myArkanoidVHDL:inst\|Add114~13 5 COMB LAB_X36_Y3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.029 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.109 ns myArkanoidVHDL:inst\|Add114~15 6 COMB LAB_X36_Y3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 4.109 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.189 ns myArkanoidVHDL:inst\|Add114~17 7 COMB LAB_X36_Y3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.189 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.269 ns myArkanoidVHDL:inst\|Add114~19 8 COMB LAB_X36_Y3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.269 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.349 ns myArkanoidVHDL:inst\|Add114~21 9 COMB LAB_X36_Y3 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.349 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.429 ns myArkanoidVHDL:inst\|Add114~23 10 COMB LAB_X36_Y3 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.429 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.509 ns myArkanoidVHDL:inst\|Add114~25 11 COMB LAB_X36_Y3 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.509 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.589 ns myArkanoidVHDL:inst\|Add114~27 12 COMB LAB_X36_Y3 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.589 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.669 ns myArkanoidVHDL:inst\|Add114~29 13 COMB LAB_X36_Y3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.669 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~27 myArkanoidVHDL:inst|Add114~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.749 ns myArkanoidVHDL:inst\|Add114~31 14 COMB LAB_X36_Y3 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.749 ns; Loc. = LAB_X36_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~29 myArkanoidVHDL:inst|Add114~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 4.927 ns myArkanoidVHDL:inst\|Add114~33 15 COMB LAB_X36_Y2 2 " "Info: 15: + IC(0.098 ns) + CELL(0.080 ns) = 4.927 ns; Loc. = LAB_X36_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add114~31 myArkanoidVHDL:inst|Add114~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.007 ns myArkanoidVHDL:inst\|Add114~35 16 COMB LAB_X36_Y2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 5.007 ns; Loc. = LAB_X36_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~33 myArkanoidVHDL:inst|Add114~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.087 ns myArkanoidVHDL:inst\|Add114~37 17 COMB LAB_X36_Y2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 5.087 ns; Loc. = LAB_X36_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~35 myArkanoidVHDL:inst|Add114~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.167 ns myArkanoidVHDL:inst\|Add114~39 18 COMB LAB_X36_Y2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 5.167 ns; Loc. = LAB_X36_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~37 myArkanoidVHDL:inst|Add114~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.247 ns myArkanoidVHDL:inst\|Add114~41 19 COMB LAB_X36_Y2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 5.247 ns; Loc. = LAB_X36_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~39 myArkanoidVHDL:inst|Add114~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.705 ns myArkanoidVHDL:inst\|Add114~42 20 COMB LAB_X36_Y2 1 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 5.705 ns; Loc. = LAB_X36_Y2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add114~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add114~41 myArkanoidVHDL:inst|Add114~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.319 ns) 7.833 ns myArkanoidVHDL:inst\|ballPositionV~1266 21 COMB LAB_X24_Y5 11 " "Info: 21: + IC(1.809 ns) + CELL(0.319 ns) = 7.833 ns; Loc. = LAB_X24_Y5; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1266'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { myArkanoidVHDL:inst|Add114~42 myArkanoidVHDL:inst|ballPositionV~1266 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.517 ns) 10.261 ns myArkanoidVHDL:inst\|Add117~43 22 COMB LAB_X34_Y4 2 " "Info: 22: + IC(1.911 ns) + CELL(0.517 ns) = 10.261 ns; Loc. = LAB_X34_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.428 ns" { myArkanoidVHDL:inst|ballPositionV~1266 myArkanoidVHDL:inst|Add117~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.341 ns myArkanoidVHDL:inst\|Add117~45 23 COMB LAB_X34_Y4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.341 ns; Loc. = LAB_X34_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~43 myArkanoidVHDL:inst|Add117~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.799 ns myArkanoidVHDL:inst\|Add117~46 24 COMB LAB_X34_Y4 1 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 10.799 ns; Loc. = LAB_X34_Y4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add117~46'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add117~45 myArkanoidVHDL:inst|Add117~46 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.177 ns) 11.708 ns myArkanoidVHDL:inst\|LessThan241~3 25 COMB LAB_X33_Y4 1 " "Info: 25: + IC(0.732 ns) + CELL(0.177 ns) = 11.708 ns; Loc. = LAB_X33_Y4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { myArkanoidVHDL:inst|Add117~46 myArkanoidVHDL:inst|LessThan241~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 12.384 ns myArkanoidVHDL:inst\|LessThan241~4 26 COMB LAB_X33_Y4 2 " "Info: 26: + IC(0.498 ns) + CELL(0.178 ns) = 12.384 ns; Loc. = LAB_X33_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|LessThan241~3 myArkanoidVHDL:inst|LessThan241~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 13.059 ns myArkanoidVHDL:inst\|process_0~3891 27 COMB LAB_X33_Y4 1 " "Info: 27: + IC(0.154 ns) + CELL(0.521 ns) = 13.059 ns; Loc. = LAB_X33_Y4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3891'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3891 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 13.734 ns myArkanoidVHDL:inst\|process_0~3893 28 COMB LAB_X33_Y4 2 " "Info: 28: + IC(0.154 ns) + CELL(0.521 ns) = 13.734 ns; Loc. = LAB_X33_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3893'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~3891 myArkanoidVHDL:inst|process_0~3893 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 14.410 ns myArkanoidVHDL:inst\|process_0~3900 29 COMB LAB_X33_Y4 1 " "Info: 29: + IC(0.498 ns) + CELL(0.178 ns) = 14.410 ns; Loc. = LAB_X33_Y4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3900'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3893 myArkanoidVHDL:inst|process_0~3900 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.521 ns) 17.117 ns myArkanoidVHDL:inst\|process_0~3903 30 COMB LAB_X19_Y17 1 " "Info: 30: + IC(2.186 ns) + CELL(0.521 ns) = 17.117 ns; Loc. = LAB_X19_Y17; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3903'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { myArkanoidVHDL:inst|process_0~3900 myArkanoidVHDL:inst|process_0~3903 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.544 ns) 19.667 ns myArkanoidVHDL:inst\|process_0~3919 31 COMB LAB_X36_Y8 2 " "Info: 31: + IC(2.006 ns) + CELL(0.544 ns) = 19.667 ns; Loc. = LAB_X36_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3919'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { myArkanoidVHDL:inst|process_0~3903 myArkanoidVHDL:inst|process_0~3919 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 20.343 ns myArkanoidVHDL:inst\|process_0~3920 32 COMB LAB_X36_Y8 84 " "Info: 32: + IC(0.498 ns) + CELL(0.178 ns) = 20.343 ns; Loc. = LAB_X36_Y8; Fanout = 84; COMB Node = 'myArkanoidVHDL:inst\|process_0~3920'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3919 myArkanoidVHDL:inst|process_0~3920 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.495 ns) 21.927 ns myArkanoidVHDL:inst\|Add127~1 33 COMB LAB_X35_Y11 2 " "Info: 33: + IC(1.089 ns) + CELL(0.495 ns) = 21.927 ns; Loc. = LAB_X35_Y11; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { myArkanoidVHDL:inst|process_0~3920 myArkanoidVHDL:inst|Add127~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 22.385 ns myArkanoidVHDL:inst\|Add127~2 34 COMB LAB_X35_Y11 14 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 22.385 ns; Loc. = LAB_X35_Y11; Fanout = 14; COMB Node = 'myArkanoidVHDL:inst\|Add127~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.517 ns) 23.937 ns myArkanoidVHDL:inst\|Add131~3 35 COMB LAB_X31_Y11 2 " "Info: 35: + IC(1.035 ns) + CELL(0.517 ns) = 23.937 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { myArkanoidVHDL:inst|Add127~2 myArkanoidVHDL:inst|Add131~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 24.395 ns myArkanoidVHDL:inst\|Add131~4 36 COMB LAB_X31_Y11 2 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 24.395 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add131~3 myArkanoidVHDL:inst|Add131~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.178 ns) 26.607 ns myArkanoidVHDL:inst\|process_0~3963 37 COMB LAB_X6_Y5 2 " "Info: 37: + IC(2.034 ns) + CELL(0.178 ns) = 26.607 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3963'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { myArkanoidVHDL:inst|Add131~4 myArkanoidVHDL:inst|process_0~3963 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 27.283 ns myArkanoidVHDL:inst\|process_0~3965 38 COMB LAB_X6_Y5 1 " "Info: 38: + IC(0.498 ns) + CELL(0.178 ns) = 27.283 ns; Loc. = LAB_X6_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3965'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3963 myArkanoidVHDL:inst|process_0~3965 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 27.959 ns myArkanoidVHDL:inst\|process_0~3966 39 COMB LAB_X6_Y5 1 " "Info: 39: + IC(0.498 ns) + CELL(0.178 ns) = 27.959 ns; Loc. = LAB_X6_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3966'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3965 myArkanoidVHDL:inst|process_0~3966 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.521 ns) 30.170 ns myArkanoidVHDL:inst\|process_0~3967 40 COMB LAB_X30_Y11 1 " "Info: 40: + IC(1.690 ns) + CELL(0.521 ns) = 30.170 ns; Loc. = LAB_X30_Y11; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3967'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { myArkanoidVHDL:inst|process_0~3966 myArkanoidVHDL:inst|process_0~3967 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 30.846 ns myArkanoidVHDL:inst\|process_0~3968 41 COMB LAB_X30_Y11 1 " "Info: 41: + IC(0.498 ns) + CELL(0.178 ns) = 30.846 ns; Loc. = LAB_X30_Y11; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3968'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3967 myArkanoidVHDL:inst|process_0~3968 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.278 ns) 32.053 ns myArkanoidVHDL:inst\|process_0~3973 42 COMB LAB_X30_Y12 2 " "Info: 42: + IC(0.929 ns) + CELL(0.278 ns) = 32.053 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3973'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { myArkanoidVHDL:inst|process_0~3968 myArkanoidVHDL:inst|process_0~3973 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 32.728 ns myArkanoidVHDL:inst\|process_0~3980 43 COMB LAB_X30_Y12 1 " "Info: 43: + IC(0.131 ns) + CELL(0.544 ns) = 32.728 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3980'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~3973 myArkanoidVHDL:inst|process_0~3980 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 33.404 ns myArkanoidVHDL:inst\|process_0~3982 44 COMB LAB_X30_Y12 1 " "Info: 44: + IC(0.131 ns) + CELL(0.545 ns) = 33.404 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3982'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3980 myArkanoidVHDL:inst|process_0~3982 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 34.080 ns myArkanoidVHDL:inst\|process_0~3983 45 COMB LAB_X30_Y12 2 " "Info: 45: + IC(0.498 ns) + CELL(0.178 ns) = 34.080 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3983'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3983 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.322 ns) 35.657 ns myArkanoidVHDL:inst\|process_0~6235 46 COMB LAB_X27_Y16 66 " "Info: 46: + IC(1.255 ns) + CELL(0.322 ns) = 35.657 ns; Loc. = LAB_X27_Y16; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~6235'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { myArkanoidVHDL:inst|process_0~3983 myArkanoidVHDL:inst|process_0~6235 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.495 ns) 37.534 ns myArkanoidVHDL:inst\|Add133~1 47 COMB LAB_X24_Y17 2 " "Info: 47: + IC(1.382 ns) + CELL(0.495 ns) = 37.534 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { myArkanoidVHDL:inst|process_0~6235 myArkanoidVHDL:inst|Add133~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.614 ns myArkanoidVHDL:inst\|Add133~3 48 COMB LAB_X24_Y17 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 37.614 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.694 ns myArkanoidVHDL:inst\|Add133~5 49 COMB LAB_X24_Y17 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 37.694 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.774 ns myArkanoidVHDL:inst\|Add133~7 50 COMB LAB_X24_Y17 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 37.774 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.854 ns myArkanoidVHDL:inst\|Add133~9 51 COMB LAB_X24_Y17 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 37.854 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.934 ns myArkanoidVHDL:inst\|Add133~11 52 COMB LAB_X24_Y17 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 37.934 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.014 ns myArkanoidVHDL:inst\|Add133~13 53 COMB LAB_X24_Y17 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 38.014 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.094 ns myArkanoidVHDL:inst\|Add133~15 54 COMB LAB_X24_Y17 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 38.094 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.174 ns myArkanoidVHDL:inst\|Add133~17 55 COMB LAB_X24_Y17 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 38.174 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.254 ns myArkanoidVHDL:inst\|Add133~19 56 COMB LAB_X24_Y17 2 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 38.254 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.334 ns myArkanoidVHDL:inst\|Add133~21 57 COMB LAB_X24_Y17 2 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 38.334 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.414 ns myArkanoidVHDL:inst\|Add133~23 58 COMB LAB_X24_Y17 2 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 38.414 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.494 ns myArkanoidVHDL:inst\|Add133~25 59 COMB LAB_X24_Y17 2 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 38.494 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.574 ns myArkanoidVHDL:inst\|Add133~27 60 COMB LAB_X24_Y17 2 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 38.574 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.654 ns myArkanoidVHDL:inst\|Add133~29 61 COMB LAB_X24_Y17 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 38.654 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.734 ns myArkanoidVHDL:inst\|Add133~31 62 COMB LAB_X24_Y17 2 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 38.734 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 39.290 ns myArkanoidVHDL:inst\|Add133~32 63 COMB LAB_X24_Y16 11 " "Info: 63: + IC(0.098 ns) + CELL(0.458 ns) = 39.290 ns; Loc. = LAB_X24_Y16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add133~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 40.868 ns myArkanoidVHDL:inst\|Add136~29 64 COMB LAB_X24_Y14 2 " "Info: 64: + IC(1.061 ns) + CELL(0.517 ns) = 40.868 ns; Loc. = LAB_X24_Y14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { myArkanoidVHDL:inst|Add133~32 myArkanoidVHDL:inst|Add136~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 41.046 ns myArkanoidVHDL:inst\|Add136~31 65 COMB LAB_X24_Y13 2 " "Info: 65: + IC(0.098 ns) + CELL(0.080 ns) = 41.046 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add136~29 myArkanoidVHDL:inst|Add136~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.126 ns myArkanoidVHDL:inst\|Add136~33 66 COMB LAB_X24_Y13 2 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 41.126 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~31 myArkanoidVHDL:inst|Add136~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.206 ns myArkanoidVHDL:inst\|Add136~35 67 COMB LAB_X24_Y13 2 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 41.206 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~33 myArkanoidVHDL:inst|Add136~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.286 ns myArkanoidVHDL:inst\|Add136~37 68 COMB LAB_X24_Y13 2 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 41.286 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~35 myArkanoidVHDL:inst|Add136~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.366 ns myArkanoidVHDL:inst\|Add136~39 69 COMB LAB_X24_Y13 2 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 41.366 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~37 myArkanoidVHDL:inst|Add136~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.446 ns myArkanoidVHDL:inst\|Add136~41 70 COMB LAB_X24_Y13 2 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 41.446 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~39 myArkanoidVHDL:inst|Add136~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.526 ns myArkanoidVHDL:inst\|Add136~43 71 COMB LAB_X24_Y13 2 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 41.526 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~41 myArkanoidVHDL:inst|Add136~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.606 ns myArkanoidVHDL:inst\|Add136~45 72 COMB LAB_X24_Y13 2 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 41.606 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~43 myArkanoidVHDL:inst|Add136~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.686 ns myArkanoidVHDL:inst\|Add136~47 73 COMB LAB_X24_Y13 2 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 41.686 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~45 myArkanoidVHDL:inst|Add136~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.766 ns myArkanoidVHDL:inst\|Add136~49 74 COMB LAB_X24_Y13 2 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 41.766 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~47 myArkanoidVHDL:inst|Add136~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.846 ns myArkanoidVHDL:inst\|Add136~51 75 COMB LAB_X24_Y13 2 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 41.846 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~49 myArkanoidVHDL:inst|Add136~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 42.304 ns myArkanoidVHDL:inst\|Add136~52 76 COMB LAB_X24_Y13 1 " "Info: 76: + IC(0.000 ns) + CELL(0.458 ns) = 42.304 ns; Loc. = LAB_X24_Y13; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add136~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add136~51 myArkanoidVHDL:inst|Add136~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 42.979 ns myArkanoidVHDL:inst\|LessThan301~8 77 COMB LAB_X24_Y13 1 " "Info: 77: + IC(0.498 ns) + CELL(0.177 ns) = 42.979 ns; Loc. = LAB_X24_Y13; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Add136~52 myArkanoidVHDL:inst|LessThan301~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 43.888 ns myArkanoidVHDL:inst\|LessThan301~9 78 COMB LAB_X23_Y13 1 " "Info: 78: + IC(0.388 ns) + CELL(0.521 ns) = 43.888 ns; Loc. = LAB_X23_Y13; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { myArkanoidVHDL:inst|LessThan301~8 myArkanoidVHDL:inst|LessThan301~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.178 ns) 45.105 ns myArkanoidVHDL:inst\|LessThan301~10 79 COMB LAB_X25_Y13 1 " "Info: 79: + IC(1.039 ns) + CELL(0.178 ns) = 45.105 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { myArkanoidVHDL:inst|LessThan301~9 myArkanoidVHDL:inst|LessThan301~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.521 ns) 46.733 ns myArkanoidVHDL:inst\|process_0~3988 80 COMB LAB_X25_Y18 1 " "Info: 80: + IC(1.107 ns) + CELL(0.521 ns) = 46.733 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3988'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { myArkanoidVHDL:inst|LessThan301~10 myArkanoidVHDL:inst|process_0~3988 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 47.409 ns myArkanoidVHDL:inst\|process_0~3989 81 COMB LAB_X25_Y18 2 " "Info: 81: + IC(0.131 ns) + CELL(0.545 ns) = 47.409 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3989'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3988 myArkanoidVHDL:inst|process_0~3989 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 48.084 ns myArkanoidVHDL:inst\|process_0~4021 82 COMB LAB_X25_Y18 1 " "Info: 82: + IC(0.131 ns) + CELL(0.544 ns) = 48.084 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4021'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~3989 myArkanoidVHDL:inst|process_0~4021 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 48.729 ns myArkanoidVHDL:inst\|process_0~4044 83 COMB LAB_X25_Y18 2 " "Info: 83: + IC(0.154 ns) + CELL(0.491 ns) = 48.729 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4044'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|process_0~4021 myArkanoidVHDL:inst|process_0~4044 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.177 ns) 50.322 ns myArkanoidVHDL:inst\|process_0~4045 84 COMB LAB_X22_Y16 67 " "Info: 84: + IC(1.416 ns) + CELL(0.177 ns) = 50.322 ns; Loc. = LAB_X22_Y16; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4045'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { myArkanoidVHDL:inst|process_0~4044 myArkanoidVHDL:inst|process_0~4045 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.495 ns) 52.787 ns myArkanoidVHDL:inst\|Add139~1 85 COMB LAB_X3_Y19 2 " "Info: 85: + IC(1.970 ns) + CELL(0.495 ns) = 52.787 ns; Loc. = LAB_X3_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { myArkanoidVHDL:inst|process_0~4045 myArkanoidVHDL:inst|Add139~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 53.245 ns myArkanoidVHDL:inst\|Add139~2 86 COMB LAB_X3_Y19 14 " "Info: 86: + IC(0.000 ns) + CELL(0.458 ns) = 53.245 ns; Loc. = LAB_X3_Y19; Fanout = 14; COMB Node = 'myArkanoidVHDL:inst\|Add139~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 54.471 ns myArkanoidVHDL:inst\|Add143~3 87 COMB LAB_X2_Y19 2 " "Info: 87: + IC(0.709 ns) + CELL(0.517 ns) = 54.471 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add139~2 myArkanoidVHDL:inst|Add143~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.551 ns myArkanoidVHDL:inst\|Add143~5 88 COMB LAB_X2_Y19 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 54.551 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~3 myArkanoidVHDL:inst|Add143~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.631 ns myArkanoidVHDL:inst\|Add143~7 89 COMB LAB_X2_Y19 2 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 54.631 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~5 myArkanoidVHDL:inst|Add143~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.711 ns myArkanoidVHDL:inst\|Add143~9 90 COMB LAB_X2_Y19 2 " "Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 54.711 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~7 myArkanoidVHDL:inst|Add143~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.791 ns myArkanoidVHDL:inst\|Add143~11 91 COMB LAB_X2_Y19 2 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 54.791 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~9 myArkanoidVHDL:inst|Add143~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.871 ns myArkanoidVHDL:inst\|Add143~13 92 COMB LAB_X2_Y19 2 " "Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 54.871 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~11 myArkanoidVHDL:inst|Add143~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.951 ns myArkanoidVHDL:inst\|Add143~15 93 COMB LAB_X2_Y19 2 " "Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 54.951 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~13 myArkanoidVHDL:inst|Add143~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.031 ns myArkanoidVHDL:inst\|Add143~17 94 COMB LAB_X2_Y19 2 " "Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 55.031 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~15 myArkanoidVHDL:inst|Add143~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.111 ns myArkanoidVHDL:inst\|Add143~19 95 COMB LAB_X2_Y19 2 " "Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 55.111 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~17 myArkanoidVHDL:inst|Add143~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.191 ns myArkanoidVHDL:inst\|Add143~21 96 COMB LAB_X2_Y19 2 " "Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 55.191 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~19 myArkanoidVHDL:inst|Add143~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.271 ns myArkanoidVHDL:inst\|Add143~23 97 COMB LAB_X2_Y19 2 " "Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 55.271 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~21 myArkanoidVHDL:inst|Add143~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.351 ns myArkanoidVHDL:inst\|Add143~25 98 COMB LAB_X2_Y19 2 " "Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 55.351 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~23 myArkanoidVHDL:inst|Add143~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.431 ns myArkanoidVHDL:inst\|Add143~27 99 COMB LAB_X2_Y19 2 " "Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 55.431 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~25 myArkanoidVHDL:inst|Add143~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.511 ns myArkanoidVHDL:inst\|Add143~29 100 COMB LAB_X2_Y19 2 " "Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 55.511 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~27 myArkanoidVHDL:inst|Add143~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.591 ns myArkanoidVHDL:inst\|Add143~31 101 COMB LAB_X2_Y19 2 " "Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 55.591 ns; Loc. = LAB_X2_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~29 myArkanoidVHDL:inst|Add143~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 55.769 ns myArkanoidVHDL:inst\|Add143~33 102 COMB LAB_X2_Y18 2 " "Info: 102: + IC(0.098 ns) + CELL(0.080 ns) = 55.769 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add143~31 myArkanoidVHDL:inst|Add143~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.849 ns myArkanoidVHDL:inst\|Add143~35 103 COMB LAB_X2_Y18 2 " "Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 55.849 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~33 myArkanoidVHDL:inst|Add143~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 55.929 ns myArkanoidVHDL:inst\|Add143~37 104 COMB LAB_X2_Y18 2 " "Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 55.929 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~35 myArkanoidVHDL:inst|Add143~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.009 ns myArkanoidVHDL:inst\|Add143~39 105 COMB LAB_X2_Y18 2 " "Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 56.009 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~37 myArkanoidVHDL:inst|Add143~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.089 ns myArkanoidVHDL:inst\|Add143~41 106 COMB LAB_X2_Y18 2 " "Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 56.089 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~39 myArkanoidVHDL:inst|Add143~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.169 ns myArkanoidVHDL:inst\|Add143~43 107 COMB LAB_X2_Y18 2 " "Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 56.169 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~41 myArkanoidVHDL:inst|Add143~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.249 ns myArkanoidVHDL:inst\|Add143~45 108 COMB LAB_X2_Y18 2 " "Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 56.249 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~43 myArkanoidVHDL:inst|Add143~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.329 ns myArkanoidVHDL:inst\|Add143~47 109 COMB LAB_X2_Y18 2 " "Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 56.329 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~45 myArkanoidVHDL:inst|Add143~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.409 ns myArkanoidVHDL:inst\|Add143~49 110 COMB LAB_X2_Y18 2 " "Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 56.409 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~47 myArkanoidVHDL:inst|Add143~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.489 ns myArkanoidVHDL:inst\|Add143~51 111 COMB LAB_X2_Y18 2 " "Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 56.489 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~49 myArkanoidVHDL:inst|Add143~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.569 ns myArkanoidVHDL:inst\|Add143~53 112 COMB LAB_X2_Y18 2 " "Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 56.569 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~51 myArkanoidVHDL:inst|Add143~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.649 ns myArkanoidVHDL:inst\|Add143~55 113 COMB LAB_X2_Y18 2 " "Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 56.649 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~53 myArkanoidVHDL:inst|Add143~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.729 ns myArkanoidVHDL:inst\|Add143~57 114 COMB LAB_X2_Y18 2 " "Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 56.729 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~55 myArkanoidVHDL:inst|Add143~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.809 ns myArkanoidVHDL:inst\|Add143~59 115 COMB LAB_X2_Y18 2 " "Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 56.809 ns; Loc. = LAB_X2_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~57 myArkanoidVHDL:inst|Add143~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.889 ns myArkanoidVHDL:inst\|Add143~61 116 COMB LAB_X2_Y18 1 " "Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 56.889 ns; Loc. = LAB_X2_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add143~61'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~59 myArkanoidVHDL:inst|Add143~61 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 57.347 ns myArkanoidVHDL:inst\|Add143~62 117 COMB LAB_X2_Y18 1 " "Info: 117: + IC(0.000 ns) + CELL(0.458 ns) = 57.347 ns; Loc. = LAB_X2_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add143~62'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add143~61 myArkanoidVHDL:inst|Add143~62 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.178 ns) 59.498 ns myArkanoidVHDL:inst\|process_0~6248 118 COMB LAB_X23_Y14 1 " "Info: 118: + IC(1.973 ns) + CELL(0.178 ns) = 59.498 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6248'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { myArkanoidVHDL:inst|Add143~62 myArkanoidVHDL:inst|process_0~6248 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 60.174 ns myArkanoidVHDL:inst\|process_0~4098 119 COMB LAB_X23_Y14 1 " "Info: 119: + IC(0.131 ns) + CELL(0.545 ns) = 60.174 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4098'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~6248 myArkanoidVHDL:inst|process_0~4098 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.521 ns) 62.679 ns myArkanoidVHDL:inst\|process_0~4103 120 COMB LAB_X2_Y22 2 " "Info: 120: + IC(1.984 ns) + CELL(0.521 ns) = 62.679 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4103'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { myArkanoidVHDL:inst|process_0~4098 myArkanoidVHDL:inst|process_0~4103 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 63.354 ns myArkanoidVHDL:inst\|process_0~4105 121 COMB LAB_X2_Y22 1 " "Info: 121: + IC(0.154 ns) + CELL(0.521 ns) = 63.354 ns; Loc. = LAB_X2_Y22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4105'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4103 myArkanoidVHDL:inst|process_0~4105 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 64.029 ns myArkanoidVHDL:inst\|process_0~4110 122 COMB LAB_X2_Y22 1 " "Info: 122: + IC(0.131 ns) + CELL(0.544 ns) = 64.029 ns; Loc. = LAB_X2_Y22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4110'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4105 myArkanoidVHDL:inst|process_0~4110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 64.705 ns myArkanoidVHDL:inst\|process_0~4111 123 COMB LAB_X2_Y22 2 " "Info: 123: + IC(0.498 ns) + CELL(0.178 ns) = 64.705 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4111'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4110 myArkanoidVHDL:inst|process_0~4111 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.177 ns) 65.940 ns myArkanoidVHDL:inst\|process_0~4396 124 COMB LAB_X6_Y22 67 " "Info: 124: + IC(1.058 ns) + CELL(0.177 ns) = 65.940 ns; Loc. = LAB_X6_Y22; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4396'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { myArkanoidVHDL:inst|process_0~4111 myArkanoidVHDL:inst|process_0~4396 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.495 ns) 67.524 ns myArkanoidVHDL:inst\|Add145~1 125 COMB LAB_X7_Y19 2 " "Info: 125: + IC(1.089 ns) + CELL(0.495 ns) = 67.524 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { myArkanoidVHDL:inst|process_0~4396 myArkanoidVHDL:inst|Add145~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 67.604 ns myArkanoidVHDL:inst\|Add145~3 126 COMB LAB_X7_Y19 2 " "Info: 126: + IC(0.000 ns) + CELL(0.080 ns) = 67.604 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 67.684 ns myArkanoidVHDL:inst\|Add145~5 127 COMB LAB_X7_Y19 2 " "Info: 127: + IC(0.000 ns) + CELL(0.080 ns) = 67.684 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 67.764 ns myArkanoidVHDL:inst\|Add145~7 128 COMB LAB_X7_Y19 2 " "Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 67.764 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 67.844 ns myArkanoidVHDL:inst\|Add145~9 129 COMB LAB_X7_Y19 2 " "Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 67.844 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 67.924 ns myArkanoidVHDL:inst\|Add145~11 130 COMB LAB_X7_Y19 2 " "Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 67.924 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.004 ns myArkanoidVHDL:inst\|Add145~13 131 COMB LAB_X7_Y19 2 " "Info: 131: + IC(0.000 ns) + CELL(0.080 ns) = 68.004 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.084 ns myArkanoidVHDL:inst\|Add145~15 132 COMB LAB_X7_Y19 2 " "Info: 132: + IC(0.000 ns) + CELL(0.080 ns) = 68.084 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.164 ns myArkanoidVHDL:inst\|Add145~17 133 COMB LAB_X7_Y19 2 " "Info: 133: + IC(0.000 ns) + CELL(0.080 ns) = 68.164 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.244 ns myArkanoidVHDL:inst\|Add145~19 134 COMB LAB_X7_Y19 2 " "Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 68.244 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~17 myArkanoidVHDL:inst|Add145~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.324 ns myArkanoidVHDL:inst\|Add145~21 135 COMB LAB_X7_Y19 2 " "Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 68.324 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~19 myArkanoidVHDL:inst|Add145~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.404 ns myArkanoidVHDL:inst\|Add145~23 136 COMB LAB_X7_Y19 2 " "Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 68.404 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~21 myArkanoidVHDL:inst|Add145~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.484 ns myArkanoidVHDL:inst\|Add145~25 137 COMB LAB_X7_Y19 2 " "Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 68.484 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~23 myArkanoidVHDL:inst|Add145~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.564 ns myArkanoidVHDL:inst\|Add145~27 138 COMB LAB_X7_Y19 2 " "Info: 138: + IC(0.000 ns) + CELL(0.080 ns) = 68.564 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~25 myArkanoidVHDL:inst|Add145~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.644 ns myArkanoidVHDL:inst\|Add145~29 139 COMB LAB_X7_Y19 2 " "Info: 139: + IC(0.000 ns) + CELL(0.080 ns) = 68.644 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~27 myArkanoidVHDL:inst|Add145~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.724 ns myArkanoidVHDL:inst\|Add145~31 140 COMB LAB_X7_Y19 2 " "Info: 140: + IC(0.000 ns) + CELL(0.080 ns) = 68.724 ns; Loc. = LAB_X7_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~29 myArkanoidVHDL:inst|Add145~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 69.280 ns myArkanoidVHDL:inst\|Add145~32 141 COMB LAB_X7_Y18 11 " "Info: 141: + IC(0.098 ns) + CELL(0.458 ns) = 69.280 ns; Loc. = LAB_X7_Y18; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add145~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { myArkanoidVHDL:inst|Add145~31 myArkanoidVHDL:inst|Add145~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 70.847 ns myArkanoidVHDL:inst\|Add150~29 142 COMB LAB_X6_Y19 2 " "Info: 142: + IC(1.050 ns) + CELL(0.517 ns) = 70.847 ns; Loc. = LAB_X6_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { myArkanoidVHDL:inst|Add145~32 myArkanoidVHDL:inst|Add150~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 71.025 ns myArkanoidVHDL:inst\|Add150~31 143 COMB LAB_X6_Y18 2 " "Info: 143: + IC(0.098 ns) + CELL(0.080 ns) = 71.025 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add150~29 myArkanoidVHDL:inst|Add150~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.105 ns myArkanoidVHDL:inst\|Add150~33 144 COMB LAB_X6_Y18 2 " "Info: 144: + IC(0.000 ns) + CELL(0.080 ns) = 71.105 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~31 myArkanoidVHDL:inst|Add150~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.185 ns myArkanoidVHDL:inst\|Add150~35 145 COMB LAB_X6_Y18 2 " "Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 71.185 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~33 myArkanoidVHDL:inst|Add150~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.265 ns myArkanoidVHDL:inst\|Add150~37 146 COMB LAB_X6_Y18 2 " "Info: 146: + IC(0.000 ns) + CELL(0.080 ns) = 71.265 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~35 myArkanoidVHDL:inst|Add150~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.345 ns myArkanoidVHDL:inst\|Add150~39 147 COMB LAB_X6_Y18 2 " "Info: 147: + IC(0.000 ns) + CELL(0.080 ns) = 71.345 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~37 myArkanoidVHDL:inst|Add150~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.425 ns myArkanoidVHDL:inst\|Add150~41 148 COMB LAB_X6_Y18 2 " "Info: 148: + IC(0.000 ns) + CELL(0.080 ns) = 71.425 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~39 myArkanoidVHDL:inst|Add150~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.505 ns myArkanoidVHDL:inst\|Add150~43 149 COMB LAB_X6_Y18 2 " "Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 71.505 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~41 myArkanoidVHDL:inst|Add150~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.585 ns myArkanoidVHDL:inst\|Add150~45 150 COMB LAB_X6_Y18 2 " "Info: 150: + IC(0.000 ns) + CELL(0.080 ns) = 71.585 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~43 myArkanoidVHDL:inst|Add150~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.665 ns myArkanoidVHDL:inst\|Add150~47 151 COMB LAB_X6_Y18 2 " "Info: 151: + IC(0.000 ns) + CELL(0.080 ns) = 71.665 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~45 myArkanoidVHDL:inst|Add150~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.745 ns myArkanoidVHDL:inst\|Add150~49 152 COMB LAB_X6_Y18 2 " "Info: 152: + IC(0.000 ns) + CELL(0.080 ns) = 71.745 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~47 myArkanoidVHDL:inst|Add150~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 71.825 ns myArkanoidVHDL:inst\|Add150~51 153 COMB LAB_X6_Y18 2 " "Info: 153: + IC(0.000 ns) + CELL(0.080 ns) = 71.825 ns; Loc. = LAB_X6_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~49 myArkanoidVHDL:inst|Add150~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 72.283 ns myArkanoidVHDL:inst\|Add150~52 154 COMB LAB_X6_Y18 1 " "Info: 154: + IC(0.000 ns) + CELL(0.458 ns) = 72.283 ns; Loc. = LAB_X6_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add150~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add150~51 myArkanoidVHDL:inst|Add150~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 72.959 ns myArkanoidVHDL:inst\|process_0~4441 155 COMB LAB_X6_Y18 1 " "Info: 155: + IC(0.498 ns) + CELL(0.178 ns) = 72.959 ns; Loc. = LAB_X6_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4441'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|Add150~52 myArkanoidVHDL:inst|process_0~4441 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 73.869 ns myArkanoidVHDL:inst\|process_0~4442 156 COMB LAB_X5_Y18 1 " "Info: 156: + IC(0.732 ns) + CELL(0.178 ns) = 73.869 ns; Loc. = LAB_X5_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4442'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { myArkanoidVHDL:inst|process_0~4441 myArkanoidVHDL:inst|process_0~4442 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.278 ns) 74.501 ns myArkanoidVHDL:inst\|process_0~4443 157 COMB LAB_X5_Y18 1 " "Info: 157: + IC(0.354 ns) + CELL(0.278 ns) = 74.501 ns; Loc. = LAB_X5_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4443'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { myArkanoidVHDL:inst|process_0~4442 myArkanoidVHDL:inst|process_0~4443 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.278 ns) 75.133 ns myArkanoidVHDL:inst\|process_0~4444 158 COMB LAB_X5_Y18 1 " "Info: 158: + IC(0.354 ns) + CELL(0.278 ns) = 75.133 ns; Loc. = LAB_X5_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4444'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { myArkanoidVHDL:inst|process_0~4443 myArkanoidVHDL:inst|process_0~4444 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.521 ns) 76.691 ns myArkanoidVHDL:inst\|process_0~4447 159 COMB LAB_X7_Y17 2 " "Info: 159: + IC(1.037 ns) + CELL(0.521 ns) = 76.691 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4447'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { myArkanoidVHDL:inst|process_0~4444 myArkanoidVHDL:inst|process_0~4447 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.544 ns) 77.952 ns myArkanoidVHDL:inst\|process_0~4453 160 COMB LAB_X7_Y15 1 " "Info: 160: + IC(0.717 ns) + CELL(0.544 ns) = 77.952 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4453'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { myArkanoidVHDL:inst|process_0~4447 myArkanoidVHDL:inst|process_0~4453 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 78.627 ns myArkanoidVHDL:inst\|process_0~4456 161 COMB LAB_X7_Y15 1 " "Info: 161: + IC(0.154 ns) + CELL(0.521 ns) = 78.627 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4456'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4453 myArkanoidVHDL:inst|process_0~4456 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 79.303 ns myArkanoidVHDL:inst\|process_0~4457 162 COMB LAB_X7_Y15 2 " "Info: 162: + IC(0.498 ns) + CELL(0.178 ns) = 79.303 ns; Loc. = LAB_X7_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4457'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4456 myArkanoidVHDL:inst|process_0~4457 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 79.978 ns myArkanoidVHDL:inst\|process_0~4458 163 COMB LAB_X7_Y15 67 " "Info: 163: + IC(0.498 ns) + CELL(0.177 ns) = 79.978 ns; Loc. = LAB_X7_Y15; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4458'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4457 myArkanoidVHDL:inst|process_0~4458 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.495 ns) 81.562 ns myArkanoidVHDL:inst\|Add151~1 164 COMB LAB_X7_Y12 2 " "Info: 164: + IC(1.089 ns) + CELL(0.495 ns) = 81.562 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|Add151~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 81.642 ns myArkanoidVHDL:inst\|Add151~3 165 COMB LAB_X7_Y12 2 " "Info: 165: + IC(0.000 ns) + CELL(0.080 ns) = 81.642 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 81.722 ns myArkanoidVHDL:inst\|Add151~5 166 COMB LAB_X7_Y12 2 " "Info: 166: + IC(0.000 ns) + CELL(0.080 ns) = 81.722 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 81.802 ns myArkanoidVHDL:inst\|Add151~7 167 COMB LAB_X7_Y12 2 " "Info: 167: + IC(0.000 ns) + CELL(0.080 ns) = 81.802 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 81.882 ns myArkanoidVHDL:inst\|Add151~9 168 COMB LAB_X7_Y12 2 " "Info: 168: + IC(0.000 ns) + CELL(0.080 ns) = 81.882 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 81.962 ns myArkanoidVHDL:inst\|Add151~11 169 COMB LAB_X7_Y12 2 " "Info: 169: + IC(0.000 ns) + CELL(0.080 ns) = 81.962 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.042 ns myArkanoidVHDL:inst\|Add151~13 170 COMB LAB_X7_Y12 2 " "Info: 170: + IC(0.000 ns) + CELL(0.080 ns) = 82.042 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.122 ns myArkanoidVHDL:inst\|Add151~15 171 COMB LAB_X7_Y12 2 " "Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 82.122 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.202 ns myArkanoidVHDL:inst\|Add151~17 172 COMB LAB_X7_Y12 2 " "Info: 172: + IC(0.000 ns) + CELL(0.080 ns) = 82.202 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.282 ns myArkanoidVHDL:inst\|Add151~19 173 COMB LAB_X7_Y12 2 " "Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 82.282 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.362 ns myArkanoidVHDL:inst\|Add151~21 174 COMB LAB_X7_Y12 2 " "Info: 174: + IC(0.000 ns) + CELL(0.080 ns) = 82.362 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.442 ns myArkanoidVHDL:inst\|Add151~23 175 COMB LAB_X7_Y12 2 " "Info: 175: + IC(0.000 ns) + CELL(0.080 ns) = 82.442 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~21 myArkanoidVHDL:inst|Add151~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.522 ns myArkanoidVHDL:inst\|Add151~25 176 COMB LAB_X7_Y12 2 " "Info: 176: + IC(0.000 ns) + CELL(0.080 ns) = 82.522 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~23 myArkanoidVHDL:inst|Add151~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.602 ns myArkanoidVHDL:inst\|Add151~27 177 COMB LAB_X7_Y12 2 " "Info: 177: + IC(0.000 ns) + CELL(0.080 ns) = 82.602 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~25 myArkanoidVHDL:inst|Add151~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.682 ns myArkanoidVHDL:inst\|Add151~29 178 COMB LAB_X7_Y12 2 " "Info: 178: + IC(0.000 ns) + CELL(0.080 ns) = 82.682 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~27 myArkanoidVHDL:inst|Add151~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.762 ns myArkanoidVHDL:inst\|Add151~31 179 COMB LAB_X7_Y12 2 " "Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 82.762 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~29 myArkanoidVHDL:inst|Add151~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 83.318 ns myArkanoidVHDL:inst\|Add151~32 180 COMB LAB_X7_Y11 11 " "Info: 180: + IC(0.098 ns) + CELL(0.458 ns) = 83.318 ns; Loc. = LAB_X7_Y11; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add151~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { myArkanoidVHDL:inst|Add151~31 myArkanoidVHDL:inst|Add151~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.517 ns) 84.901 ns myArkanoidVHDL:inst\|Add156~29 181 COMB LAB_X8_Y14 2 " "Info: 181: + IC(1.066 ns) + CELL(0.517 ns) = 84.901 ns; Loc. = LAB_X8_Y14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { myArkanoidVHDL:inst|Add151~32 myArkanoidVHDL:inst|Add156~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 85.079 ns myArkanoidVHDL:inst\|Add156~31 182 COMB LAB_X8_Y13 2 " "Info: 182: + IC(0.098 ns) + CELL(0.080 ns) = 85.079 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add156~29 myArkanoidVHDL:inst|Add156~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.159 ns myArkanoidVHDL:inst\|Add156~33 183 COMB LAB_X8_Y13 2 " "Info: 183: + IC(0.000 ns) + CELL(0.080 ns) = 85.159 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~31 myArkanoidVHDL:inst|Add156~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.239 ns myArkanoidVHDL:inst\|Add156~35 184 COMB LAB_X8_Y13 2 " "Info: 184: + IC(0.000 ns) + CELL(0.080 ns) = 85.239 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~33 myArkanoidVHDL:inst|Add156~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.319 ns myArkanoidVHDL:inst\|Add156~37 185 COMB LAB_X8_Y13 2 " "Info: 185: + IC(0.000 ns) + CELL(0.080 ns) = 85.319 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~35 myArkanoidVHDL:inst|Add156~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.399 ns myArkanoidVHDL:inst\|Add156~39 186 COMB LAB_X8_Y13 2 " "Info: 186: + IC(0.000 ns) + CELL(0.080 ns) = 85.399 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~37 myArkanoidVHDL:inst|Add156~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.479 ns myArkanoidVHDL:inst\|Add156~41 187 COMB LAB_X8_Y13 2 " "Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 85.479 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~39 myArkanoidVHDL:inst|Add156~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.559 ns myArkanoidVHDL:inst\|Add156~43 188 COMB LAB_X8_Y13 2 " "Info: 188: + IC(0.000 ns) + CELL(0.080 ns) = 85.559 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~41 myArkanoidVHDL:inst|Add156~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.639 ns myArkanoidVHDL:inst\|Add156~45 189 COMB LAB_X8_Y13 2 " "Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 85.639 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~43 myArkanoidVHDL:inst|Add156~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.719 ns myArkanoidVHDL:inst\|Add156~47 190 COMB LAB_X8_Y13 2 " "Info: 190: + IC(0.000 ns) + CELL(0.080 ns) = 85.719 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~45 myArkanoidVHDL:inst|Add156~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.799 ns myArkanoidVHDL:inst\|Add156~49 191 COMB LAB_X8_Y13 2 " "Info: 191: + IC(0.000 ns) + CELL(0.080 ns) = 85.799 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~47 myArkanoidVHDL:inst|Add156~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 85.879 ns myArkanoidVHDL:inst\|Add156~51 192 COMB LAB_X8_Y13 2 " "Info: 192: + IC(0.000 ns) + CELL(0.080 ns) = 85.879 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~49 myArkanoidVHDL:inst|Add156~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 86.337 ns myArkanoidVHDL:inst\|Add156~52 193 COMB LAB_X8_Y13 1 " "Info: 193: + IC(0.000 ns) + CELL(0.458 ns) = 86.337 ns; Loc. = LAB_X8_Y13; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add156~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add156~51 myArkanoidVHDL:inst|Add156~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.178 ns) 87.599 ns myArkanoidVHDL:inst\|process_0~4494 194 COMB LAB_X9_Y15 1 " "Info: 194: + IC(1.084 ns) + CELL(0.178 ns) = 87.599 ns; Loc. = LAB_X9_Y15; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4494'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { myArkanoidVHDL:inst|Add156~52 myArkanoidVHDL:inst|process_0~4494 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.278 ns) 88.231 ns myArkanoidVHDL:inst\|process_0~4500 195 COMB LAB_X9_Y15 1 " "Info: 195: + IC(0.354 ns) + CELL(0.278 ns) = 88.231 ns; Loc. = LAB_X9_Y15; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4500'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { myArkanoidVHDL:inst|process_0~4494 myArkanoidVHDL:inst|process_0~4500 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.416 ns) 89.684 ns myArkanoidVHDL:inst\|process_0~4508 196 COMB LAB_X7_Y14 1 " "Info: 196: + IC(1.037 ns) + CELL(0.416 ns) = 89.684 ns; Loc. = LAB_X7_Y14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4508'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { myArkanoidVHDL:inst|process_0~4500 myArkanoidVHDL:inst|process_0~4508 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.177 ns) 91.258 ns myArkanoidVHDL:inst\|process_0~4509 197 COMB LAB_X5_Y11 1 " "Info: 197: + IC(1.397 ns) + CELL(0.177 ns) = 91.258 ns; Loc. = LAB_X5_Y11; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4509'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { myArkanoidVHDL:inst|process_0~4508 myArkanoidVHDL:inst|process_0~4509 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 91.934 ns myArkanoidVHDL:inst\|process_0~4528 198 COMB LAB_X5_Y11 2 " "Info: 198: + IC(0.354 ns) + CELL(0.322 ns) = 91.934 ns; Loc. = LAB_X5_Y11; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4528'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4509 myArkanoidVHDL:inst|process_0~4528 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.177 ns) 94.062 ns myArkanoidVHDL:inst\|process_0~4529 199 COMB LAB_X23_Y10 67 " "Info: 199: + IC(1.951 ns) + CELL(0.177 ns) = 94.062 ns; Loc. = LAB_X23_Y10; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4529'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { myArkanoidVHDL:inst|process_0~4528 myArkanoidVHDL:inst|process_0~4529 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.495 ns) 95.630 ns myArkanoidVHDL:inst\|Add157~1 200 COMB LAB_X24_Y9 2 " "Info: 200: + IC(1.073 ns) + CELL(0.495 ns) = 95.630 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { myArkanoidVHDL:inst|process_0~4529 myArkanoidVHDL:inst|Add157~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.710 ns myArkanoidVHDL:inst\|Add157~3 201 COMB LAB_X24_Y9 2 " "Info: 201: + IC(0.000 ns) + CELL(0.080 ns) = 95.710 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.790 ns myArkanoidVHDL:inst\|Add157~5 202 COMB LAB_X24_Y9 2 " "Info: 202: + IC(0.000 ns) + CELL(0.080 ns) = 95.790 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.870 ns myArkanoidVHDL:inst\|Add157~7 203 COMB LAB_X24_Y9 2 " "Info: 203: + IC(0.000 ns) + CELL(0.080 ns) = 95.870 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.950 ns myArkanoidVHDL:inst\|Add157~9 204 COMB LAB_X24_Y9 2 " "Info: 204: + IC(0.000 ns) + CELL(0.080 ns) = 95.950 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.030 ns myArkanoidVHDL:inst\|Add157~11 205 COMB LAB_X24_Y9 2 " "Info: 205: + IC(0.000 ns) + CELL(0.080 ns) = 96.030 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.110 ns myArkanoidVHDL:inst\|Add157~13 206 COMB LAB_X24_Y9 2 " "Info: 206: + IC(0.000 ns) + CELL(0.080 ns) = 96.110 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.190 ns myArkanoidVHDL:inst\|Add157~15 207 COMB LAB_X24_Y9 2 " "Info: 207: + IC(0.000 ns) + CELL(0.080 ns) = 96.190 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.270 ns myArkanoidVHDL:inst\|Add157~17 208 COMB LAB_X24_Y9 2 " "Info: 208: + IC(0.000 ns) + CELL(0.080 ns) = 96.270 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.350 ns myArkanoidVHDL:inst\|Add157~19 209 COMB LAB_X24_Y9 2 " "Info: 209: + IC(0.000 ns) + CELL(0.080 ns) = 96.350 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~17 myArkanoidVHDL:inst|Add157~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.430 ns myArkanoidVHDL:inst\|Add157~21 210 COMB LAB_X24_Y9 2 " "Info: 210: + IC(0.000 ns) + CELL(0.080 ns) = 96.430 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~19 myArkanoidVHDL:inst|Add157~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.510 ns myArkanoidVHDL:inst\|Add157~23 211 COMB LAB_X24_Y9 2 " "Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 96.510 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~21 myArkanoidVHDL:inst|Add157~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.590 ns myArkanoidVHDL:inst\|Add157~25 212 COMB LAB_X24_Y9 2 " "Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 96.590 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~23 myArkanoidVHDL:inst|Add157~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.670 ns myArkanoidVHDL:inst\|Add157~27 213 COMB LAB_X24_Y9 2 " "Info: 213: + IC(0.000 ns) + CELL(0.080 ns) = 96.670 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~25 myArkanoidVHDL:inst|Add157~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.750 ns myArkanoidVHDL:inst\|Add157~29 214 COMB LAB_X24_Y9 2 " "Info: 214: + IC(0.000 ns) + CELL(0.080 ns) = 96.750 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~27 myArkanoidVHDL:inst|Add157~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.830 ns myArkanoidVHDL:inst\|Add157~31 215 COMB LAB_X24_Y9 2 " "Info: 215: + IC(0.000 ns) + CELL(0.080 ns) = 96.830 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~29 myArkanoidVHDL:inst|Add157~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 97.386 ns myArkanoidVHDL:inst\|Add157~32 216 COMB LAB_X24_Y8 11 " "Info: 216: + IC(0.098 ns) + CELL(0.458 ns) = 97.386 ns; Loc. = LAB_X24_Y8; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add157~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { myArkanoidVHDL:inst|Add157~31 myArkanoidVHDL:inst|Add157~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.517 ns) 99.262 ns myArkanoidVHDL:inst\|Add160~29 217 COMB LAB_X27_Y9 2 " "Info: 217: + IC(1.359 ns) + CELL(0.517 ns) = 99.262 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { myArkanoidVHDL:inst|Add157~32 myArkanoidVHDL:inst|Add160~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 99.440 ns myArkanoidVHDL:inst\|Add160~31 218 COMB LAB_X27_Y8 2 " "Info: 218: + IC(0.098 ns) + CELL(0.080 ns) = 99.440 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add160~29 myArkanoidVHDL:inst|Add160~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.520 ns myArkanoidVHDL:inst\|Add160~33 219 COMB LAB_X27_Y8 2 " "Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 99.520 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~31 myArkanoidVHDL:inst|Add160~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.600 ns myArkanoidVHDL:inst\|Add160~35 220 COMB LAB_X27_Y8 2 " "Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 99.600 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~33 myArkanoidVHDL:inst|Add160~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.680 ns myArkanoidVHDL:inst\|Add160~37 221 COMB LAB_X27_Y8 2 " "Info: 221: + IC(0.000 ns) + CELL(0.080 ns) = 99.680 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~35 myArkanoidVHDL:inst|Add160~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.760 ns myArkanoidVHDL:inst\|Add160~39 222 COMB LAB_X27_Y8 2 " "Info: 222: + IC(0.000 ns) + CELL(0.080 ns) = 99.760 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~37 myArkanoidVHDL:inst|Add160~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.840 ns myArkanoidVHDL:inst\|Add160~41 223 COMB LAB_X27_Y8 2 " "Info: 223: + IC(0.000 ns) + CELL(0.080 ns) = 99.840 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~39 myArkanoidVHDL:inst|Add160~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.920 ns myArkanoidVHDL:inst\|Add160~43 224 COMB LAB_X27_Y8 2 " "Info: 224: + IC(0.000 ns) + CELL(0.080 ns) = 99.920 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~41 myArkanoidVHDL:inst|Add160~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.000 ns myArkanoidVHDL:inst\|Add160~45 225 COMB LAB_X27_Y8 2 " "Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 100.000 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~43 myArkanoidVHDL:inst|Add160~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.080 ns myArkanoidVHDL:inst\|Add160~47 226 COMB LAB_X27_Y8 2 " "Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 100.080 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~45 myArkanoidVHDL:inst|Add160~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.160 ns myArkanoidVHDL:inst\|Add160~49 227 COMB LAB_X27_Y8 2 " "Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 100.160 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~47 myArkanoidVHDL:inst|Add160~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.240 ns myArkanoidVHDL:inst\|Add160~51 228 COMB LAB_X27_Y8 2 " "Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 100.240 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~49 myArkanoidVHDL:inst|Add160~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 100.698 ns myArkanoidVHDL:inst\|Add160~52 229 COMB LAB_X27_Y8 1 " "Info: 229: + IC(0.000 ns) + CELL(0.458 ns) = 100.698 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add160~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add160~51 myArkanoidVHDL:inst|Add160~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.177 ns) 101.607 ns myArkanoidVHDL:inst\|LessThan409~7 230 COMB LAB_X26_Y8 1 " "Info: 230: + IC(0.732 ns) + CELL(0.177 ns) = 101.607 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { myArkanoidVHDL:inst|Add160~52 myArkanoidVHDL:inst|LessThan409~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 102.282 ns myArkanoidVHDL:inst\|LessThan409~8 231 COMB LAB_X26_Y8 1 " "Info: 231: + IC(0.154 ns) + CELL(0.521 ns) = 102.282 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|LessThan409~7 myArkanoidVHDL:inst|LessThan409~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 102.958 ns myArkanoidVHDL:inst\|LessThan409~9 232 COMB LAB_X26_Y8 1 " "Info: 232: + IC(0.498 ns) + CELL(0.178 ns) = 102.958 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|LessThan409~8 myArkanoidVHDL:inst|LessThan409~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.545 ns) 104.555 ns myArkanoidVHDL:inst\|LessThan409~15 233 COMB LAB_X30_Y10 1 " "Info: 233: + IC(1.052 ns) + CELL(0.545 ns) = 104.555 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { myArkanoidVHDL:inst|LessThan409~9 myArkanoidVHDL:inst|LessThan409~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.521 ns) 106.457 ns myArkanoidVHDL:inst\|process_0~4536 234 COMB LAB_X22_Y8 1 " "Info: 234: + IC(1.381 ns) + CELL(0.521 ns) = 106.457 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4536'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { myArkanoidVHDL:inst|LessThan409~15 myArkanoidVHDL:inst|process_0~4536 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.512 ns) 107.100 ns myArkanoidVHDL:inst\|process_0~4589 235 COMB LAB_X22_Y8 2 " "Info: 235: + IC(0.131 ns) + CELL(0.512 ns) = 107.100 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4589'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { myArkanoidVHDL:inst|process_0~4536 myArkanoidVHDL:inst|process_0~4589 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 107.775 ns myArkanoidVHDL:inst\|process_0~4590 236 COMB LAB_X22_Y8 66 " "Info: 236: + IC(0.498 ns) + CELL(0.177 ns) = 107.775 ns; Loc. = LAB_X22_Y8; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4590'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4589 myArkanoidVHDL:inst|process_0~4590 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.495 ns) 109.343 ns myArkanoidVHDL:inst\|Add163~1 237 COMB LAB_X23_Y7 2 " "Info: 237: + IC(1.073 ns) + CELL(0.495 ns) = 109.343 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { myArkanoidVHDL:inst|process_0~4590 myArkanoidVHDL:inst|Add163~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 109.801 ns myArkanoidVHDL:inst\|Add163~2 238 COMB LAB_X23_Y7 13 " "Info: 238: + IC(0.000 ns) + CELL(0.458 ns) = 109.801 ns; Loc. = LAB_X23_Y7; Fanout = 13; COMB Node = 'myArkanoidVHDL:inst\|Add163~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.517 ns) 111.335 ns myArkanoidVHDL:inst\|Add167~3 239 COMB LAB_X20_Y7 2 " "Info: 239: + IC(1.017 ns) + CELL(0.517 ns) = 111.335 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { myArkanoidVHDL:inst|Add163~2 myArkanoidVHDL:inst|Add167~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 111.415 ns myArkanoidVHDL:inst\|Add167~5 240 COMB LAB_X20_Y7 2 " "Info: 240: + IC(0.000 ns) + CELL(0.080 ns) = 111.415 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~3 myArkanoidVHDL:inst|Add167~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 111.495 ns myArkanoidVHDL:inst\|Add167~7 241 COMB LAB_X20_Y7 2 " "Info: 241: + IC(0.000 ns) + CELL(0.080 ns) = 111.495 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~5 myArkanoidVHDL:inst|Add167~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 111.575 ns myArkanoidVHDL:inst\|Add167~9 242 COMB LAB_X20_Y7 2 " "Info: 242: + IC(0.000 ns) + CELL(0.080 ns) = 111.575 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~7 myArkanoidVHDL:inst|Add167~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 111.655 ns myArkanoidVHDL:inst\|Add167~11 243 COMB LAB_X20_Y7 2 " "Info: 243: + IC(0.000 ns) + CELL(0.080 ns) = 111.655 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~9 myArkanoidVHDL:inst|Add167~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 111.735 ns myArkanoidVHDL:inst\|Add167~13 244 COMB LAB_X20_Y7 2 " "Info: 244: + IC(0.000 ns) + CELL(0.080 ns) = 111.735 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~11 myArkanoidVHDL:inst|Add167~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 111.815 ns myArkanoidVHDL:inst\|Add167~15 245 COMB LAB_X20_Y7 2 " "Info: 245: + IC(0.000 ns) + CELL(0.080 ns) = 111.815 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~13 myArkanoidVHDL:inst|Add167~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 111.895 ns myArkanoidVHDL:inst\|Add167~17 246 COMB LAB_X20_Y7 2 " "Info: 246: + IC(0.000 ns) + CELL(0.080 ns) = 111.895 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~15 myArkanoidVHDL:inst|Add167~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 111.975 ns myArkanoidVHDL:inst\|Add167~19 247 COMB LAB_X20_Y7 2 " "Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 111.975 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~17 myArkanoidVHDL:inst|Add167~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.055 ns myArkanoidVHDL:inst\|Add167~21 248 COMB LAB_X20_Y7 2 " "Info: 248: + IC(0.000 ns) + CELL(0.080 ns) = 112.055 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~19 myArkanoidVHDL:inst|Add167~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.135 ns myArkanoidVHDL:inst\|Add167~23 249 COMB LAB_X20_Y7 2 " "Info: 249: + IC(0.000 ns) + CELL(0.080 ns) = 112.135 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~21 myArkanoidVHDL:inst|Add167~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.215 ns myArkanoidVHDL:inst\|Add167~25 250 COMB LAB_X20_Y7 2 " "Info: 250: + IC(0.000 ns) + CELL(0.080 ns) = 112.215 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~23 myArkanoidVHDL:inst|Add167~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.295 ns myArkanoidVHDL:inst\|Add167~27 251 COMB LAB_X20_Y7 2 " "Info: 251: + IC(0.000 ns) + CELL(0.080 ns) = 112.295 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~25 myArkanoidVHDL:inst|Add167~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.375 ns myArkanoidVHDL:inst\|Add167~29 252 COMB LAB_X20_Y7 2 " "Info: 252: + IC(0.000 ns) + CELL(0.080 ns) = 112.375 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~27 myArkanoidVHDL:inst|Add167~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.455 ns myArkanoidVHDL:inst\|Add167~31 253 COMB LAB_X20_Y7 2 " "Info: 253: + IC(0.000 ns) + CELL(0.080 ns) = 112.455 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~29 myArkanoidVHDL:inst|Add167~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 112.633 ns myArkanoidVHDL:inst\|Add167~33 254 COMB LAB_X20_Y6 2 " "Info: 254: + IC(0.098 ns) + CELL(0.080 ns) = 112.633 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add167~31 myArkanoidVHDL:inst|Add167~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.713 ns myArkanoidVHDL:inst\|Add167~35 255 COMB LAB_X20_Y6 2 " "Info: 255: + IC(0.000 ns) + CELL(0.080 ns) = 112.713 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~33 myArkanoidVHDL:inst|Add167~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.793 ns myArkanoidVHDL:inst\|Add167~37 256 COMB LAB_X20_Y6 2 " "Info: 256: + IC(0.000 ns) + CELL(0.080 ns) = 112.793 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~35 myArkanoidVHDL:inst|Add167~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.873 ns myArkanoidVHDL:inst\|Add167~39 257 COMB LAB_X20_Y6 2 " "Info: 257: + IC(0.000 ns) + CELL(0.080 ns) = 112.873 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~37 myArkanoidVHDL:inst|Add167~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.953 ns myArkanoidVHDL:inst\|Add167~41 258 COMB LAB_X20_Y6 2 " "Info: 258: + IC(0.000 ns) + CELL(0.080 ns) = 112.953 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~39 myArkanoidVHDL:inst|Add167~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.033 ns myArkanoidVHDL:inst\|Add167~43 259 COMB LAB_X20_Y6 2 " "Info: 259: + IC(0.000 ns) + CELL(0.080 ns) = 113.033 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~41 myArkanoidVHDL:inst|Add167~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.113 ns myArkanoidVHDL:inst\|Add167~45 260 COMB LAB_X20_Y6 2 " "Info: 260: + IC(0.000 ns) + CELL(0.080 ns) = 113.113 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~43 myArkanoidVHDL:inst|Add167~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.193 ns myArkanoidVHDL:inst\|Add167~47 261 COMB LAB_X20_Y6 2 " "Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 113.193 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~45 myArkanoidVHDL:inst|Add167~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.273 ns myArkanoidVHDL:inst\|Add167~49 262 COMB LAB_X20_Y6 2 " "Info: 262: + IC(0.000 ns) + CELL(0.080 ns) = 113.273 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~47 myArkanoidVHDL:inst|Add167~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.353 ns myArkanoidVHDL:inst\|Add167~51 263 COMB LAB_X20_Y6 2 " "Info: 263: + IC(0.000 ns) + CELL(0.080 ns) = 113.353 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~49 myArkanoidVHDL:inst|Add167~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.433 ns myArkanoidVHDL:inst\|Add167~53 264 COMB LAB_X20_Y6 2 " "Info: 264: + IC(0.000 ns) + CELL(0.080 ns) = 113.433 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~51 myArkanoidVHDL:inst|Add167~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.513 ns myArkanoidVHDL:inst\|Add167~55 265 COMB LAB_X20_Y6 2 " "Info: 265: + IC(0.000 ns) + CELL(0.080 ns) = 113.513 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~53 myArkanoidVHDL:inst|Add167~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.593 ns myArkanoidVHDL:inst\|Add167~57 266 COMB LAB_X20_Y6 2 " "Info: 266: + IC(0.000 ns) + CELL(0.080 ns) = 113.593 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~55 myArkanoidVHDL:inst|Add167~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.673 ns myArkanoidVHDL:inst\|Add167~59 267 COMB LAB_X20_Y6 2 " "Info: 267: + IC(0.000 ns) + CELL(0.080 ns) = 113.673 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add167~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~57 myArkanoidVHDL:inst|Add167~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.753 ns myArkanoidVHDL:inst\|Add167~61 268 COMB LAB_X20_Y6 1 " "Info: 268: + IC(0.000 ns) + CELL(0.080 ns) = 113.753 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add167~61'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add167~59 myArkanoidVHDL:inst|Add167~61 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 114.211 ns myArkanoidVHDL:inst\|Add167~62 269 COMB LAB_X20_Y6 1 " "Info: 269: + IC(0.000 ns) + CELL(0.458 ns) = 114.211 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add167~62'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add167~61 myArkanoidVHDL:inst|Add167~62 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 115.462 ns myArkanoidVHDL:inst\|process_0~6309 270 COMB LAB_X21_Y7 1 " "Info: 270: + IC(1.073 ns) + CELL(0.178 ns) = 115.462 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6309'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { myArkanoidVHDL:inst|Add167~62 myArkanoidVHDL:inst|process_0~6309 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 116.138 ns myArkanoidVHDL:inst\|process_0~4623 271 COMB LAB_X21_Y7 1 " "Info: 271: + IC(0.131 ns) + CELL(0.545 ns) = 116.138 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4623'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~6309 myArkanoidVHDL:inst|process_0~4623 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.278 ns) 117.311 ns myArkanoidVHDL:inst\|process_0~4627 272 COMB LAB_X19_Y7 2 " "Info: 272: + IC(0.895 ns) + CELL(0.278 ns) = 117.311 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4627'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { myArkanoidVHDL:inst|process_0~4623 myArkanoidVHDL:inst|process_0~4627 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.485 ns) 118.491 ns myArkanoidVHDL:inst\|process_0~4648 273 COMB LAB_X21_Y7 1 " "Info: 273: + IC(0.695 ns) + CELL(0.485 ns) = 118.491 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4648'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { myArkanoidVHDL:inst|process_0~4627 myArkanoidVHDL:inst|process_0~4648 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 119.166 ns myArkanoidVHDL:inst\|process_0~4649 274 COMB LAB_X21_Y7 1 " "Info: 274: + IC(0.498 ns) + CELL(0.177 ns) = 119.166 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4649'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4648 myArkanoidVHDL:inst|process_0~4649 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.322 ns) 120.417 ns myArkanoidVHDL:inst\|process_0~4651 275 COMB LAB_X21_Y6 4 " "Info: 275: + IC(0.929 ns) + CELL(0.322 ns) = 120.417 ns; Loc. = LAB_X21_Y6; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4651'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { myArkanoidVHDL:inst|process_0~4649 myArkanoidVHDL:inst|process_0~4651 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 121.092 ns myArkanoidVHDL:inst\|process_0~4652 276 COMB LAB_X21_Y6 64 " "Info: 276: + IC(0.498 ns) + CELL(0.177 ns) = 121.092 ns; Loc. = LAB_X21_Y6; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4652'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4651 myArkanoidVHDL:inst|process_0~4652 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.495 ns) 123.542 ns myArkanoidVHDL:inst\|Add169~1 277 COMB LAB_X7_Y9 2 " "Info: 277: + IC(1.955 ns) + CELL(0.495 ns) = 123.542 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { myArkanoidVHDL:inst|process_0~4652 myArkanoidVHDL:inst|Add169~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 123.622 ns myArkanoidVHDL:inst\|Add169~3 278 COMB LAB_X7_Y9 2 " "Info: 278: + IC(0.000 ns) + CELL(0.080 ns) = 123.622 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 123.702 ns myArkanoidVHDL:inst\|Add169~5 279 COMB LAB_X7_Y9 2 " "Info: 279: + IC(0.000 ns) + CELL(0.080 ns) = 123.702 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 123.782 ns myArkanoidVHDL:inst\|Add169~7 280 COMB LAB_X7_Y9 2 " "Info: 280: + IC(0.000 ns) + CELL(0.080 ns) = 123.782 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 123.862 ns myArkanoidVHDL:inst\|Add169~9 281 COMB LAB_X7_Y9 2 " "Info: 281: + IC(0.000 ns) + CELL(0.080 ns) = 123.862 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 123.942 ns myArkanoidVHDL:inst\|Add169~11 282 COMB LAB_X7_Y9 2 " "Info: 282: + IC(0.000 ns) + CELL(0.080 ns) = 123.942 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.022 ns myArkanoidVHDL:inst\|Add169~13 283 COMB LAB_X7_Y9 2 " "Info: 283: + IC(0.000 ns) + CELL(0.080 ns) = 124.022 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.102 ns myArkanoidVHDL:inst\|Add169~15 284 COMB LAB_X7_Y9 2 " "Info: 284: + IC(0.000 ns) + CELL(0.080 ns) = 124.102 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.182 ns myArkanoidVHDL:inst\|Add169~17 285 COMB LAB_X7_Y9 2 " "Info: 285: + IC(0.000 ns) + CELL(0.080 ns) = 124.182 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.262 ns myArkanoidVHDL:inst\|Add169~19 286 COMB LAB_X7_Y9 2 " "Info: 286: + IC(0.000 ns) + CELL(0.080 ns) = 124.262 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.342 ns myArkanoidVHDL:inst\|Add169~21 287 COMB LAB_X7_Y9 2 " "Info: 287: + IC(0.000 ns) + CELL(0.080 ns) = 124.342 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.422 ns myArkanoidVHDL:inst\|Add169~23 288 COMB LAB_X7_Y9 2 " "Info: 288: + IC(0.000 ns) + CELL(0.080 ns) = 124.422 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.502 ns myArkanoidVHDL:inst\|Add169~25 289 COMB LAB_X7_Y9 2 " "Info: 289: + IC(0.000 ns) + CELL(0.080 ns) = 124.502 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.582 ns myArkanoidVHDL:inst\|Add169~27 290 COMB LAB_X7_Y9 2 " "Info: 290: + IC(0.000 ns) + CELL(0.080 ns) = 124.582 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.662 ns myArkanoidVHDL:inst\|Add169~29 291 COMB LAB_X7_Y9 2 " "Info: 291: + IC(0.000 ns) + CELL(0.080 ns) = 124.662 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.742 ns myArkanoidVHDL:inst\|Add169~31 292 COMB LAB_X7_Y9 2 " "Info: 292: + IC(0.000 ns) + CELL(0.080 ns) = 124.742 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 125.298 ns myArkanoidVHDL:inst\|Add169~32 293 COMB LAB_X7_Y8 11 " "Info: 293: + IC(0.098 ns) + CELL(0.458 ns) = 125.298 ns; Loc. = LAB_X7_Y8; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add169~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 126.865 ns myArkanoidVHDL:inst\|Add174~29 294 COMB LAB_X6_Y9 2 " "Info: 294: + IC(1.050 ns) + CELL(0.517 ns) = 126.865 ns; Loc. = LAB_X6_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { myArkanoidVHDL:inst|Add169~32 myArkanoidVHDL:inst|Add174~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 127.043 ns myArkanoidVHDL:inst\|Add174~31 295 COMB LAB_X6_Y8 2 " "Info: 295: + IC(0.098 ns) + CELL(0.080 ns) = 127.043 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add174~29 myArkanoidVHDL:inst|Add174~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.123 ns myArkanoidVHDL:inst\|Add174~33 296 COMB LAB_X6_Y8 2 " "Info: 296: + IC(0.000 ns) + CELL(0.080 ns) = 127.123 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~31 myArkanoidVHDL:inst|Add174~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.203 ns myArkanoidVHDL:inst\|Add174~35 297 COMB LAB_X6_Y8 2 " "Info: 297: + IC(0.000 ns) + CELL(0.080 ns) = 127.203 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~33 myArkanoidVHDL:inst|Add174~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.283 ns myArkanoidVHDL:inst\|Add174~37 298 COMB LAB_X6_Y8 2 " "Info: 298: + IC(0.000 ns) + CELL(0.080 ns) = 127.283 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~35 myArkanoidVHDL:inst|Add174~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.363 ns myArkanoidVHDL:inst\|Add174~39 299 COMB LAB_X6_Y8 2 " "Info: 299: + IC(0.000 ns) + CELL(0.080 ns) = 127.363 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~37 myArkanoidVHDL:inst|Add174~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.443 ns myArkanoidVHDL:inst\|Add174~41 300 COMB LAB_X6_Y8 2 " "Info: 300: + IC(0.000 ns) + CELL(0.080 ns) = 127.443 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~39 myArkanoidVHDL:inst|Add174~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.523 ns myArkanoidVHDL:inst\|Add174~43 301 COMB LAB_X6_Y8 2 " "Info: 301: + IC(0.000 ns) + CELL(0.080 ns) = 127.523 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~41 myArkanoidVHDL:inst|Add174~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.603 ns myArkanoidVHDL:inst\|Add174~45 302 COMB LAB_X6_Y8 2 " "Info: 302: + IC(0.000 ns) + CELL(0.080 ns) = 127.603 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~43 myArkanoidVHDL:inst|Add174~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.683 ns myArkanoidVHDL:inst\|Add174~47 303 COMB LAB_X6_Y8 2 " "Info: 303: + IC(0.000 ns) + CELL(0.080 ns) = 127.683 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~45 myArkanoidVHDL:inst|Add174~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.763 ns myArkanoidVHDL:inst\|Add174~49 304 COMB LAB_X6_Y8 2 " "Info: 304: + IC(0.000 ns) + CELL(0.080 ns) = 127.763 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~47 myArkanoidVHDL:inst|Add174~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.843 ns myArkanoidVHDL:inst\|Add174~51 305 COMB LAB_X6_Y8 2 " "Info: 305: + IC(0.000 ns) + CELL(0.080 ns) = 127.843 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~49 myArkanoidVHDL:inst|Add174~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.923 ns myArkanoidVHDL:inst\|Add174~53 306 COMB LAB_X6_Y8 2 " "Info: 306: + IC(0.000 ns) + CELL(0.080 ns) = 127.923 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~51 myArkanoidVHDL:inst|Add174~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.003 ns myArkanoidVHDL:inst\|Add174~55 307 COMB LAB_X6_Y8 2 " "Info: 307: + IC(0.000 ns) + CELL(0.080 ns) = 128.003 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~53 myArkanoidVHDL:inst|Add174~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.083 ns myArkanoidVHDL:inst\|Add174~57 308 COMB LAB_X6_Y8 1 " "Info: 308: + IC(0.000 ns) + CELL(0.080 ns) = 128.083 ns; Loc. = LAB_X6_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add174~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~55 myArkanoidVHDL:inst|Add174~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 128.541 ns myArkanoidVHDL:inst\|Add174~58 309 COMB LAB_X6_Y8 1 " "Info: 309: + IC(0.000 ns) + CELL(0.458 ns) = 128.541 ns; Loc. = LAB_X6_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add174~58'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add174~57 myArkanoidVHDL:inst|Add174~58 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 129.792 ns myArkanoidVHDL:inst\|process_0~6318 310 COMB LAB_X5_Y9 1 " "Info: 310: + IC(1.073 ns) + CELL(0.178 ns) = 129.792 ns; Loc. = LAB_X5_Y9; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6318'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { myArkanoidVHDL:inst|Add174~58 myArkanoidVHDL:inst|process_0~6318 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 130.468 ns myArkanoidVHDL:inst\|process_0~4680 311 COMB LAB_X5_Y9 1 " "Info: 311: + IC(0.131 ns) + CELL(0.545 ns) = 130.468 ns; Loc. = LAB_X5_Y9; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4680'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~6318 myArkanoidVHDL:inst|process_0~4680 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 131.143 ns myArkanoidVHDL:inst\|process_0~4684 312 COMB LAB_X5_Y9 1 " "Info: 312: + IC(0.154 ns) + CELL(0.521 ns) = 131.143 ns; Loc. = LAB_X5_Y9; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4684'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4680 myArkanoidVHDL:inst|process_0~4684 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 131.818 ns myArkanoidVHDL:inst\|process_0~4688 313 COMB LAB_X5_Y9 2 " "Info: 313: + IC(0.154 ns) + CELL(0.521 ns) = 131.818 ns; Loc. = LAB_X5_Y9; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4688'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4684 myArkanoidVHDL:inst|process_0~4688 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.544 ns) 133.391 ns myArkanoidVHDL:inst\|process_0~4690 314 COMB LAB_X9_Y11 1 " "Info: 314: + IC(1.029 ns) + CELL(0.544 ns) = 133.391 ns; Loc. = LAB_X9_Y11; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4690'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { myArkanoidVHDL:inst|process_0~4688 myArkanoidVHDL:inst|process_0~4690 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 134.067 ns myArkanoidVHDL:inst\|process_0~4713 315 COMB LAB_X9_Y11 2 " "Info: 315: + IC(0.354 ns) + CELL(0.322 ns) = 134.067 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4713'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4690 myArkanoidVHDL:inst|process_0~4713 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.177 ns) 135.333 ns myArkanoidVHDL:inst\|process_0~4714 316 COMB LAB_X8_Y7 66 " "Info: 316: + IC(1.089 ns) + CELL(0.177 ns) = 135.333 ns; Loc. = LAB_X8_Y7; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4714'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { myArkanoidVHDL:inst|process_0~4713 myArkanoidVHDL:inst|process_0~4714 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.495 ns) 137.213 ns myArkanoidVHDL:inst\|Add175~1 317 COMB LAB_X4_Y6 2 " "Info: 317: + IC(1.385 ns) + CELL(0.495 ns) = 137.213 ns; Loc. = LAB_X4_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { myArkanoidVHDL:inst|process_0~4714 myArkanoidVHDL:inst|Add175~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 137.671 ns myArkanoidVHDL:inst\|Add175~2 318 COMB LAB_X4_Y6 14 " "Info: 318: + IC(0.000 ns) + CELL(0.458 ns) = 137.671 ns; Loc. = LAB_X4_Y6; Fanout = 14; COMB Node = 'myArkanoidVHDL:inst\|Add175~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.517 ns) 139.223 ns myArkanoidVHDL:inst\|Add179~3 319 COMB LAB_X8_Y6 2 " "Info: 319: + IC(1.035 ns) + CELL(0.517 ns) = 139.223 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { myArkanoidVHDL:inst|Add175~2 myArkanoidVHDL:inst|Add179~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.303 ns myArkanoidVHDL:inst\|Add179~5 320 COMB LAB_X8_Y6 2 " "Info: 320: + IC(0.000 ns) + CELL(0.080 ns) = 139.303 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~3 myArkanoidVHDL:inst|Add179~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.383 ns myArkanoidVHDL:inst\|Add179~7 321 COMB LAB_X8_Y6 2 " "Info: 321: + IC(0.000 ns) + CELL(0.080 ns) = 139.383 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~5 myArkanoidVHDL:inst|Add179~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.463 ns myArkanoidVHDL:inst\|Add179~9 322 COMB LAB_X8_Y6 2 " "Info: 322: + IC(0.000 ns) + CELL(0.080 ns) = 139.463 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~7 myArkanoidVHDL:inst|Add179~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.543 ns myArkanoidVHDL:inst\|Add179~11 323 COMB LAB_X8_Y6 2 " "Info: 323: + IC(0.000 ns) + CELL(0.080 ns) = 139.543 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~9 myArkanoidVHDL:inst|Add179~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.623 ns myArkanoidVHDL:inst\|Add179~13 324 COMB LAB_X8_Y6 2 " "Info: 324: + IC(0.000 ns) + CELL(0.080 ns) = 139.623 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~11 myArkanoidVHDL:inst|Add179~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.703 ns myArkanoidVHDL:inst\|Add179~15 325 COMB LAB_X8_Y6 2 " "Info: 325: + IC(0.000 ns) + CELL(0.080 ns) = 139.703 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~13 myArkanoidVHDL:inst|Add179~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.783 ns myArkanoidVHDL:inst\|Add179~17 326 COMB LAB_X8_Y6 2 " "Info: 326: + IC(0.000 ns) + CELL(0.080 ns) = 139.783 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~15 myArkanoidVHDL:inst|Add179~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.863 ns myArkanoidVHDL:inst\|Add179~19 327 COMB LAB_X8_Y6 2 " "Info: 327: + IC(0.000 ns) + CELL(0.080 ns) = 139.863 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~17 myArkanoidVHDL:inst|Add179~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.943 ns myArkanoidVHDL:inst\|Add179~21 328 COMB LAB_X8_Y6 2 " "Info: 328: + IC(0.000 ns) + CELL(0.080 ns) = 139.943 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~19 myArkanoidVHDL:inst|Add179~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.023 ns myArkanoidVHDL:inst\|Add179~23 329 COMB LAB_X8_Y6 2 " "Info: 329: + IC(0.000 ns) + CELL(0.080 ns) = 140.023 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~21 myArkanoidVHDL:inst|Add179~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.103 ns myArkanoidVHDL:inst\|Add179~25 330 COMB LAB_X8_Y6 2 " "Info: 330: + IC(0.000 ns) + CELL(0.080 ns) = 140.103 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~23 myArkanoidVHDL:inst|Add179~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.183 ns myArkanoidVHDL:inst\|Add179~27 331 COMB LAB_X8_Y6 2 " "Info: 331: + IC(0.000 ns) + CELL(0.080 ns) = 140.183 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~25 myArkanoidVHDL:inst|Add179~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.263 ns myArkanoidVHDL:inst\|Add179~29 332 COMB LAB_X8_Y6 2 " "Info: 332: + IC(0.000 ns) + CELL(0.080 ns) = 140.263 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~27 myArkanoidVHDL:inst|Add179~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.343 ns myArkanoidVHDL:inst\|Add179~31 333 COMB LAB_X8_Y6 2 " "Info: 333: + IC(0.000 ns) + CELL(0.080 ns) = 140.343 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~29 myArkanoidVHDL:inst|Add179~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 140.521 ns myArkanoidVHDL:inst\|Add179~33 334 COMB LAB_X8_Y5 2 " "Info: 334: + IC(0.098 ns) + CELL(0.080 ns) = 140.521 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add179~31 myArkanoidVHDL:inst|Add179~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.601 ns myArkanoidVHDL:inst\|Add179~35 335 COMB LAB_X8_Y5 2 " "Info: 335: + IC(0.000 ns) + CELL(0.080 ns) = 140.601 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~33 myArkanoidVHDL:inst|Add179~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.681 ns myArkanoidVHDL:inst\|Add179~37 336 COMB LAB_X8_Y5 2 " "Info: 336: + IC(0.000 ns) + CELL(0.080 ns) = 140.681 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~35 myArkanoidVHDL:inst|Add179~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.761 ns myArkanoidVHDL:inst\|Add179~39 337 COMB LAB_X8_Y5 2 " "Info: 337: + IC(0.000 ns) + CELL(0.080 ns) = 140.761 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~37 myArkanoidVHDL:inst|Add179~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.841 ns myArkanoidVHDL:inst\|Add179~41 338 COMB LAB_X8_Y5 2 " "Info: 338: + IC(0.000 ns) + CELL(0.080 ns) = 140.841 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~39 myArkanoidVHDL:inst|Add179~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.921 ns myArkanoidVHDL:inst\|Add179~43 339 COMB LAB_X8_Y5 2 " "Info: 339: + IC(0.000 ns) + CELL(0.080 ns) = 140.921 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~41 myArkanoidVHDL:inst|Add179~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.001 ns myArkanoidVHDL:inst\|Add179~45 340 COMB LAB_X8_Y5 2 " "Info: 340: + IC(0.000 ns) + CELL(0.080 ns) = 141.001 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~43 myArkanoidVHDL:inst|Add179~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.081 ns myArkanoidVHDL:inst\|Add179~47 341 COMB LAB_X8_Y5 2 " "Info: 341: + IC(0.000 ns) + CELL(0.080 ns) = 141.081 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~45 myArkanoidVHDL:inst|Add179~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.161 ns myArkanoidVHDL:inst\|Add179~49 342 COMB LAB_X8_Y5 2 " "Info: 342: + IC(0.000 ns) + CELL(0.080 ns) = 141.161 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~47 myArkanoidVHDL:inst|Add179~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.241 ns myArkanoidVHDL:inst\|Add179~51 343 COMB LAB_X8_Y5 2 " "Info: 343: + IC(0.000 ns) + CELL(0.080 ns) = 141.241 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~49 myArkanoidVHDL:inst|Add179~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.321 ns myArkanoidVHDL:inst\|Add179~53 344 COMB LAB_X8_Y5 2 " "Info: 344: + IC(0.000 ns) + CELL(0.080 ns) = 141.321 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~51 myArkanoidVHDL:inst|Add179~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.401 ns myArkanoidVHDL:inst\|Add179~55 345 COMB LAB_X8_Y5 2 " "Info: 345: + IC(0.000 ns) + CELL(0.080 ns) = 141.401 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~53 myArkanoidVHDL:inst|Add179~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.481 ns myArkanoidVHDL:inst\|Add179~57 346 COMB LAB_X8_Y5 2 " "Info: 346: + IC(0.000 ns) + CELL(0.080 ns) = 141.481 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~55 myArkanoidVHDL:inst|Add179~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.561 ns myArkanoidVHDL:inst\|Add179~59 347 COMB LAB_X8_Y5 2 " "Info: 347: + IC(0.000 ns) + CELL(0.080 ns) = 141.561 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~57 myArkanoidVHDL:inst|Add179~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 142.019 ns myArkanoidVHDL:inst\|Add179~60 348 COMB LAB_X8_Y5 1 " "Info: 348: + IC(0.000 ns) + CELL(0.458 ns) = 142.019 ns; Loc. = LAB_X8_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add179~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add179~59 myArkanoidVHDL:inst|Add179~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 142.928 ns myArkanoidVHDL:inst\|process_0~4759 349 COMB LAB_X9_Y5 1 " "Info: 349: + IC(0.388 ns) + CELL(0.521 ns) = 142.928 ns; Loc. = LAB_X9_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4759'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { myArkanoidVHDL:inst|Add179~60 myArkanoidVHDL:inst|process_0~4759 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 143.604 ns myArkanoidVHDL:inst\|process_0~4760 350 COMB LAB_X9_Y5 1 " "Info: 350: + IC(0.498 ns) + CELL(0.178 ns) = 143.604 ns; Loc. = LAB_X9_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4760'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4759 myArkanoidVHDL:inst|process_0~4760 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.521 ns) 145.162 ns myArkanoidVHDL:inst\|process_0~4767 351 COMB LAB_X7_Y6 1 " "Info: 351: + IC(1.037 ns) + CELL(0.521 ns) = 145.162 ns; Loc. = LAB_X7_Y6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4767'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { myArkanoidVHDL:inst|process_0~4760 myArkanoidVHDL:inst|process_0~4767 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.513 ns) 145.806 ns myArkanoidVHDL:inst\|process_0~4788 352 COMB LAB_X7_Y6 1 " "Info: 352: + IC(0.131 ns) + CELL(0.513 ns) = 145.806 ns; Loc. = LAB_X7_Y6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4788'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { myArkanoidVHDL:inst|process_0~4767 myArkanoidVHDL:inst|process_0~4788 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 146.482 ns myArkanoidVHDL:inst\|process_0~4789 353 COMB LAB_X7_Y6 1 " "Info: 353: + IC(0.498 ns) + CELL(0.178 ns) = 146.482 ns; Loc. = LAB_X7_Y6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4789'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4788 myArkanoidVHDL:inst|process_0~4789 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 147.158 ns myArkanoidVHDL:inst\|process_0~4790 354 COMB LAB_X7_Y6 1 " "Info: 354: + IC(0.498 ns) + CELL(0.178 ns) = 147.158 ns; Loc. = LAB_X7_Y6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4790'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4789 myArkanoidVHDL:inst|process_0~4790 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 147.833 ns myArkanoidVHDL:inst\|process_0~4792 355 COMB LAB_X7_Y6 4 " "Info: 355: + IC(0.154 ns) + CELL(0.521 ns) = 147.833 ns; Loc. = LAB_X7_Y6; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4792'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4790 myArkanoidVHDL:inst|process_0~4792 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 148.508 ns myArkanoidVHDL:inst\|process_0~4793 356 COMB LAB_X7_Y6 64 " "Info: 356: + IC(0.498 ns) + CELL(0.177 ns) = 148.508 ns; Loc. = LAB_X7_Y6; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4793'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.495 ns) 150.390 ns myArkanoidVHDL:inst\|Add181~1 357 COMB LAB_X15_Y6 2 " "Info: 357: + IC(1.387 ns) + CELL(0.495 ns) = 150.390 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|Add181~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 150.470 ns myArkanoidVHDL:inst\|Add181~3 358 COMB LAB_X15_Y6 2 " "Info: 358: + IC(0.000 ns) + CELL(0.080 ns) = 150.470 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 150.550 ns myArkanoidVHDL:inst\|Add181~5 359 COMB LAB_X15_Y6 2 " "Info: 359: + IC(0.000 ns) + CELL(0.080 ns) = 150.550 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 150.630 ns myArkanoidVHDL:inst\|Add181~7 360 COMB LAB_X15_Y6 2 " "Info: 360: + IC(0.000 ns) + CELL(0.080 ns) = 150.630 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 150.710 ns myArkanoidVHDL:inst\|Add181~9 361 COMB LAB_X15_Y6 2 " "Info: 361: + IC(0.000 ns) + CELL(0.080 ns) = 150.710 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 150.790 ns myArkanoidVHDL:inst\|Add181~11 362 COMB LAB_X15_Y6 2 " "Info: 362: + IC(0.000 ns) + CELL(0.080 ns) = 150.790 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 150.870 ns myArkanoidVHDL:inst\|Add181~13 363 COMB LAB_X15_Y6 2 " "Info: 363: + IC(0.000 ns) + CELL(0.080 ns) = 150.870 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 150.950 ns myArkanoidVHDL:inst\|Add181~15 364 COMB LAB_X15_Y6 2 " "Info: 364: + IC(0.000 ns) + CELL(0.080 ns) = 150.950 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 151.030 ns myArkanoidVHDL:inst\|Add181~17 365 COMB LAB_X15_Y6 2 " "Info: 365: + IC(0.000 ns) + CELL(0.080 ns) = 151.030 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 151.110 ns myArkanoidVHDL:inst\|Add181~19 366 COMB LAB_X15_Y6 2 " "Info: 366: + IC(0.000 ns) + CELL(0.080 ns) = 151.110 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 151.190 ns myArkanoidVHDL:inst\|Add181~21 367 COMB LAB_X15_Y6 2 " "Info: 367: + IC(0.000 ns) + CELL(0.080 ns) = 151.190 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 151.270 ns myArkanoidVHDL:inst\|Add181~23 368 COMB LAB_X15_Y6 2 " "Info: 368: + IC(0.000 ns) + CELL(0.080 ns) = 151.270 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 151.350 ns myArkanoidVHDL:inst\|Add181~25 369 COMB LAB_X15_Y6 2 " "Info: 369: + IC(0.000 ns) + CELL(0.080 ns) = 151.350 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 151.430 ns myArkanoidVHDL:inst\|Add181~27 370 COMB LAB_X15_Y6 2 " "Info: 370: + IC(0.000 ns) + CELL(0.080 ns) = 151.430 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 151.510 ns myArkanoidVHDL:inst\|Add181~29 371 COMB LAB_X15_Y6 2 " "Info: 371: + IC(0.000 ns) + CELL(0.080 ns) = 151.510 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 151.590 ns myArkanoidVHDL:inst\|Add181~31 372 COMB LAB_X15_Y6 2 " "Info: 372: + IC(0.000 ns) + CELL(0.080 ns) = 151.590 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 152.146 ns myArkanoidVHDL:inst\|Add181~32 373 COMB LAB_X15_Y5 11 " "Info: 373: + IC(0.098 ns) + CELL(0.458 ns) = 152.146 ns; Loc. = LAB_X15_Y5; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add181~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.517 ns) 153.738 ns myArkanoidVHDL:inst\|Add186~29 374 COMB LAB_X16_Y8 2 " "Info: 374: + IC(1.075 ns) + CELL(0.517 ns) = 153.738 ns; Loc. = LAB_X16_Y8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add186~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 153.916 ns myArkanoidVHDL:inst\|Add186~31 375 COMB LAB_X16_Y7 2 " "Info: 375: + IC(0.098 ns) + CELL(0.080 ns) = 153.916 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add186~29 myArkanoidVHDL:inst|Add186~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.996 ns myArkanoidVHDL:inst\|Add186~33 376 COMB LAB_X16_Y7 2 " "Info: 376: + IC(0.000 ns) + CELL(0.080 ns) = 153.996 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~31 myArkanoidVHDL:inst|Add186~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.076 ns myArkanoidVHDL:inst\|Add186~35 377 COMB LAB_X16_Y7 2 " "Info: 377: + IC(0.000 ns) + CELL(0.080 ns) = 154.076 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~33 myArkanoidVHDL:inst|Add186~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.156 ns myArkanoidVHDL:inst\|Add186~37 378 COMB LAB_X16_Y7 2 " "Info: 378: + IC(0.000 ns) + CELL(0.080 ns) = 154.156 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~35 myArkanoidVHDL:inst|Add186~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.236 ns myArkanoidVHDL:inst\|Add186~39 379 COMB LAB_X16_Y7 2 " "Info: 379: + IC(0.000 ns) + CELL(0.080 ns) = 154.236 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~37 myArkanoidVHDL:inst|Add186~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.316 ns myArkanoidVHDL:inst\|Add186~41 380 COMB LAB_X16_Y7 2 " "Info: 380: + IC(0.000 ns) + CELL(0.080 ns) = 154.316 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~39 myArkanoidVHDL:inst|Add186~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.396 ns myArkanoidVHDL:inst\|Add186~43 381 COMB LAB_X16_Y7 2 " "Info: 381: + IC(0.000 ns) + CELL(0.080 ns) = 154.396 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~41 myArkanoidVHDL:inst|Add186~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.476 ns myArkanoidVHDL:inst\|Add186~45 382 COMB LAB_X16_Y7 2 " "Info: 382: + IC(0.000 ns) + CELL(0.080 ns) = 154.476 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~43 myArkanoidVHDL:inst|Add186~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.556 ns myArkanoidVHDL:inst\|Add186~47 383 COMB LAB_X16_Y7 2 " "Info: 383: + IC(0.000 ns) + CELL(0.080 ns) = 154.556 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~45 myArkanoidVHDL:inst|Add186~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.636 ns myArkanoidVHDL:inst\|Add186~49 384 COMB LAB_X16_Y7 2 " "Info: 384: + IC(0.000 ns) + CELL(0.080 ns) = 154.636 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~47 myArkanoidVHDL:inst|Add186~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.716 ns myArkanoidVHDL:inst\|Add186~51 385 COMB LAB_X16_Y7 2 " "Info: 385: + IC(0.000 ns) + CELL(0.080 ns) = 154.716 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~49 myArkanoidVHDL:inst|Add186~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.796 ns myArkanoidVHDL:inst\|Add186~53 386 COMB LAB_X16_Y7 2 " "Info: 386: + IC(0.000 ns) + CELL(0.080 ns) = 154.796 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~51 myArkanoidVHDL:inst|Add186~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.876 ns myArkanoidVHDL:inst\|Add186~55 387 COMB LAB_X16_Y7 2 " "Info: 387: + IC(0.000 ns) + CELL(0.080 ns) = 154.876 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~53 myArkanoidVHDL:inst|Add186~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 154.956 ns myArkanoidVHDL:inst\|Add186~57 388 COMB LAB_X16_Y7 1 " "Info: 388: + IC(0.000 ns) + CELL(0.080 ns) = 154.956 ns; Loc. = LAB_X16_Y7; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add186~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~55 myArkanoidVHDL:inst|Add186~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 155.414 ns myArkanoidVHDL:inst\|Add186~58 389 COMB LAB_X16_Y7 1 " "Info: 389: + IC(0.000 ns) + CELL(0.458 ns) = 155.414 ns; Loc. = LAB_X16_Y7; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add186~58'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add186~57 myArkanoidVHDL:inst|Add186~58 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.178 ns) 157.666 ns myArkanoidVHDL:inst\|process_0~4840 390 COMB LAB_X11_Y17 1 " "Info: 390: + IC(2.074 ns) + CELL(0.178 ns) = 157.666 ns; Loc. = LAB_X11_Y17; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4840'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { myArkanoidVHDL:inst|Add186~58 myArkanoidVHDL:inst|process_0~4840 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.545 ns) 159.889 ns myArkanoidVHDL:inst\|process_0~4848 391 COMB LAB_X15_Y7 1 " "Info: 391: + IC(1.678 ns) + CELL(0.545 ns) = 159.889 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4848'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { myArkanoidVHDL:inst|process_0~4840 myArkanoidVHDL:inst|process_0~4848 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 160.565 ns myArkanoidVHDL:inst\|process_0~4849 392 COMB LAB_X15_Y7 2 " "Info: 392: + IC(0.498 ns) + CELL(0.178 ns) = 160.565 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4849'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4848 myArkanoidVHDL:inst|process_0~4849 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.544 ns) 162.800 ns myArkanoidVHDL:inst\|process_0~4850 393 COMB LAB_X9_Y2 1 " "Info: 393: + IC(1.691 ns) + CELL(0.544 ns) = 162.800 ns; Loc. = LAB_X9_Y2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4850'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { myArkanoidVHDL:inst|process_0~4849 myArkanoidVHDL:inst|process_0~4850 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 163.475 ns myArkanoidVHDL:inst\|process_0~4851 394 COMB LAB_X9_Y2 1 " "Info: 394: + IC(0.131 ns) + CELL(0.544 ns) = 163.475 ns; Loc. = LAB_X9_Y2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4851'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4850 myArkanoidVHDL:inst|process_0~4851 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 164.151 ns myArkanoidVHDL:inst\|process_0~4853 395 COMB LAB_X9_Y2 3 " "Info: 395: + IC(0.354 ns) + CELL(0.322 ns) = 164.151 ns; Loc. = LAB_X9_Y2; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~4853'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~4851 myArkanoidVHDL:inst|process_0~4853 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 164.826 ns myArkanoidVHDL:inst\|process_0~4854 396 COMB LAB_X9_Y2 64 " "Info: 396: + IC(0.498 ns) + CELL(0.177 ns) = 164.826 ns; Loc. = LAB_X9_Y2; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4854'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~4853 myArkanoidVHDL:inst|process_0~4854 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(0.495 ns) 167.271 ns myArkanoidVHDL:inst\|Add187~1 397 COMB LAB_X19_Y6 2 " "Info: 397: + IC(1.950 ns) + CELL(0.495 ns) = 167.271 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { myArkanoidVHDL:inst|process_0~4854 myArkanoidVHDL:inst|Add187~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 167.351 ns myArkanoidVHDL:inst\|Add187~3 398 COMB LAB_X19_Y6 2 " "Info: 398: + IC(0.000 ns) + CELL(0.080 ns) = 167.351 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 167.431 ns myArkanoidVHDL:inst\|Add187~5 399 COMB LAB_X19_Y6 2 " "Info: 399: + IC(0.000 ns) + CELL(0.080 ns) = 167.431 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 167.889 ns myArkanoidVHDL:inst\|Add187~6 400 COMB LAB_X19_Y6 5 " "Info: 400: + IC(0.000 ns) + CELL(0.458 ns) = 167.889 ns; Loc. = LAB_X19_Y6; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|Add187~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~6 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.178 ns) 169.151 ns myArkanoidVHDL:inst\|process_0~3766 401 COMB LAB_X20_Y8 1 " "Info: 401: + IC(1.084 ns) + CELL(0.178 ns) = 169.151 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3766'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { myArkanoidVHDL:inst|Add187~6 myArkanoidVHDL:inst|process_0~3766 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 169.827 ns myArkanoidVHDL:inst\|process_0~3764 402 COMB LAB_X20_Y8 1 " "Info: 402: + IC(0.131 ns) + CELL(0.545 ns) = 169.827 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3764'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~3766 myArkanoidVHDL:inst|process_0~3764 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.513 ns) 170.471 ns myArkanoidVHDL:inst\|process_0~6420 403 COMB LAB_X20_Y8 1 " "Info: 403: + IC(0.131 ns) + CELL(0.513 ns) = 170.471 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6420'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { myArkanoidVHDL:inst|process_0~3764 myArkanoidVHDL:inst|process_0~6420 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.178 ns) 171.738 ns myArkanoidVHDL:inst\|process_0~5399 404 COMB LAB_X21_Y5 1 " "Info: 404: + IC(1.089 ns) + CELL(0.178 ns) = 171.738 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5399'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { myArkanoidVHDL:inst|process_0~6420 myArkanoidVHDL:inst|process_0~5399 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.512 ns) 172.381 ns myArkanoidVHDL:inst\|process_0~5407 405 COMB LAB_X21_Y5 2 " "Info: 405: + IC(0.131 ns) + CELL(0.512 ns) = 172.381 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5407'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { myArkanoidVHDL:inst|process_0~5399 myArkanoidVHDL:inst|process_0~5407 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.521 ns) 174.465 ns myArkanoidVHDL:inst\|ballPositionV~1219 406 COMB LAB_X40_Y5 32 " "Info: 406: + IC(1.563 ns) + CELL(0.521 ns) = 174.465 ns; Loc. = LAB_X40_Y5; Fanout = 32; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1219'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { myArkanoidVHDL:inst|process_0~5407 myArkanoidVHDL:inst|ballPositionV~1219 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.178 ns) 176.551 ns myArkanoidVHDL:inst\|ballPositionV~1248 407 COMB LAB_X20_Y5 1 " "Info: 407: + IC(1.908 ns) + CELL(0.178 ns) = 176.551 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1248'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { myArkanoidVHDL:inst|ballPositionV~1219 myArkanoidVHDL:inst|ballPositionV~1248 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 177.227 ns myArkanoidVHDL:inst\|ballPositionV~975 408 COMB LAB_X20_Y5 4 " "Info: 408: + IC(0.498 ns) + CELL(0.178 ns) = 177.227 ns; Loc. = LAB_X20_Y5; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~975'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|ballPositionV~1248 myArkanoidVHDL:inst|ballPositionV~975 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.450 ns) 179.234 ns myArkanoidVHDL:inst\|process_0~5420 409 COMB LAB_X38_Y5 1 " "Info: 409: + IC(1.557 ns) + CELL(0.450 ns) = 179.234 ns; Loc. = LAB_X38_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5420'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { myArkanoidVHDL:inst|ballPositionV~975 myArkanoidVHDL:inst|process_0~5420 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 179.910 ns myArkanoidVHDL:inst\|process_0~5421 410 COMB LAB_X38_Y5 1 " "Info: 410: + IC(0.354 ns) + CELL(0.322 ns) = 179.910 ns; Loc. = LAB_X38_Y5; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5421'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~5420 myArkanoidVHDL:inst|process_0~5421 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 180.586 ns myArkanoidVHDL:inst\|process_0~5422 411 COMB LAB_X38_Y5 2 " "Info: 411: + IC(0.498 ns) + CELL(0.178 ns) = 180.586 ns; Loc. = LAB_X38_Y5; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5422'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~5421 myArkanoidVHDL:inst|process_0~5422 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.545 ns) 182.729 ns myArkanoidVHDL:inst\|process_0~5468 412 COMB LAB_X18_Y4 5 " "Info: 412: + IC(1.598 ns) + CELL(0.545 ns) = 182.729 ns; Loc. = LAB_X18_Y4; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~5468'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { myArkanoidVHDL:inst|process_0~5422 myArkanoidVHDL:inst|process_0~5468 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 183.404 ns myArkanoidVHDL:inst\|process_0~1359 413 COMB LAB_X18_Y4 35 " "Info: 413: + IC(0.498 ns) + CELL(0.177 ns) = 183.404 ns; Loc. = LAB_X18_Y4; Fanout = 35; COMB Node = 'myArkanoidVHDL:inst\|process_0~1359'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~5468 myArkanoidVHDL:inst|process_0~1359 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.495 ns) 185.286 ns myArkanoidVHDL:inst\|Add191~1 414 COMB LAB_X10_Y4 2 " "Info: 414: + IC(1.387 ns) + CELL(0.495 ns) = 185.286 ns; Loc. = LAB_X10_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { myArkanoidVHDL:inst|process_0~1359 myArkanoidVHDL:inst|Add191~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 185.744 ns myArkanoidVHDL:inst\|Add191~2 415 COMB LAB_X10_Y4 4 " "Info: 415: + IC(0.000 ns) + CELL(0.458 ns) = 185.744 ns; Loc. = LAB_X10_Y4; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add191~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add191~1 myArkanoidVHDL:inst|Add191~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 186.970 ns myArkanoidVHDL:inst\|Add192~1 416 COMB LAB_X9_Y4 2 " "Info: 416: + IC(0.709 ns) + CELL(0.517 ns) = 186.970 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add191~2 myArkanoidVHDL:inst|Add192~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.050 ns myArkanoidVHDL:inst\|Add192~3 417 COMB LAB_X9_Y4 2 " "Info: 417: + IC(0.000 ns) + CELL(0.080 ns) = 187.050 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~1 myArkanoidVHDL:inst|Add192~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.130 ns myArkanoidVHDL:inst\|Add192~5 418 COMB LAB_X9_Y4 2 " "Info: 418: + IC(0.000 ns) + CELL(0.080 ns) = 187.130 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~3 myArkanoidVHDL:inst|Add192~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.210 ns myArkanoidVHDL:inst\|Add192~7 419 COMB LAB_X9_Y4 2 " "Info: 419: + IC(0.000 ns) + CELL(0.080 ns) = 187.210 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~5 myArkanoidVHDL:inst|Add192~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.290 ns myArkanoidVHDL:inst\|Add192~9 420 COMB LAB_X9_Y4 2 " "Info: 420: + IC(0.000 ns) + CELL(0.080 ns) = 187.290 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~7 myArkanoidVHDL:inst|Add192~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.370 ns myArkanoidVHDL:inst\|Add192~11 421 COMB LAB_X9_Y4 2 " "Info: 421: + IC(0.000 ns) + CELL(0.080 ns) = 187.370 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~9 myArkanoidVHDL:inst|Add192~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.450 ns myArkanoidVHDL:inst\|Add192~13 422 COMB LAB_X9_Y4 2 " "Info: 422: + IC(0.000 ns) + CELL(0.080 ns) = 187.450 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~11 myArkanoidVHDL:inst|Add192~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.530 ns myArkanoidVHDL:inst\|Add192~15 423 COMB LAB_X9_Y4 2 " "Info: 423: + IC(0.000 ns) + CELL(0.080 ns) = 187.530 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~13 myArkanoidVHDL:inst|Add192~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.610 ns myArkanoidVHDL:inst\|Add192~17 424 COMB LAB_X9_Y4 2 " "Info: 424: + IC(0.000 ns) + CELL(0.080 ns) = 187.610 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~15 myArkanoidVHDL:inst|Add192~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.690 ns myArkanoidVHDL:inst\|Add192~19 425 COMB LAB_X9_Y4 2 " "Info: 425: + IC(0.000 ns) + CELL(0.080 ns) = 187.690 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~17 myArkanoidVHDL:inst|Add192~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.770 ns myArkanoidVHDL:inst\|Add192~21 426 COMB LAB_X9_Y4 2 " "Info: 426: + IC(0.000 ns) + CELL(0.080 ns) = 187.770 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~19 myArkanoidVHDL:inst|Add192~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.850 ns myArkanoidVHDL:inst\|Add192~23 427 COMB LAB_X9_Y4 2 " "Info: 427: + IC(0.000 ns) + CELL(0.080 ns) = 187.850 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~21 myArkanoidVHDL:inst|Add192~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.930 ns myArkanoidVHDL:inst\|Add192~25 428 COMB LAB_X9_Y4 2 " "Info: 428: + IC(0.000 ns) + CELL(0.080 ns) = 187.930 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~23 myArkanoidVHDL:inst|Add192~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.010 ns myArkanoidVHDL:inst\|Add192~27 429 COMB LAB_X9_Y4 2 " "Info: 429: + IC(0.000 ns) + CELL(0.080 ns) = 188.010 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~25 myArkanoidVHDL:inst|Add192~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.090 ns myArkanoidVHDL:inst\|Add192~29 430 COMB LAB_X9_Y4 2 " "Info: 430: + IC(0.000 ns) + CELL(0.080 ns) = 188.090 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~27 myArkanoidVHDL:inst|Add192~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 188.268 ns myArkanoidVHDL:inst\|Add192~31 431 COMB LAB_X9_Y3 2 " "Info: 431: + IC(0.098 ns) + CELL(0.080 ns) = 188.268 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add192~29 myArkanoidVHDL:inst|Add192~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.348 ns myArkanoidVHDL:inst\|Add192~33 432 COMB LAB_X9_Y3 2 " "Info: 432: + IC(0.000 ns) + CELL(0.080 ns) = 188.348 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~31 myArkanoidVHDL:inst|Add192~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.428 ns myArkanoidVHDL:inst\|Add192~35 433 COMB LAB_X9_Y3 2 " "Info: 433: + IC(0.000 ns) + CELL(0.080 ns) = 188.428 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~33 myArkanoidVHDL:inst|Add192~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.508 ns myArkanoidVHDL:inst\|Add192~37 434 COMB LAB_X9_Y3 2 " "Info: 434: + IC(0.000 ns) + CELL(0.080 ns) = 188.508 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~35 myArkanoidVHDL:inst|Add192~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.588 ns myArkanoidVHDL:inst\|Add192~39 435 COMB LAB_X9_Y3 2 " "Info: 435: + IC(0.000 ns) + CELL(0.080 ns) = 188.588 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~37 myArkanoidVHDL:inst|Add192~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.668 ns myArkanoidVHDL:inst\|Add192~41 436 COMB LAB_X9_Y3 2 " "Info: 436: + IC(0.000 ns) + CELL(0.080 ns) = 188.668 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~39 myArkanoidVHDL:inst|Add192~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.748 ns myArkanoidVHDL:inst\|Add192~43 437 COMB LAB_X9_Y3 2 " "Info: 437: + IC(0.000 ns) + CELL(0.080 ns) = 188.748 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~41 myArkanoidVHDL:inst|Add192~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.828 ns myArkanoidVHDL:inst\|Add192~45 438 COMB LAB_X9_Y3 2 " "Info: 438: + IC(0.000 ns) + CELL(0.080 ns) = 188.828 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~43 myArkanoidVHDL:inst|Add192~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.908 ns myArkanoidVHDL:inst\|Add192~47 439 COMB LAB_X9_Y3 2 " "Info: 439: + IC(0.000 ns) + CELL(0.080 ns) = 188.908 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~45 myArkanoidVHDL:inst|Add192~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.988 ns myArkanoidVHDL:inst\|Add192~49 440 COMB LAB_X9_Y3 2 " "Info: 440: + IC(0.000 ns) + CELL(0.080 ns) = 188.988 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~47 myArkanoidVHDL:inst|Add192~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.068 ns myArkanoidVHDL:inst\|Add192~51 441 COMB LAB_X9_Y3 2 " "Info: 441: + IC(0.000 ns) + CELL(0.080 ns) = 189.068 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~49 myArkanoidVHDL:inst|Add192~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.148 ns myArkanoidVHDL:inst\|Add192~53 442 COMB LAB_X9_Y3 2 " "Info: 442: + IC(0.000 ns) + CELL(0.080 ns) = 189.148 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~51 myArkanoidVHDL:inst|Add192~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.228 ns myArkanoidVHDL:inst\|Add192~55 443 COMB LAB_X9_Y3 2 " "Info: 443: + IC(0.000 ns) + CELL(0.080 ns) = 189.228 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~53 myArkanoidVHDL:inst|Add192~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.308 ns myArkanoidVHDL:inst\|Add192~57 444 COMB LAB_X9_Y3 2 " "Info: 444: + IC(0.000 ns) + CELL(0.080 ns) = 189.308 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~55 myArkanoidVHDL:inst|Add192~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.388 ns myArkanoidVHDL:inst\|Add192~59 445 COMB LAB_X9_Y3 1 " "Info: 445: + IC(0.000 ns) + CELL(0.080 ns) = 189.388 ns; Loc. = LAB_X9_Y3; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add192~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add192~57 myArkanoidVHDL:inst|Add192~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 189.846 ns myArkanoidVHDL:inst\|Add192~60 446 COMB LAB_X9_Y3 1 " "Info: 446: + IC(0.000 ns) + CELL(0.458 ns) = 189.846 ns; Loc. = LAB_X9_Y3; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add192~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add192~59 myArkanoidVHDL:inst|Add192~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 190.756 ns myArkanoidVHDL:inst\|Equal65~5 447 COMB LAB_X8_Y3 2 " "Info: 447: + IC(0.732 ns) + CELL(0.178 ns) = 190.756 ns; Loc. = LAB_X8_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal65~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { myArkanoidVHDL:inst|Add192~60 myArkanoidVHDL:inst|Equal65~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 191.431 ns myArkanoidVHDL:inst\|Equal65~6 448 COMB LAB_X8_Y3 1 " "Info: 448: + IC(0.154 ns) + CELL(0.521 ns) = 191.431 ns; Loc. = LAB_X8_Y3; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal65~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal65~5 myArkanoidVHDL:inst|Equal65~6 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 192.076 ns myArkanoidVHDL:inst\|process_0~1361 449 COMB LAB_X8_Y3 5 " "Info: 449: + IC(0.154 ns) + CELL(0.491 ns) = 192.076 ns; Loc. = LAB_X8_Y3; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~1361'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|Equal65~6 myArkanoidVHDL:inst|process_0~1361 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.517 ns) 193.952 ns myArkanoidVHDL:inst\|Add193~1 450 COMB LAB_X11_Y4 2 " "Info: 450: + IC(1.359 ns) + CELL(0.517 ns) = 193.952 ns; Loc. = LAB_X11_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { myArkanoidVHDL:inst|process_0~1361 myArkanoidVHDL:inst|Add193~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 194.410 ns myArkanoidVHDL:inst\|Add193~2 451 COMB LAB_X11_Y4 4 " "Info: 451: + IC(0.000 ns) + CELL(0.458 ns) = 194.410 ns; Loc. = LAB_X11_Y4; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add193~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add193~1 myArkanoidVHDL:inst|Add193~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 195.988 ns myArkanoidVHDL:inst\|Add195~1 452 COMB LAB_X11_Y2 2 " "Info: 452: + IC(1.061 ns) + CELL(0.517 ns) = 195.988 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { myArkanoidVHDL:inst|Add193~2 myArkanoidVHDL:inst|Add195~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.068 ns myArkanoidVHDL:inst\|Add195~3 453 COMB LAB_X11_Y2 2 " "Info: 453: + IC(0.000 ns) + CELL(0.080 ns) = 196.068 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~1 myArkanoidVHDL:inst|Add195~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.148 ns myArkanoidVHDL:inst\|Add195~5 454 COMB LAB_X11_Y2 2 " "Info: 454: + IC(0.000 ns) + CELL(0.080 ns) = 196.148 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~3 myArkanoidVHDL:inst|Add195~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.228 ns myArkanoidVHDL:inst\|Add195~7 455 COMB LAB_X11_Y2 2 " "Info: 455: + IC(0.000 ns) + CELL(0.080 ns) = 196.228 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~5 myArkanoidVHDL:inst|Add195~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.308 ns myArkanoidVHDL:inst\|Add195~9 456 COMB LAB_X11_Y2 2 " "Info: 456: + IC(0.000 ns) + CELL(0.080 ns) = 196.308 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~7 myArkanoidVHDL:inst|Add195~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.388 ns myArkanoidVHDL:inst\|Add195~11 457 COMB LAB_X11_Y2 2 " "Info: 457: + IC(0.000 ns) + CELL(0.080 ns) = 196.388 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~9 myArkanoidVHDL:inst|Add195~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.468 ns myArkanoidVHDL:inst\|Add195~13 458 COMB LAB_X11_Y2 2 " "Info: 458: + IC(0.000 ns) + CELL(0.080 ns) = 196.468 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~11 myArkanoidVHDL:inst|Add195~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.548 ns myArkanoidVHDL:inst\|Add195~15 459 COMB LAB_X11_Y2 2 " "Info: 459: + IC(0.000 ns) + CELL(0.080 ns) = 196.548 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~13 myArkanoidVHDL:inst|Add195~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.628 ns myArkanoidVHDL:inst\|Add195~17 460 COMB LAB_X11_Y2 2 " "Info: 460: + IC(0.000 ns) + CELL(0.080 ns) = 196.628 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~15 myArkanoidVHDL:inst|Add195~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.708 ns myArkanoidVHDL:inst\|Add195~19 461 COMB LAB_X11_Y2 2 " "Info: 461: + IC(0.000 ns) + CELL(0.080 ns) = 196.708 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~17 myArkanoidVHDL:inst|Add195~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.788 ns myArkanoidVHDL:inst\|Add195~21 462 COMB LAB_X11_Y2 2 " "Info: 462: + IC(0.000 ns) + CELL(0.080 ns) = 196.788 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~19 myArkanoidVHDL:inst|Add195~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.868 ns myArkanoidVHDL:inst\|Add195~23 463 COMB LAB_X11_Y2 2 " "Info: 463: + IC(0.000 ns) + CELL(0.080 ns) = 196.868 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~21 myArkanoidVHDL:inst|Add195~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.948 ns myArkanoidVHDL:inst\|Add195~25 464 COMB LAB_X11_Y2 2 " "Info: 464: + IC(0.000 ns) + CELL(0.080 ns) = 196.948 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~23 myArkanoidVHDL:inst|Add195~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.028 ns myArkanoidVHDL:inst\|Add195~27 465 COMB LAB_X11_Y2 2 " "Info: 465: + IC(0.000 ns) + CELL(0.080 ns) = 197.028 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~25 myArkanoidVHDL:inst|Add195~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.108 ns myArkanoidVHDL:inst\|Add195~29 466 COMB LAB_X11_Y2 2 " "Info: 466: + IC(0.000 ns) + CELL(0.080 ns) = 197.108 ns; Loc. = LAB_X11_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~27 myArkanoidVHDL:inst|Add195~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 197.286 ns myArkanoidVHDL:inst\|Add195~31 467 COMB LAB_X11_Y1 2 " "Info: 467: + IC(0.098 ns) + CELL(0.080 ns) = 197.286 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add195~29 myArkanoidVHDL:inst|Add195~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.366 ns myArkanoidVHDL:inst\|Add195~33 468 COMB LAB_X11_Y1 2 " "Info: 468: + IC(0.000 ns) + CELL(0.080 ns) = 197.366 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~31 myArkanoidVHDL:inst|Add195~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.446 ns myArkanoidVHDL:inst\|Add195~35 469 COMB LAB_X11_Y1 2 " "Info: 469: + IC(0.000 ns) + CELL(0.080 ns) = 197.446 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~33 myArkanoidVHDL:inst|Add195~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.526 ns myArkanoidVHDL:inst\|Add195~37 470 COMB LAB_X11_Y1 2 " "Info: 470: + IC(0.000 ns) + CELL(0.080 ns) = 197.526 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~35 myArkanoidVHDL:inst|Add195~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.606 ns myArkanoidVHDL:inst\|Add195~39 471 COMB LAB_X11_Y1 2 " "Info: 471: + IC(0.000 ns) + CELL(0.080 ns) = 197.606 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~37 myArkanoidVHDL:inst|Add195~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.686 ns myArkanoidVHDL:inst\|Add195~41 472 COMB LAB_X11_Y1 2 " "Info: 472: + IC(0.000 ns) + CELL(0.080 ns) = 197.686 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~39 myArkanoidVHDL:inst|Add195~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.766 ns myArkanoidVHDL:inst\|Add195~43 473 COMB LAB_X11_Y1 2 " "Info: 473: + IC(0.000 ns) + CELL(0.080 ns) = 197.766 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~41 myArkanoidVHDL:inst|Add195~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.846 ns myArkanoidVHDL:inst\|Add195~45 474 COMB LAB_X11_Y1 2 " "Info: 474: + IC(0.000 ns) + CELL(0.080 ns) = 197.846 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~43 myArkanoidVHDL:inst|Add195~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.926 ns myArkanoidVHDL:inst\|Add195~47 475 COMB LAB_X11_Y1 2 " "Info: 475: + IC(0.000 ns) + CELL(0.080 ns) = 197.926 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~45 myArkanoidVHDL:inst|Add195~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.006 ns myArkanoidVHDL:inst\|Add195~49 476 COMB LAB_X11_Y1 2 " "Info: 476: + IC(0.000 ns) + CELL(0.080 ns) = 198.006 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~47 myArkanoidVHDL:inst|Add195~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.086 ns myArkanoidVHDL:inst\|Add195~51 477 COMB LAB_X11_Y1 2 " "Info: 477: + IC(0.000 ns) + CELL(0.080 ns) = 198.086 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~49 myArkanoidVHDL:inst|Add195~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.166 ns myArkanoidVHDL:inst\|Add195~53 478 COMB LAB_X11_Y1 2 " "Info: 478: + IC(0.000 ns) + CELL(0.080 ns) = 198.166 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~51 myArkanoidVHDL:inst|Add195~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.246 ns myArkanoidVHDL:inst\|Add195~55 479 COMB LAB_X11_Y1 2 " "Info: 479: + IC(0.000 ns) + CELL(0.080 ns) = 198.246 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~53 myArkanoidVHDL:inst|Add195~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.326 ns myArkanoidVHDL:inst\|Add195~57 480 COMB LAB_X11_Y1 2 " "Info: 480: + IC(0.000 ns) + CELL(0.080 ns) = 198.326 ns; Loc. = LAB_X11_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~55 myArkanoidVHDL:inst|Add195~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.406 ns myArkanoidVHDL:inst\|Add195~59 481 COMB LAB_X11_Y1 1 " "Info: 481: + IC(0.000 ns) + CELL(0.080 ns) = 198.406 ns; Loc. = LAB_X11_Y1; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add195~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~57 myArkanoidVHDL:inst|Add195~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 198.864 ns myArkanoidVHDL:inst\|Add195~60 482 COMB LAB_X11_Y1 1 " "Info: 482: + IC(0.000 ns) + CELL(0.458 ns) = 198.864 ns; Loc. = LAB_X11_Y1; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add195~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add195~59 myArkanoidVHDL:inst|Add195~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 199.774 ns myArkanoidVHDL:inst\|Equal66~4 483 COMB LAB_X12_Y1 2 " "Info: 483: + IC(0.732 ns) + CELL(0.178 ns) = 199.774 ns; Loc. = LAB_X12_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal66~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { myArkanoidVHDL:inst|Add195~60 myArkanoidVHDL:inst|Equal66~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 200.449 ns myArkanoidVHDL:inst\|Equal66~5 484 COMB LAB_X12_Y1 1 " "Info: 484: + IC(0.154 ns) + CELL(0.521 ns) = 200.449 ns; Loc. = LAB_X12_Y1; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal66~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal66~4 myArkanoidVHDL:inst|Equal66~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 201.094 ns myArkanoidVHDL:inst\|process_0~5472 485 COMB LAB_X12_Y1 3 " "Info: 485: + IC(0.154 ns) + CELL(0.491 ns) = 201.094 ns; Loc. = LAB_X12_Y1; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5472'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|Equal66~5 myArkanoidVHDL:inst|process_0~5472 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 202.672 ns myArkanoidVHDL:inst\|Add196~1 486 COMB LAB_X12_Y3 2 " "Info: 486: + IC(1.061 ns) + CELL(0.517 ns) = 202.672 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { myArkanoidVHDL:inst|process_0~5472 myArkanoidVHDL:inst|Add196~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 203.130 ns myArkanoidVHDL:inst\|Add196~2 487 COMB LAB_X12_Y3 4 " "Info: 487: + IC(0.000 ns) + CELL(0.458 ns) = 203.130 ns; Loc. = LAB_X12_Y3; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add196~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add196~1 myArkanoidVHDL:inst|Add196~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 204.356 ns myArkanoidVHDL:inst\|Add198~1 488 COMB LAB_X13_Y3 2 " "Info: 488: + IC(0.709 ns) + CELL(0.517 ns) = 204.356 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add196~2 myArkanoidVHDL:inst|Add198~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.436 ns myArkanoidVHDL:inst\|Add198~3 489 COMB LAB_X13_Y3 2 " "Info: 489: + IC(0.000 ns) + CELL(0.080 ns) = 204.436 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~1 myArkanoidVHDL:inst|Add198~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.516 ns myArkanoidVHDL:inst\|Add198~5 490 COMB LAB_X13_Y3 2 " "Info: 490: + IC(0.000 ns) + CELL(0.080 ns) = 204.516 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~3 myArkanoidVHDL:inst|Add198~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.596 ns myArkanoidVHDL:inst\|Add198~7 491 COMB LAB_X13_Y3 2 " "Info: 491: + IC(0.000 ns) + CELL(0.080 ns) = 204.596 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~5 myArkanoidVHDL:inst|Add198~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.676 ns myArkanoidVHDL:inst\|Add198~9 492 COMB LAB_X13_Y3 2 " "Info: 492: + IC(0.000 ns) + CELL(0.080 ns) = 204.676 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~7 myArkanoidVHDL:inst|Add198~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.756 ns myArkanoidVHDL:inst\|Add198~11 493 COMB LAB_X13_Y3 2 " "Info: 493: + IC(0.000 ns) + CELL(0.080 ns) = 204.756 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~9 myArkanoidVHDL:inst|Add198~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.836 ns myArkanoidVHDL:inst\|Add198~13 494 COMB LAB_X13_Y3 2 " "Info: 494: + IC(0.000 ns) + CELL(0.080 ns) = 204.836 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~11 myArkanoidVHDL:inst|Add198~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.916 ns myArkanoidVHDL:inst\|Add198~15 495 COMB LAB_X13_Y3 2 " "Info: 495: + IC(0.000 ns) + CELL(0.080 ns) = 204.916 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~13 myArkanoidVHDL:inst|Add198~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.996 ns myArkanoidVHDL:inst\|Add198~17 496 COMB LAB_X13_Y3 2 " "Info: 496: + IC(0.000 ns) + CELL(0.080 ns) = 204.996 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~15 myArkanoidVHDL:inst|Add198~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.076 ns myArkanoidVHDL:inst\|Add198~19 497 COMB LAB_X13_Y3 2 " "Info: 497: + IC(0.000 ns) + CELL(0.080 ns) = 205.076 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~17 myArkanoidVHDL:inst|Add198~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.156 ns myArkanoidVHDL:inst\|Add198~21 498 COMB LAB_X13_Y3 2 " "Info: 498: + IC(0.000 ns) + CELL(0.080 ns) = 205.156 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~19 myArkanoidVHDL:inst|Add198~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.236 ns myArkanoidVHDL:inst\|Add198~23 499 COMB LAB_X13_Y3 2 " "Info: 499: + IC(0.000 ns) + CELL(0.080 ns) = 205.236 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~21 myArkanoidVHDL:inst|Add198~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.316 ns myArkanoidVHDL:inst\|Add198~25 500 COMB LAB_X13_Y3 2 " "Info: 500: + IC(0.000 ns) + CELL(0.080 ns) = 205.316 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~23 myArkanoidVHDL:inst|Add198~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.396 ns myArkanoidVHDL:inst\|Add198~27 501 COMB LAB_X13_Y3 2 " "Info: 501: + IC(0.000 ns) + CELL(0.080 ns) = 205.396 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~25 myArkanoidVHDL:inst|Add198~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.476 ns myArkanoidVHDL:inst\|Add198~29 502 COMB LAB_X13_Y3 2 " "Info: 502: + IC(0.000 ns) + CELL(0.080 ns) = 205.476 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~27 myArkanoidVHDL:inst|Add198~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 205.654 ns myArkanoidVHDL:inst\|Add198~31 503 COMB LAB_X13_Y2 2 " "Info: 503: + IC(0.098 ns) + CELL(0.080 ns) = 205.654 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add198~29 myArkanoidVHDL:inst|Add198~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.734 ns myArkanoidVHDL:inst\|Add198~33 504 COMB LAB_X13_Y2 2 " "Info: 504: + IC(0.000 ns) + CELL(0.080 ns) = 205.734 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~31 myArkanoidVHDL:inst|Add198~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.814 ns myArkanoidVHDL:inst\|Add198~35 505 COMB LAB_X13_Y2 2 " "Info: 505: + IC(0.000 ns) + CELL(0.080 ns) = 205.814 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~33 myArkanoidVHDL:inst|Add198~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.894 ns myArkanoidVHDL:inst\|Add198~37 506 COMB LAB_X13_Y2 2 " "Info: 506: + IC(0.000 ns) + CELL(0.080 ns) = 205.894 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~35 myArkanoidVHDL:inst|Add198~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.974 ns myArkanoidVHDL:inst\|Add198~39 507 COMB LAB_X13_Y2 2 " "Info: 507: + IC(0.000 ns) + CELL(0.080 ns) = 205.974 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~37 myArkanoidVHDL:inst|Add198~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.054 ns myArkanoidVHDL:inst\|Add198~41 508 COMB LAB_X13_Y2 2 " "Info: 508: + IC(0.000 ns) + CELL(0.080 ns) = 206.054 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~39 myArkanoidVHDL:inst|Add198~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.134 ns myArkanoidVHDL:inst\|Add198~43 509 COMB LAB_X13_Y2 2 " "Info: 509: + IC(0.000 ns) + CELL(0.080 ns) = 206.134 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~41 myArkanoidVHDL:inst|Add198~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.214 ns myArkanoidVHDL:inst\|Add198~45 510 COMB LAB_X13_Y2 2 " "Info: 510: + IC(0.000 ns) + CELL(0.080 ns) = 206.214 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~43 myArkanoidVHDL:inst|Add198~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.294 ns myArkanoidVHDL:inst\|Add198~47 511 COMB LAB_X13_Y2 2 " "Info: 511: + IC(0.000 ns) + CELL(0.080 ns) = 206.294 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~45 myArkanoidVHDL:inst|Add198~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.374 ns myArkanoidVHDL:inst\|Add198~49 512 COMB LAB_X13_Y2 2 " "Info: 512: + IC(0.000 ns) + CELL(0.080 ns) = 206.374 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~47 myArkanoidVHDL:inst|Add198~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.454 ns myArkanoidVHDL:inst\|Add198~51 513 COMB LAB_X13_Y2 2 " "Info: 513: + IC(0.000 ns) + CELL(0.080 ns) = 206.454 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~49 myArkanoidVHDL:inst|Add198~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.534 ns myArkanoidVHDL:inst\|Add198~53 514 COMB LAB_X13_Y2 2 " "Info: 514: + IC(0.000 ns) + CELL(0.080 ns) = 206.534 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~51 myArkanoidVHDL:inst|Add198~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.614 ns myArkanoidVHDL:inst\|Add198~55 515 COMB LAB_X13_Y2 2 " "Info: 515: + IC(0.000 ns) + CELL(0.080 ns) = 206.614 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~53 myArkanoidVHDL:inst|Add198~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.694 ns myArkanoidVHDL:inst\|Add198~57 516 COMB LAB_X13_Y2 2 " "Info: 516: + IC(0.000 ns) + CELL(0.080 ns) = 206.694 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~55 myArkanoidVHDL:inst|Add198~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.774 ns myArkanoidVHDL:inst\|Add198~59 517 COMB LAB_X13_Y2 1 " "Info: 517: + IC(0.000 ns) + CELL(0.080 ns) = 206.774 ns; Loc. = LAB_X13_Y2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add198~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~57 myArkanoidVHDL:inst|Add198~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 207.232 ns myArkanoidVHDL:inst\|Add198~60 518 COMB LAB_X13_Y2 1 " "Info: 518: + IC(0.000 ns) + CELL(0.458 ns) = 207.232 ns; Loc. = LAB_X13_Y2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add198~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add198~59 myArkanoidVHDL:inst|Add198~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 208.483 ns myArkanoidVHDL:inst\|Equal67~5 519 COMB LAB_X14_Y3 2 " "Info: 519: + IC(1.073 ns) + CELL(0.178 ns) = 208.483 ns; Loc. = LAB_X14_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal67~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { myArkanoidVHDL:inst|Add198~60 myArkanoidVHDL:inst|Equal67~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 209.158 ns myArkanoidVHDL:inst\|Equal67~15 520 COMB LAB_X14_Y3 1 " "Info: 520: + IC(0.154 ns) + CELL(0.521 ns) = 209.158 ns; Loc. = LAB_X14_Y3; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal67~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal67~5 myArkanoidVHDL:inst|Equal67~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 209.803 ns myArkanoidVHDL:inst\|process_0~5484 521 COMB LAB_X14_Y3 3 " "Info: 521: + IC(0.154 ns) + CELL(0.491 ns) = 209.803 ns; Loc. = LAB_X14_Y3; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5484'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|Equal67~15 myArkanoidVHDL:inst|process_0~5484 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.517 ns) 212.257 ns myArkanoidVHDL:inst\|Add199~1 522 COMB LAB_X31_Y4 2 " "Info: 522: + IC(1.937 ns) + CELL(0.517 ns) = 212.257 ns; Loc. = LAB_X31_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { myArkanoidVHDL:inst|process_0~5484 myArkanoidVHDL:inst|Add199~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 212.715 ns myArkanoidVHDL:inst\|Add199~2 523 COMB LAB_X31_Y4 4 " "Info: 523: + IC(0.000 ns) + CELL(0.458 ns) = 212.715 ns; Loc. = LAB_X31_Y4; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add199~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add199~1 myArkanoidVHDL:inst|Add199~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 213.941 ns myArkanoidVHDL:inst\|Add201~1 524 COMB LAB_X30_Y4 2 " "Info: 524: + IC(0.709 ns) + CELL(0.517 ns) = 213.941 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add199~2 myArkanoidVHDL:inst|Add201~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.021 ns myArkanoidVHDL:inst\|Add201~3 525 COMB LAB_X30_Y4 2 " "Info: 525: + IC(0.000 ns) + CELL(0.080 ns) = 214.021 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~1 myArkanoidVHDL:inst|Add201~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.101 ns myArkanoidVHDL:inst\|Add201~5 526 COMB LAB_X30_Y4 2 " "Info: 526: + IC(0.000 ns) + CELL(0.080 ns) = 214.101 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~3 myArkanoidVHDL:inst|Add201~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.181 ns myArkanoidVHDL:inst\|Add201~7 527 COMB LAB_X30_Y4 2 " "Info: 527: + IC(0.000 ns) + CELL(0.080 ns) = 214.181 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~5 myArkanoidVHDL:inst|Add201~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.261 ns myArkanoidVHDL:inst\|Add201~9 528 COMB LAB_X30_Y4 2 " "Info: 528: + IC(0.000 ns) + CELL(0.080 ns) = 214.261 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~7 myArkanoidVHDL:inst|Add201~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.341 ns myArkanoidVHDL:inst\|Add201~11 529 COMB LAB_X30_Y4 2 " "Info: 529: + IC(0.000 ns) + CELL(0.080 ns) = 214.341 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~9 myArkanoidVHDL:inst|Add201~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.421 ns myArkanoidVHDL:inst\|Add201~13 530 COMB LAB_X30_Y4 2 " "Info: 530: + IC(0.000 ns) + CELL(0.080 ns) = 214.421 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~11 myArkanoidVHDL:inst|Add201~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.501 ns myArkanoidVHDL:inst\|Add201~15 531 COMB LAB_X30_Y4 2 " "Info: 531: + IC(0.000 ns) + CELL(0.080 ns) = 214.501 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~13 myArkanoidVHDL:inst|Add201~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.581 ns myArkanoidVHDL:inst\|Add201~17 532 COMB LAB_X30_Y4 2 " "Info: 532: + IC(0.000 ns) + CELL(0.080 ns) = 214.581 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~15 myArkanoidVHDL:inst|Add201~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.661 ns myArkanoidVHDL:inst\|Add201~19 533 COMB LAB_X30_Y4 2 " "Info: 533: + IC(0.000 ns) + CELL(0.080 ns) = 214.661 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~17 myArkanoidVHDL:inst|Add201~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.741 ns myArkanoidVHDL:inst\|Add201~21 534 COMB LAB_X30_Y4 2 " "Info: 534: + IC(0.000 ns) + CELL(0.080 ns) = 214.741 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~19 myArkanoidVHDL:inst|Add201~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.821 ns myArkanoidVHDL:inst\|Add201~23 535 COMB LAB_X30_Y4 2 " "Info: 535: + IC(0.000 ns) + CELL(0.080 ns) = 214.821 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~21 myArkanoidVHDL:inst|Add201~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.901 ns myArkanoidVHDL:inst\|Add201~25 536 COMB LAB_X30_Y4 2 " "Info: 536: + IC(0.000 ns) + CELL(0.080 ns) = 214.901 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~23 myArkanoidVHDL:inst|Add201~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.981 ns myArkanoidVHDL:inst\|Add201~27 537 COMB LAB_X30_Y4 2 " "Info: 537: + IC(0.000 ns) + CELL(0.080 ns) = 214.981 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~25 myArkanoidVHDL:inst|Add201~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.061 ns myArkanoidVHDL:inst\|Add201~29 538 COMB LAB_X30_Y4 2 " "Info: 538: + IC(0.000 ns) + CELL(0.080 ns) = 215.061 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~27 myArkanoidVHDL:inst|Add201~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 215.239 ns myArkanoidVHDL:inst\|Add201~31 539 COMB LAB_X30_Y3 2 " "Info: 539: + IC(0.098 ns) + CELL(0.080 ns) = 215.239 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add201~29 myArkanoidVHDL:inst|Add201~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.319 ns myArkanoidVHDL:inst\|Add201~33 540 COMB LAB_X30_Y3 2 " "Info: 540: + IC(0.000 ns) + CELL(0.080 ns) = 215.319 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~31 myArkanoidVHDL:inst|Add201~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.399 ns myArkanoidVHDL:inst\|Add201~35 541 COMB LAB_X30_Y3 2 " "Info: 541: + IC(0.000 ns) + CELL(0.080 ns) = 215.399 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~33 myArkanoidVHDL:inst|Add201~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.479 ns myArkanoidVHDL:inst\|Add201~37 542 COMB LAB_X30_Y3 2 " "Info: 542: + IC(0.000 ns) + CELL(0.080 ns) = 215.479 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~35 myArkanoidVHDL:inst|Add201~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.559 ns myArkanoidVHDL:inst\|Add201~39 543 COMB LAB_X30_Y3 2 " "Info: 543: + IC(0.000 ns) + CELL(0.080 ns) = 215.559 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~37 myArkanoidVHDL:inst|Add201~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.639 ns myArkanoidVHDL:inst\|Add201~41 544 COMB LAB_X30_Y3 2 " "Info: 544: + IC(0.000 ns) + CELL(0.080 ns) = 215.639 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~39 myArkanoidVHDL:inst|Add201~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.719 ns myArkanoidVHDL:inst\|Add201~43 545 COMB LAB_X30_Y3 2 " "Info: 545: + IC(0.000 ns) + CELL(0.080 ns) = 215.719 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~41 myArkanoidVHDL:inst|Add201~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.799 ns myArkanoidVHDL:inst\|Add201~45 546 COMB LAB_X30_Y3 2 " "Info: 546: + IC(0.000 ns) + CELL(0.080 ns) = 215.799 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~43 myArkanoidVHDL:inst|Add201~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.879 ns myArkanoidVHDL:inst\|Add201~47 547 COMB LAB_X30_Y3 2 " "Info: 547: + IC(0.000 ns) + CELL(0.080 ns) = 215.879 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~45 myArkanoidVHDL:inst|Add201~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.959 ns myArkanoidVHDL:inst\|Add201~49 548 COMB LAB_X30_Y3 2 " "Info: 548: + IC(0.000 ns) + CELL(0.080 ns) = 215.959 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~47 myArkanoidVHDL:inst|Add201~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 216.039 ns myArkanoidVHDL:inst\|Add201~51 549 COMB LAB_X30_Y3 2 " "Info: 549: + IC(0.000 ns) + CELL(0.080 ns) = 216.039 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~49 myArkanoidVHDL:inst|Add201~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 216.119 ns myArkanoidVHDL:inst\|Add201~53 550 COMB LAB_X30_Y3 2 " "Info: 550: + IC(0.000 ns) + CELL(0.080 ns) = 216.119 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~51 myArkanoidVHDL:inst|Add201~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 216.199 ns myArkanoidVHDL:inst\|Add201~55 551 COMB LAB_X30_Y3 2 " "Info: 551: + IC(0.000 ns) + CELL(0.080 ns) = 216.199 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~53 myArkanoidVHDL:inst|Add201~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 216.279 ns myArkanoidVHDL:inst\|Add201~57 552 COMB LAB_X30_Y3 2 " "Info: 552: + IC(0.000 ns) + CELL(0.080 ns) = 216.279 ns; Loc. = LAB_X30_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~55 myArkanoidVHDL:inst|Add201~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 216.359 ns myArkanoidVHDL:inst\|Add201~59 553 COMB LAB_X30_Y3 1 " "Info: 553: + IC(0.000 ns) + CELL(0.080 ns) = 216.359 ns; Loc. = LAB_X30_Y3; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add201~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~57 myArkanoidVHDL:inst|Add201~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 216.817 ns myArkanoidVHDL:inst\|Add201~60 554 COMB LAB_X30_Y3 1 " "Info: 554: + IC(0.000 ns) + CELL(0.458 ns) = 216.817 ns; Loc. = LAB_X30_Y3; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add201~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add201~59 myArkanoidVHDL:inst|Add201~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 218.068 ns myArkanoidVHDL:inst\|Equal68~2 555 COMB LAB_X29_Y4 2 " "Info: 555: + IC(1.073 ns) + CELL(0.178 ns) = 218.068 ns; Loc. = LAB_X29_Y4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal68~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { myArkanoidVHDL:inst|Add201~60 myArkanoidVHDL:inst|Equal68~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 218.743 ns myArkanoidVHDL:inst\|Equal68~13 556 COMB LAB_X29_Y4 1 " "Info: 556: + IC(0.131 ns) + CELL(0.544 ns) = 218.743 ns; Loc. = LAB_X29_Y4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal68~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal68~2 myArkanoidVHDL:inst|Equal68~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 219.388 ns myArkanoidVHDL:inst\|process_0~1367 557 COMB LAB_X29_Y4 6 " "Info: 557: + IC(0.154 ns) + CELL(0.491 ns) = 219.388 ns; Loc. = LAB_X29_Y4; Fanout = 6; COMB Node = 'myArkanoidVHDL:inst\|process_0~1367'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|Equal68~13 myArkanoidVHDL:inst|process_0~1367 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 220.966 ns myArkanoidVHDL:inst\|Add202~1 558 COMB LAB_X30_Y2 2 " "Info: 558: + IC(1.061 ns) + CELL(0.517 ns) = 220.966 ns; Loc. = LAB_X30_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { myArkanoidVHDL:inst|process_0~1367 myArkanoidVHDL:inst|Add202~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 221.424 ns myArkanoidVHDL:inst\|Add202~2 559 COMB LAB_X30_Y2 4 " "Info: 559: + IC(0.000 ns) + CELL(0.458 ns) = 221.424 ns; Loc. = LAB_X30_Y2; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add202~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add202~1 myArkanoidVHDL:inst|Add202~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 222.650 ns myArkanoidVHDL:inst\|Add204~1 560 COMB LAB_X29_Y2 2 " "Info: 560: + IC(0.709 ns) + CELL(0.517 ns) = 222.650 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add202~2 myArkanoidVHDL:inst|Add204~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.730 ns myArkanoidVHDL:inst\|Add204~3 561 COMB LAB_X29_Y2 2 " "Info: 561: + IC(0.000 ns) + CELL(0.080 ns) = 222.730 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~1 myArkanoidVHDL:inst|Add204~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.810 ns myArkanoidVHDL:inst\|Add204~5 562 COMB LAB_X29_Y2 2 " "Info: 562: + IC(0.000 ns) + CELL(0.080 ns) = 222.810 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~3 myArkanoidVHDL:inst|Add204~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.890 ns myArkanoidVHDL:inst\|Add204~7 563 COMB LAB_X29_Y2 2 " "Info: 563: + IC(0.000 ns) + CELL(0.080 ns) = 222.890 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~5 myArkanoidVHDL:inst|Add204~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.970 ns myArkanoidVHDL:inst\|Add204~9 564 COMB LAB_X29_Y2 2 " "Info: 564: + IC(0.000 ns) + CELL(0.080 ns) = 222.970 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~7 myArkanoidVHDL:inst|Add204~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.050 ns myArkanoidVHDL:inst\|Add204~11 565 COMB LAB_X29_Y2 2 " "Info: 565: + IC(0.000 ns) + CELL(0.080 ns) = 223.050 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~9 myArkanoidVHDL:inst|Add204~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.130 ns myArkanoidVHDL:inst\|Add204~13 566 COMB LAB_X29_Y2 2 " "Info: 566: + IC(0.000 ns) + CELL(0.080 ns) = 223.130 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~11 myArkanoidVHDL:inst|Add204~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.210 ns myArkanoidVHDL:inst\|Add204~15 567 COMB LAB_X29_Y2 2 " "Info: 567: + IC(0.000 ns) + CELL(0.080 ns) = 223.210 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~13 myArkanoidVHDL:inst|Add204~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.290 ns myArkanoidVHDL:inst\|Add204~17 568 COMB LAB_X29_Y2 2 " "Info: 568: + IC(0.000 ns) + CELL(0.080 ns) = 223.290 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~15 myArkanoidVHDL:inst|Add204~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.370 ns myArkanoidVHDL:inst\|Add204~19 569 COMB LAB_X29_Y2 2 " "Info: 569: + IC(0.000 ns) + CELL(0.080 ns) = 223.370 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~17 myArkanoidVHDL:inst|Add204~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.450 ns myArkanoidVHDL:inst\|Add204~21 570 COMB LAB_X29_Y2 2 " "Info: 570: + IC(0.000 ns) + CELL(0.080 ns) = 223.450 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~19 myArkanoidVHDL:inst|Add204~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.530 ns myArkanoidVHDL:inst\|Add204~23 571 COMB LAB_X29_Y2 2 " "Info: 571: + IC(0.000 ns) + CELL(0.080 ns) = 223.530 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~21 myArkanoidVHDL:inst|Add204~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.610 ns myArkanoidVHDL:inst\|Add204~25 572 COMB LAB_X29_Y2 2 " "Info: 572: + IC(0.000 ns) + CELL(0.080 ns) = 223.610 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~23 myArkanoidVHDL:inst|Add204~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.690 ns myArkanoidVHDL:inst\|Add204~27 573 COMB LAB_X29_Y2 2 " "Info: 573: + IC(0.000 ns) + CELL(0.080 ns) = 223.690 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~25 myArkanoidVHDL:inst|Add204~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.770 ns myArkanoidVHDL:inst\|Add204~29 574 COMB LAB_X29_Y2 2 " "Info: 574: + IC(0.000 ns) + CELL(0.080 ns) = 223.770 ns; Loc. = LAB_X29_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~27 myArkanoidVHDL:inst|Add204~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 223.948 ns myArkanoidVHDL:inst\|Add204~31 575 COMB LAB_X29_Y1 2 " "Info: 575: + IC(0.098 ns) + CELL(0.080 ns) = 223.948 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add204~29 myArkanoidVHDL:inst|Add204~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.028 ns myArkanoidVHDL:inst\|Add204~33 576 COMB LAB_X29_Y1 2 " "Info: 576: + IC(0.000 ns) + CELL(0.080 ns) = 224.028 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~31 myArkanoidVHDL:inst|Add204~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.108 ns myArkanoidVHDL:inst\|Add204~35 577 COMB LAB_X29_Y1 2 " "Info: 577: + IC(0.000 ns) + CELL(0.080 ns) = 224.108 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~33 myArkanoidVHDL:inst|Add204~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.188 ns myArkanoidVHDL:inst\|Add204~37 578 COMB LAB_X29_Y1 2 " "Info: 578: + IC(0.000 ns) + CELL(0.080 ns) = 224.188 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~35 myArkanoidVHDL:inst|Add204~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.268 ns myArkanoidVHDL:inst\|Add204~39 579 COMB LAB_X29_Y1 2 " "Info: 579: + IC(0.000 ns) + CELL(0.080 ns) = 224.268 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~37 myArkanoidVHDL:inst|Add204~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.348 ns myArkanoidVHDL:inst\|Add204~41 580 COMB LAB_X29_Y1 2 " "Info: 580: + IC(0.000 ns) + CELL(0.080 ns) = 224.348 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~39 myArkanoidVHDL:inst|Add204~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.428 ns myArkanoidVHDL:inst\|Add204~43 581 COMB LAB_X29_Y1 2 " "Info: 581: + IC(0.000 ns) + CELL(0.080 ns) = 224.428 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~41 myArkanoidVHDL:inst|Add204~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.508 ns myArkanoidVHDL:inst\|Add204~45 582 COMB LAB_X29_Y1 2 " "Info: 582: + IC(0.000 ns) + CELL(0.080 ns) = 224.508 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~43 myArkanoidVHDL:inst|Add204~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.588 ns myArkanoidVHDL:inst\|Add204~47 583 COMB LAB_X29_Y1 2 " "Info: 583: + IC(0.000 ns) + CELL(0.080 ns) = 224.588 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~45 myArkanoidVHDL:inst|Add204~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.668 ns myArkanoidVHDL:inst\|Add204~49 584 COMB LAB_X29_Y1 2 " "Info: 584: + IC(0.000 ns) + CELL(0.080 ns) = 224.668 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~47 myArkanoidVHDL:inst|Add204~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.748 ns myArkanoidVHDL:inst\|Add204~51 585 COMB LAB_X29_Y1 2 " "Info: 585: + IC(0.000 ns) + CELL(0.080 ns) = 224.748 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~49 myArkanoidVHDL:inst|Add204~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.828 ns myArkanoidVHDL:inst\|Add204~53 586 COMB LAB_X29_Y1 2 " "Info: 586: + IC(0.000 ns) + CELL(0.080 ns) = 224.828 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~51 myArkanoidVHDL:inst|Add204~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.908 ns myArkanoidVHDL:inst\|Add204~55 587 COMB LAB_X29_Y1 2 " "Info: 587: + IC(0.000 ns) + CELL(0.080 ns) = 224.908 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~53 myArkanoidVHDL:inst|Add204~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.988 ns myArkanoidVHDL:inst\|Add204~57 588 COMB LAB_X29_Y1 2 " "Info: 588: + IC(0.000 ns) + CELL(0.080 ns) = 224.988 ns; Loc. = LAB_X29_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~55 myArkanoidVHDL:inst|Add204~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 225.068 ns myArkanoidVHDL:inst\|Add204~59 589 COMB LAB_X29_Y1 1 " "Info: 589: + IC(0.000 ns) + CELL(0.080 ns) = 225.068 ns; Loc. = LAB_X29_Y1; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add204~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~57 myArkanoidVHDL:inst|Add204~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 225.526 ns myArkanoidVHDL:inst\|Add204~60 590 COMB LAB_X29_Y1 1 " "Info: 590: + IC(0.000 ns) + CELL(0.458 ns) = 225.526 ns; Loc. = LAB_X29_Y1; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add204~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add204~59 myArkanoidVHDL:inst|Add204~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.178 ns) 226.787 ns myArkanoidVHDL:inst\|Equal69~2 591 COMB LAB_X29_Y3 2 " "Info: 591: + IC(1.083 ns) + CELL(0.178 ns) = 226.787 ns; Loc. = LAB_X29_Y3; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal69~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { myArkanoidVHDL:inst|Add204~60 myArkanoidVHDL:inst|Equal69~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 227.462 ns myArkanoidVHDL:inst\|Equal69~13 592 COMB LAB_X29_Y3 1 " "Info: 592: + IC(0.131 ns) + CELL(0.544 ns) = 227.462 ns; Loc. = LAB_X29_Y3; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal69~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal69~2 myArkanoidVHDL:inst|Equal69~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 228.107 ns myArkanoidVHDL:inst\|process_0~1369 593 COMB LAB_X29_Y3 5 " "Info: 593: + IC(0.154 ns) + CELL(0.491 ns) = 228.107 ns; Loc. = LAB_X29_Y3; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~1369'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|Equal69~13 myArkanoidVHDL:inst|process_0~1369 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.517 ns) 229.982 ns myArkanoidVHDL:inst\|Add205~1 594 COMB LAB_X31_Y2 2 " "Info: 594: + IC(1.358 ns) + CELL(0.517 ns) = 229.982 ns; Loc. = LAB_X31_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { myArkanoidVHDL:inst|process_0~1369 myArkanoidVHDL:inst|Add205~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 230.440 ns myArkanoidVHDL:inst\|Add205~2 595 COMB LAB_X31_Y2 4 " "Info: 595: + IC(0.000 ns) + CELL(0.458 ns) = 230.440 ns; Loc. = LAB_X31_Y2; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add205~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add205~1 myArkanoidVHDL:inst|Add205~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 231.666 ns myArkanoidVHDL:inst\|Add207~1 596 COMB LAB_X32_Y2 2 " "Info: 596: + IC(0.709 ns) + CELL(0.517 ns) = 231.666 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add205~2 myArkanoidVHDL:inst|Add207~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.746 ns myArkanoidVHDL:inst\|Add207~3 597 COMB LAB_X32_Y2 2 " "Info: 597: + IC(0.000 ns) + CELL(0.080 ns) = 231.746 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~1 myArkanoidVHDL:inst|Add207~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.826 ns myArkanoidVHDL:inst\|Add207~5 598 COMB LAB_X32_Y2 2 " "Info: 598: + IC(0.000 ns) + CELL(0.080 ns) = 231.826 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~3 myArkanoidVHDL:inst|Add207~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.906 ns myArkanoidVHDL:inst\|Add207~7 599 COMB LAB_X32_Y2 2 " "Info: 599: + IC(0.000 ns) + CELL(0.080 ns) = 231.906 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~5 myArkanoidVHDL:inst|Add207~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.986 ns myArkanoidVHDL:inst\|Add207~9 600 COMB LAB_X32_Y2 2 " "Info: 600: + IC(0.000 ns) + CELL(0.080 ns) = 231.986 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~7 myArkanoidVHDL:inst|Add207~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.066 ns myArkanoidVHDL:inst\|Add207~11 601 COMB LAB_X32_Y2 2 " "Info: 601: + IC(0.000 ns) + CELL(0.080 ns) = 232.066 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~9 myArkanoidVHDL:inst|Add207~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.146 ns myArkanoidVHDL:inst\|Add207~13 602 COMB LAB_X32_Y2 2 " "Info: 602: + IC(0.000 ns) + CELL(0.080 ns) = 232.146 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~11 myArkanoidVHDL:inst|Add207~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.226 ns myArkanoidVHDL:inst\|Add207~15 603 COMB LAB_X32_Y2 2 " "Info: 603: + IC(0.000 ns) + CELL(0.080 ns) = 232.226 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~13 myArkanoidVHDL:inst|Add207~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.306 ns myArkanoidVHDL:inst\|Add207~17 604 COMB LAB_X32_Y2 2 " "Info: 604: + IC(0.000 ns) + CELL(0.080 ns) = 232.306 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~15 myArkanoidVHDL:inst|Add207~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.386 ns myArkanoidVHDL:inst\|Add207~19 605 COMB LAB_X32_Y2 2 " "Info: 605: + IC(0.000 ns) + CELL(0.080 ns) = 232.386 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~17 myArkanoidVHDL:inst|Add207~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.466 ns myArkanoidVHDL:inst\|Add207~21 606 COMB LAB_X32_Y2 2 " "Info: 606: + IC(0.000 ns) + CELL(0.080 ns) = 232.466 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~19 myArkanoidVHDL:inst|Add207~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.546 ns myArkanoidVHDL:inst\|Add207~23 607 COMB LAB_X32_Y2 2 " "Info: 607: + IC(0.000 ns) + CELL(0.080 ns) = 232.546 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~21 myArkanoidVHDL:inst|Add207~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.626 ns myArkanoidVHDL:inst\|Add207~25 608 COMB LAB_X32_Y2 2 " "Info: 608: + IC(0.000 ns) + CELL(0.080 ns) = 232.626 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~23 myArkanoidVHDL:inst|Add207~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.706 ns myArkanoidVHDL:inst\|Add207~27 609 COMB LAB_X32_Y2 2 " "Info: 609: + IC(0.000 ns) + CELL(0.080 ns) = 232.706 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~25 myArkanoidVHDL:inst|Add207~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.786 ns myArkanoidVHDL:inst\|Add207~29 610 COMB LAB_X32_Y2 2 " "Info: 610: + IC(0.000 ns) + CELL(0.080 ns) = 232.786 ns; Loc. = LAB_X32_Y2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~27 myArkanoidVHDL:inst|Add207~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 232.964 ns myArkanoidVHDL:inst\|Add207~31 611 COMB LAB_X32_Y1 2 " "Info: 611: + IC(0.098 ns) + CELL(0.080 ns) = 232.964 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add207~29 myArkanoidVHDL:inst|Add207~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.044 ns myArkanoidVHDL:inst\|Add207~33 612 COMB LAB_X32_Y1 2 " "Info: 612: + IC(0.000 ns) + CELL(0.080 ns) = 233.044 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~31 myArkanoidVHDL:inst|Add207~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.124 ns myArkanoidVHDL:inst\|Add207~35 613 COMB LAB_X32_Y1 2 " "Info: 613: + IC(0.000 ns) + CELL(0.080 ns) = 233.124 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~33 myArkanoidVHDL:inst|Add207~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.204 ns myArkanoidVHDL:inst\|Add207~37 614 COMB LAB_X32_Y1 2 " "Info: 614: + IC(0.000 ns) + CELL(0.080 ns) = 233.204 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~35 myArkanoidVHDL:inst|Add207~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.284 ns myArkanoidVHDL:inst\|Add207~39 615 COMB LAB_X32_Y1 2 " "Info: 615: + IC(0.000 ns) + CELL(0.080 ns) = 233.284 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~37 myArkanoidVHDL:inst|Add207~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.364 ns myArkanoidVHDL:inst\|Add207~41 616 COMB LAB_X32_Y1 2 " "Info: 616: + IC(0.000 ns) + CELL(0.080 ns) = 233.364 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~39 myArkanoidVHDL:inst|Add207~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.444 ns myArkanoidVHDL:inst\|Add207~43 617 COMB LAB_X32_Y1 2 " "Info: 617: + IC(0.000 ns) + CELL(0.080 ns) = 233.444 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~41 myArkanoidVHDL:inst|Add207~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.524 ns myArkanoidVHDL:inst\|Add207~45 618 COMB LAB_X32_Y1 2 " "Info: 618: + IC(0.000 ns) + CELL(0.080 ns) = 233.524 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~43 myArkanoidVHDL:inst|Add207~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.604 ns myArkanoidVHDL:inst\|Add207~47 619 COMB LAB_X32_Y1 2 " "Info: 619: + IC(0.000 ns) + CELL(0.080 ns) = 233.604 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~45 myArkanoidVHDL:inst|Add207~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.684 ns myArkanoidVHDL:inst\|Add207~49 620 COMB LAB_X32_Y1 2 " "Info: 620: + IC(0.000 ns) + CELL(0.080 ns) = 233.684 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~47 myArkanoidVHDL:inst|Add207~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.764 ns myArkanoidVHDL:inst\|Add207~51 621 COMB LAB_X32_Y1 2 " "Info: 621: + IC(0.000 ns) + CELL(0.080 ns) = 233.764 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~49 myArkanoidVHDL:inst|Add207~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.844 ns myArkanoidVHDL:inst\|Add207~53 622 COMB LAB_X32_Y1 2 " "Info: 622: + IC(0.000 ns) + CELL(0.080 ns) = 233.844 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~51 myArkanoidVHDL:inst|Add207~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.924 ns myArkanoidVHDL:inst\|Add207~55 623 COMB LAB_X32_Y1 2 " "Info: 623: + IC(0.000 ns) + CELL(0.080 ns) = 233.924 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~53 myArkanoidVHDL:inst|Add207~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 234.004 ns myArkanoidVHDL:inst\|Add207~57 624 COMB LAB_X32_Y1 2 " "Info: 624: + IC(0.000 ns) + CELL(0.080 ns) = 234.004 ns; Loc. = LAB_X32_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~55 myArkanoidVHDL:inst|Add207~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 234.084 ns myArkanoidVHDL:inst\|Add207~59 625 COMB LAB_X32_Y1 1 " "Info: 625: + IC(0.000 ns) + CELL(0.080 ns) = 234.084 ns; Loc. = LAB_X32_Y1; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add207~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~57 myArkanoidVHDL:inst|Add207~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 234.542 ns myArkanoidVHDL:inst\|Add207~60 626 COMB LAB_X32_Y1 1 " "Info: 626: + IC(0.000 ns) + CELL(0.458 ns) = 234.542 ns; Loc. = LAB_X32_Y1; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add207~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add207~59 myArkanoidVHDL:inst|Add207~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 235.452 ns myArkanoidVHDL:inst\|Equal70~5 627 COMB LAB_X33_Y1 2 " "Info: 627: + IC(0.732 ns) + CELL(0.178 ns) = 235.452 ns; Loc. = LAB_X33_Y1; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal70~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { myArkanoidVHDL:inst|Add207~60 myArkanoidVHDL:inst|Equal70~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 236.127 ns myArkanoidVHDL:inst\|Equal70~15 628 COMB LAB_X33_Y1 1 " "Info: 628: + IC(0.154 ns) + CELL(0.521 ns) = 236.127 ns; Loc. = LAB_X33_Y1; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal70~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal70~5 myArkanoidVHDL:inst|Equal70~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 236.772 ns myArkanoidVHDL:inst\|process_0~5503 629 COMB LAB_X33_Y1 4 " "Info: 629: + IC(0.154 ns) + CELL(0.491 ns) = 236.772 ns; Loc. = LAB_X33_Y1; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~5503'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|Equal70~15 myArkanoidVHDL:inst|process_0~5503 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.032 ns) + CELL(0.517 ns) 239.321 ns myArkanoidVHDL:inst\|Add208~1 630 COMB LAB_X31_Y16 2 " "Info: 630: + IC(2.032 ns) + CELL(0.517 ns) = 239.321 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { myArkanoidVHDL:inst|process_0~5503 myArkanoidVHDL:inst|Add208~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 239.779 ns myArkanoidVHDL:inst\|Add208~2 631 COMB LAB_X31_Y16 4 " "Info: 631: + IC(0.000 ns) + CELL(0.458 ns) = 239.779 ns; Loc. = LAB_X31_Y16; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add208~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add208~1 myArkanoidVHDL:inst|Add208~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 241.005 ns myArkanoidVHDL:inst\|Add210~1 632 COMB LAB_X30_Y16 2 " "Info: 632: + IC(0.709 ns) + CELL(0.517 ns) = 241.005 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add208~2 myArkanoidVHDL:inst|Add210~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.085 ns myArkanoidVHDL:inst\|Add210~3 633 COMB LAB_X30_Y16 2 " "Info: 633: + IC(0.000 ns) + CELL(0.080 ns) = 241.085 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~1 myArkanoidVHDL:inst|Add210~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.165 ns myArkanoidVHDL:inst\|Add210~5 634 COMB LAB_X30_Y16 2 " "Info: 634: + IC(0.000 ns) + CELL(0.080 ns) = 241.165 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~3 myArkanoidVHDL:inst|Add210~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.245 ns myArkanoidVHDL:inst\|Add210~7 635 COMB LAB_X30_Y16 2 " "Info: 635: + IC(0.000 ns) + CELL(0.080 ns) = 241.245 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~5 myArkanoidVHDL:inst|Add210~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.325 ns myArkanoidVHDL:inst\|Add210~9 636 COMB LAB_X30_Y16 2 " "Info: 636: + IC(0.000 ns) + CELL(0.080 ns) = 241.325 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~7 myArkanoidVHDL:inst|Add210~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.405 ns myArkanoidVHDL:inst\|Add210~11 637 COMB LAB_X30_Y16 2 " "Info: 637: + IC(0.000 ns) + CELL(0.080 ns) = 241.405 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~9 myArkanoidVHDL:inst|Add210~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.485 ns myArkanoidVHDL:inst\|Add210~13 638 COMB LAB_X30_Y16 2 " "Info: 638: + IC(0.000 ns) + CELL(0.080 ns) = 241.485 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~11 myArkanoidVHDL:inst|Add210~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.565 ns myArkanoidVHDL:inst\|Add210~15 639 COMB LAB_X30_Y16 2 " "Info: 639: + IC(0.000 ns) + CELL(0.080 ns) = 241.565 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~13 myArkanoidVHDL:inst|Add210~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.645 ns myArkanoidVHDL:inst\|Add210~17 640 COMB LAB_X30_Y16 2 " "Info: 640: + IC(0.000 ns) + CELL(0.080 ns) = 241.645 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~15 myArkanoidVHDL:inst|Add210~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.725 ns myArkanoidVHDL:inst\|Add210~19 641 COMB LAB_X30_Y16 2 " "Info: 641: + IC(0.000 ns) + CELL(0.080 ns) = 241.725 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~17 myArkanoidVHDL:inst|Add210~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.805 ns myArkanoidVHDL:inst\|Add210~21 642 COMB LAB_X30_Y16 2 " "Info: 642: + IC(0.000 ns) + CELL(0.080 ns) = 241.805 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~19 myArkanoidVHDL:inst|Add210~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.885 ns myArkanoidVHDL:inst\|Add210~23 643 COMB LAB_X30_Y16 2 " "Info: 643: + IC(0.000 ns) + CELL(0.080 ns) = 241.885 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~21 myArkanoidVHDL:inst|Add210~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.965 ns myArkanoidVHDL:inst\|Add210~25 644 COMB LAB_X30_Y16 2 " "Info: 644: + IC(0.000 ns) + CELL(0.080 ns) = 241.965 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~23 myArkanoidVHDL:inst|Add210~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.045 ns myArkanoidVHDL:inst\|Add210~27 645 COMB LAB_X30_Y16 2 " "Info: 645: + IC(0.000 ns) + CELL(0.080 ns) = 242.045 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~25 myArkanoidVHDL:inst|Add210~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.125 ns myArkanoidVHDL:inst\|Add210~29 646 COMB LAB_X30_Y16 2 " "Info: 646: + IC(0.000 ns) + CELL(0.080 ns) = 242.125 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~27 myArkanoidVHDL:inst|Add210~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 242.303 ns myArkanoidVHDL:inst\|Add210~31 647 COMB LAB_X30_Y15 2 " "Info: 647: + IC(0.098 ns) + CELL(0.080 ns) = 242.303 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add210~29 myArkanoidVHDL:inst|Add210~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.383 ns myArkanoidVHDL:inst\|Add210~33 648 COMB LAB_X30_Y15 2 " "Info: 648: + IC(0.000 ns) + CELL(0.080 ns) = 242.383 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~31 myArkanoidVHDL:inst|Add210~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.463 ns myArkanoidVHDL:inst\|Add210~35 649 COMB LAB_X30_Y15 2 " "Info: 649: + IC(0.000 ns) + CELL(0.080 ns) = 242.463 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~33 myArkanoidVHDL:inst|Add210~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.543 ns myArkanoidVHDL:inst\|Add210~37 650 COMB LAB_X30_Y15 2 " "Info: 650: + IC(0.000 ns) + CELL(0.080 ns) = 242.543 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~35 myArkanoidVHDL:inst|Add210~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.623 ns myArkanoidVHDL:inst\|Add210~39 651 COMB LAB_X30_Y15 2 " "Info: 651: + IC(0.000 ns) + CELL(0.080 ns) = 242.623 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~37 myArkanoidVHDL:inst|Add210~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.703 ns myArkanoidVHDL:inst\|Add210~41 652 COMB LAB_X30_Y15 2 " "Info: 652: + IC(0.000 ns) + CELL(0.080 ns) = 242.703 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~39 myArkanoidVHDL:inst|Add210~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.783 ns myArkanoidVHDL:inst\|Add210~43 653 COMB LAB_X30_Y15 2 " "Info: 653: + IC(0.000 ns) + CELL(0.080 ns) = 242.783 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~41 myArkanoidVHDL:inst|Add210~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.863 ns myArkanoidVHDL:inst\|Add210~45 654 COMB LAB_X30_Y15 2 " "Info: 654: + IC(0.000 ns) + CELL(0.080 ns) = 242.863 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~43 myArkanoidVHDL:inst|Add210~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.943 ns myArkanoidVHDL:inst\|Add210~47 655 COMB LAB_X30_Y15 2 " "Info: 655: + IC(0.000 ns) + CELL(0.080 ns) = 242.943 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~45 myArkanoidVHDL:inst|Add210~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.023 ns myArkanoidVHDL:inst\|Add210~49 656 COMB LAB_X30_Y15 2 " "Info: 656: + IC(0.000 ns) + CELL(0.080 ns) = 243.023 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~47 myArkanoidVHDL:inst|Add210~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.103 ns myArkanoidVHDL:inst\|Add210~51 657 COMB LAB_X30_Y15 2 " "Info: 657: + IC(0.000 ns) + CELL(0.080 ns) = 243.103 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~49 myArkanoidVHDL:inst|Add210~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.183 ns myArkanoidVHDL:inst\|Add210~53 658 COMB LAB_X30_Y15 2 " "Info: 658: + IC(0.000 ns) + CELL(0.080 ns) = 243.183 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~51 myArkanoidVHDL:inst|Add210~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.263 ns myArkanoidVHDL:inst\|Add210~55 659 COMB LAB_X30_Y15 2 " "Info: 659: + IC(0.000 ns) + CELL(0.080 ns) = 243.263 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~53 myArkanoidVHDL:inst|Add210~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.343 ns myArkanoidVHDL:inst\|Add210~57 660 COMB LAB_X30_Y15 2 " "Info: 660: + IC(0.000 ns) + CELL(0.080 ns) = 243.343 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~55 myArkanoidVHDL:inst|Add210~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.423 ns myArkanoidVHDL:inst\|Add210~59 661 COMB LAB_X30_Y15 1 " "Info: 661: + IC(0.000 ns) + CELL(0.080 ns) = 243.423 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add210~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~57 myArkanoidVHDL:inst|Add210~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 243.881 ns myArkanoidVHDL:inst\|Add210~60 662 COMB LAB_X30_Y15 1 " "Info: 662: + IC(0.000 ns) + CELL(0.458 ns) = 243.881 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add210~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add210~59 myArkanoidVHDL:inst|Add210~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 245.132 ns myArkanoidVHDL:inst\|Equal71~4 663 COMB LAB_X29_Y16 2 " "Info: 663: + IC(1.073 ns) + CELL(0.178 ns) = 245.132 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal71~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { myArkanoidVHDL:inst|Add210~60 myArkanoidVHDL:inst|Equal71~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 245.807 ns myArkanoidVHDL:inst\|Equal71~13 664 COMB LAB_X29_Y16 1 " "Info: 664: + IC(0.154 ns) + CELL(0.521 ns) = 245.807 ns; Loc. = LAB_X29_Y16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal71~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal71~4 myArkanoidVHDL:inst|Equal71~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 246.452 ns myArkanoidVHDL:inst\|process_0~5506 665 COMB LAB_X29_Y16 3 " "Info: 665: + IC(0.154 ns) + CELL(0.491 ns) = 246.452 ns; Loc. = LAB_X29_Y16; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5506'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|Equal71~13 myArkanoidVHDL:inst|process_0~5506 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.517 ns) 247.985 ns myArkanoidVHDL:inst\|Add211~1 666 COMB LAB_X32_Y16 2 " "Info: 666: + IC(1.016 ns) + CELL(0.517 ns) = 247.985 ns; Loc. = LAB_X32_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { myArkanoidVHDL:inst|process_0~5506 myArkanoidVHDL:inst|Add211~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 248.443 ns myArkanoidVHDL:inst\|Add211~2 667 COMB LAB_X32_Y16 4 " "Info: 667: + IC(0.000 ns) + CELL(0.458 ns) = 248.443 ns; Loc. = LAB_X32_Y16; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add211~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add211~1 myArkanoidVHDL:inst|Add211~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 249.669 ns myArkanoidVHDL:inst\|Add213~1 668 COMB LAB_X33_Y16 2 " "Info: 668: + IC(0.709 ns) + CELL(0.517 ns) = 249.669 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add211~2 myArkanoidVHDL:inst|Add213~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.749 ns myArkanoidVHDL:inst\|Add213~3 669 COMB LAB_X33_Y16 2 " "Info: 669: + IC(0.000 ns) + CELL(0.080 ns) = 249.749 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~1 myArkanoidVHDL:inst|Add213~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.829 ns myArkanoidVHDL:inst\|Add213~5 670 COMB LAB_X33_Y16 2 " "Info: 670: + IC(0.000 ns) + CELL(0.080 ns) = 249.829 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~3 myArkanoidVHDL:inst|Add213~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.909 ns myArkanoidVHDL:inst\|Add213~7 671 COMB LAB_X33_Y16 2 " "Info: 671: + IC(0.000 ns) + CELL(0.080 ns) = 249.909 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~5 myArkanoidVHDL:inst|Add213~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.989 ns myArkanoidVHDL:inst\|Add213~9 672 COMB LAB_X33_Y16 2 " "Info: 672: + IC(0.000 ns) + CELL(0.080 ns) = 249.989 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~7 myArkanoidVHDL:inst|Add213~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.069 ns myArkanoidVHDL:inst\|Add213~11 673 COMB LAB_X33_Y16 2 " "Info: 673: + IC(0.000 ns) + CELL(0.080 ns) = 250.069 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~9 myArkanoidVHDL:inst|Add213~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.149 ns myArkanoidVHDL:inst\|Add213~13 674 COMB LAB_X33_Y16 2 " "Info: 674: + IC(0.000 ns) + CELL(0.080 ns) = 250.149 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~11 myArkanoidVHDL:inst|Add213~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.229 ns myArkanoidVHDL:inst\|Add213~15 675 COMB LAB_X33_Y16 2 " "Info: 675: + IC(0.000 ns) + CELL(0.080 ns) = 250.229 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~13 myArkanoidVHDL:inst|Add213~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.309 ns myArkanoidVHDL:inst\|Add213~17 676 COMB LAB_X33_Y16 2 " "Info: 676: + IC(0.000 ns) + CELL(0.080 ns) = 250.309 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~15 myArkanoidVHDL:inst|Add213~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.389 ns myArkanoidVHDL:inst\|Add213~19 677 COMB LAB_X33_Y16 2 " "Info: 677: + IC(0.000 ns) + CELL(0.080 ns) = 250.389 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~17 myArkanoidVHDL:inst|Add213~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.469 ns myArkanoidVHDL:inst\|Add213~21 678 COMB LAB_X33_Y16 2 " "Info: 678: + IC(0.000 ns) + CELL(0.080 ns) = 250.469 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~19 myArkanoidVHDL:inst|Add213~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.549 ns myArkanoidVHDL:inst\|Add213~23 679 COMB LAB_X33_Y16 2 " "Info: 679: + IC(0.000 ns) + CELL(0.080 ns) = 250.549 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~21 myArkanoidVHDL:inst|Add213~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.629 ns myArkanoidVHDL:inst\|Add213~25 680 COMB LAB_X33_Y16 2 " "Info: 680: + IC(0.000 ns) + CELL(0.080 ns) = 250.629 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~23 myArkanoidVHDL:inst|Add213~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.709 ns myArkanoidVHDL:inst\|Add213~27 681 COMB LAB_X33_Y16 2 " "Info: 681: + IC(0.000 ns) + CELL(0.080 ns) = 250.709 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~25 myArkanoidVHDL:inst|Add213~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 250.789 ns myArkanoidVHDL:inst\|Add213~29 682 COMB LAB_X33_Y16 2 " "Info: 682: + IC(0.000 ns) + CELL(0.080 ns) = 250.789 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~27 myArkanoidVHDL:inst|Add213~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 250.967 ns myArkanoidVHDL:inst\|Add213~31 683 COMB LAB_X33_Y15 2 " "Info: 683: + IC(0.098 ns) + CELL(0.080 ns) = 250.967 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add213~29 myArkanoidVHDL:inst|Add213~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.047 ns myArkanoidVHDL:inst\|Add213~33 684 COMB LAB_X33_Y15 2 " "Info: 684: + IC(0.000 ns) + CELL(0.080 ns) = 251.047 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~31 myArkanoidVHDL:inst|Add213~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.127 ns myArkanoidVHDL:inst\|Add213~35 685 COMB LAB_X33_Y15 2 " "Info: 685: + IC(0.000 ns) + CELL(0.080 ns) = 251.127 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~33 myArkanoidVHDL:inst|Add213~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.207 ns myArkanoidVHDL:inst\|Add213~37 686 COMB LAB_X33_Y15 2 " "Info: 686: + IC(0.000 ns) + CELL(0.080 ns) = 251.207 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~35 myArkanoidVHDL:inst|Add213~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.287 ns myArkanoidVHDL:inst\|Add213~39 687 COMB LAB_X33_Y15 2 " "Info: 687: + IC(0.000 ns) + CELL(0.080 ns) = 251.287 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~37 myArkanoidVHDL:inst|Add213~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.367 ns myArkanoidVHDL:inst\|Add213~41 688 COMB LAB_X33_Y15 2 " "Info: 688: + IC(0.000 ns) + CELL(0.080 ns) = 251.367 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~39 myArkanoidVHDL:inst|Add213~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.447 ns myArkanoidVHDL:inst\|Add213~43 689 COMB LAB_X33_Y15 2 " "Info: 689: + IC(0.000 ns) + CELL(0.080 ns) = 251.447 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~41 myArkanoidVHDL:inst|Add213~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.527 ns myArkanoidVHDL:inst\|Add213~45 690 COMB LAB_X33_Y15 2 " "Info: 690: + IC(0.000 ns) + CELL(0.080 ns) = 251.527 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~43 myArkanoidVHDL:inst|Add213~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.607 ns myArkanoidVHDL:inst\|Add213~47 691 COMB LAB_X33_Y15 2 " "Info: 691: + IC(0.000 ns) + CELL(0.080 ns) = 251.607 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~45 myArkanoidVHDL:inst|Add213~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.687 ns myArkanoidVHDL:inst\|Add213~49 692 COMB LAB_X33_Y15 2 " "Info: 692: + IC(0.000 ns) + CELL(0.080 ns) = 251.687 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~47 myArkanoidVHDL:inst|Add213~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.767 ns myArkanoidVHDL:inst\|Add213~51 693 COMB LAB_X33_Y15 2 " "Info: 693: + IC(0.000 ns) + CELL(0.080 ns) = 251.767 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~49 myArkanoidVHDL:inst|Add213~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.847 ns myArkanoidVHDL:inst\|Add213~53 694 COMB LAB_X33_Y15 2 " "Info: 694: + IC(0.000 ns) + CELL(0.080 ns) = 251.847 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~51 myArkanoidVHDL:inst|Add213~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.927 ns myArkanoidVHDL:inst\|Add213~55 695 COMB LAB_X33_Y15 2 " "Info: 695: + IC(0.000 ns) + CELL(0.080 ns) = 251.927 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~53 myArkanoidVHDL:inst|Add213~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.007 ns myArkanoidVHDL:inst\|Add213~57 696 COMB LAB_X33_Y15 2 " "Info: 696: + IC(0.000 ns) + CELL(0.080 ns) = 252.007 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~55 myArkanoidVHDL:inst|Add213~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.087 ns myArkanoidVHDL:inst\|Add213~59 697 COMB LAB_X33_Y15 1 " "Info: 697: + IC(0.000 ns) + CELL(0.080 ns) = 252.087 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add213~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~57 myArkanoidVHDL:inst|Add213~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 252.545 ns myArkanoidVHDL:inst\|Add213~60 698 COMB LAB_X33_Y15 1 " "Info: 698: + IC(0.000 ns) + CELL(0.458 ns) = 252.545 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add213~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add213~59 myArkanoidVHDL:inst|Add213~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.178 ns) 254.703 ns myArkanoidVHDL:inst\|Equal72~5 699 COMB LAB_X9_Y18 2 " "Info: 699: + IC(1.980 ns) + CELL(0.178 ns) = 254.703 ns; Loc. = LAB_X9_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal72~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { myArkanoidVHDL:inst|Add213~60 myArkanoidVHDL:inst|Equal72~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.521 ns) 256.794 ns myArkanoidVHDL:inst\|Equal72~15 700 COMB LAB_X33_Y18 1 " "Info: 700: + IC(1.570 ns) + CELL(0.521 ns) = 256.794 ns; Loc. = LAB_X33_Y18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal72~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { myArkanoidVHDL:inst|Equal72~5 myArkanoidVHDL:inst|Equal72~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 257.439 ns myArkanoidVHDL:inst\|process_0~5510 701 COMB LAB_X33_Y18 4 " "Info: 701: + IC(0.154 ns) + CELL(0.491 ns) = 257.439 ns; Loc. = LAB_X33_Y18; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~5510'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { myArkanoidVHDL:inst|Equal72~15 myArkanoidVHDL:inst|process_0~5510 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.517 ns) 258.972 ns myArkanoidVHDL:inst\|Add214~1 702 COMB LAB_X31_Y18 2 " "Info: 702: + IC(1.016 ns) + CELL(0.517 ns) = 258.972 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { myArkanoidVHDL:inst|process_0~5510 myArkanoidVHDL:inst|Add214~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 259.430 ns myArkanoidVHDL:inst\|Add214~2 703 COMB LAB_X31_Y18 4 " "Info: 703: + IC(0.000 ns) + CELL(0.458 ns) = 259.430 ns; Loc. = LAB_X31_Y18; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add214~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add214~1 myArkanoidVHDL:inst|Add214~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 260.656 ns myArkanoidVHDL:inst\|Add216~1 704 COMB LAB_X32_Y18 2 " "Info: 704: + IC(0.709 ns) + CELL(0.517 ns) = 260.656 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add214~2 myArkanoidVHDL:inst|Add216~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 260.736 ns myArkanoidVHDL:inst\|Add216~3 705 COMB LAB_X32_Y18 2 " "Info: 705: + IC(0.000 ns) + CELL(0.080 ns) = 260.736 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~1 myArkanoidVHDL:inst|Add216~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 260.816 ns myArkanoidVHDL:inst\|Add216~5 706 COMB LAB_X32_Y18 2 " "Info: 706: + IC(0.000 ns) + CELL(0.080 ns) = 260.816 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~3 myArkanoidVHDL:inst|Add216~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 260.896 ns myArkanoidVHDL:inst\|Add216~7 707 COMB LAB_X32_Y18 2 " "Info: 707: + IC(0.000 ns) + CELL(0.080 ns) = 260.896 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~5 myArkanoidVHDL:inst|Add216~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 260.976 ns myArkanoidVHDL:inst\|Add216~9 708 COMB LAB_X32_Y18 2 " "Info: 708: + IC(0.000 ns) + CELL(0.080 ns) = 260.976 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~7 myArkanoidVHDL:inst|Add216~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.056 ns myArkanoidVHDL:inst\|Add216~11 709 COMB LAB_X32_Y18 2 " "Info: 709: + IC(0.000 ns) + CELL(0.080 ns) = 261.056 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~9 myArkanoidVHDL:inst|Add216~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.136 ns myArkanoidVHDL:inst\|Add216~13 710 COMB LAB_X32_Y18 2 " "Info: 710: + IC(0.000 ns) + CELL(0.080 ns) = 261.136 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~11 myArkanoidVHDL:inst|Add216~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.216 ns myArkanoidVHDL:inst\|Add216~15 711 COMB LAB_X32_Y18 2 " "Info: 711: + IC(0.000 ns) + CELL(0.080 ns) = 261.216 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~13 myArkanoidVHDL:inst|Add216~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.296 ns myArkanoidVHDL:inst\|Add216~17 712 COMB LAB_X32_Y18 2 " "Info: 712: + IC(0.000 ns) + CELL(0.080 ns) = 261.296 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~15 myArkanoidVHDL:inst|Add216~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.376 ns myArkanoidVHDL:inst\|Add216~19 713 COMB LAB_X32_Y18 2 " "Info: 713: + IC(0.000 ns) + CELL(0.080 ns) = 261.376 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~17 myArkanoidVHDL:inst|Add216~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.456 ns myArkanoidVHDL:inst\|Add216~21 714 COMB LAB_X32_Y18 2 " "Info: 714: + IC(0.000 ns) + CELL(0.080 ns) = 261.456 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~19 myArkanoidVHDL:inst|Add216~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.536 ns myArkanoidVHDL:inst\|Add216~23 715 COMB LAB_X32_Y18 2 " "Info: 715: + IC(0.000 ns) + CELL(0.080 ns) = 261.536 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~21 myArkanoidVHDL:inst|Add216~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.616 ns myArkanoidVHDL:inst\|Add216~25 716 COMB LAB_X32_Y18 2 " "Info: 716: + IC(0.000 ns) + CELL(0.080 ns) = 261.616 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~23 myArkanoidVHDL:inst|Add216~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.696 ns myArkanoidVHDL:inst\|Add216~27 717 COMB LAB_X32_Y18 2 " "Info: 717: + IC(0.000 ns) + CELL(0.080 ns) = 261.696 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~25 myArkanoidVHDL:inst|Add216~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.776 ns myArkanoidVHDL:inst\|Add216~29 718 COMB LAB_X32_Y18 2 " "Info: 718: + IC(0.000 ns) + CELL(0.080 ns) = 261.776 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~27 myArkanoidVHDL:inst|Add216~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 261.954 ns myArkanoidVHDL:inst\|Add216~31 719 COMB LAB_X32_Y17 2 " "Info: 719: + IC(0.098 ns) + CELL(0.080 ns) = 261.954 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add216~29 myArkanoidVHDL:inst|Add216~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.034 ns myArkanoidVHDL:inst\|Add216~33 720 COMB LAB_X32_Y17 2 " "Info: 720: + IC(0.000 ns) + CELL(0.080 ns) = 262.034 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~31 myArkanoidVHDL:inst|Add216~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.114 ns myArkanoidVHDL:inst\|Add216~35 721 COMB LAB_X32_Y17 2 " "Info: 721: + IC(0.000 ns) + CELL(0.080 ns) = 262.114 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~33 myArkanoidVHDL:inst|Add216~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.194 ns myArkanoidVHDL:inst\|Add216~37 722 COMB LAB_X32_Y17 2 " "Info: 722: + IC(0.000 ns) + CELL(0.080 ns) = 262.194 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~35 myArkanoidVHDL:inst|Add216~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.274 ns myArkanoidVHDL:inst\|Add216~39 723 COMB LAB_X32_Y17 2 " "Info: 723: + IC(0.000 ns) + CELL(0.080 ns) = 262.274 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~37 myArkanoidVHDL:inst|Add216~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.354 ns myArkanoidVHDL:inst\|Add216~41 724 COMB LAB_X32_Y17 2 " "Info: 724: + IC(0.000 ns) + CELL(0.080 ns) = 262.354 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~39 myArkanoidVHDL:inst|Add216~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.434 ns myArkanoidVHDL:inst\|Add216~43 725 COMB LAB_X32_Y17 2 " "Info: 725: + IC(0.000 ns) + CELL(0.080 ns) = 262.434 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~41 myArkanoidVHDL:inst|Add216~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.514 ns myArkanoidVHDL:inst\|Add216~45 726 COMB LAB_X32_Y17 2 " "Info: 726: + IC(0.000 ns) + CELL(0.080 ns) = 262.514 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~43 myArkanoidVHDL:inst|Add216~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.594 ns myArkanoidVHDL:inst\|Add216~47 727 COMB LAB_X32_Y17 2 " "Info: 727: + IC(0.000 ns) + CELL(0.080 ns) = 262.594 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~45 myArkanoidVHDL:inst|Add216~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.674 ns myArkanoidVHDL:inst\|Add216~49 728 COMB LAB_X32_Y17 2 " "Info: 728: + IC(0.000 ns) + CELL(0.080 ns) = 262.674 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~47 myArkanoidVHDL:inst|Add216~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.754 ns myArkanoidVHDL:inst\|Add216~51 729 COMB LAB_X32_Y17 2 " "Info: 729: + IC(0.000 ns) + CELL(0.080 ns) = 262.754 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~49 myArkanoidVHDL:inst|Add216~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.834 ns myArkanoidVHDL:inst\|Add216~53 730 COMB LAB_X32_Y17 2 " "Info: 730: + IC(0.000 ns) + CELL(0.080 ns) = 262.834 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~51 myArkanoidVHDL:inst|Add216~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.914 ns myArkanoidVHDL:inst\|Add216~55 731 COMB LAB_X32_Y17 2 " "Info: 731: + IC(0.000 ns) + CELL(0.080 ns) = 262.914 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~53 myArkanoidVHDL:inst|Add216~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.994 ns myArkanoidVHDL:inst\|Add216~57 732 COMB LAB_X32_Y17 2 " "Info: 732: + IC(0.000 ns) + CELL(0.080 ns) = 262.994 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~55 myArkanoidVHDL:inst|Add216~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 263.074 ns myArkanoidVHDL:inst\|Add216~59 733 COMB LAB_X32_Y17 1 " "Info: 733: + IC(0.000 ns) + CELL(0.080 ns) = 263.074 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add216~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~57 myArkanoidVHDL:inst|Add216~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 263.532 ns myArkanoidVHDL:inst\|Add216~60 734 COMB LAB_X32_Y17 1 " "Info: 734: + IC(0.000 ns) + CELL(0.458 ns) = 263.532 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add216~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add216~59 myArkanoidVHDL:inst|Add216~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.178 ns) 265.404 ns myArkanoidVHDL:inst\|Equal73~2 735 COMB LAB_X26_Y18 2 " "Info: 735: + IC(1.694 ns) + CELL(0.178 ns) = 265.404 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal73~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { myArkanoidVHDL:inst|Add216~60 myArkanoidVHDL:inst|Equal73~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.544 ns) 266.973 ns myArkanoidVHDL:inst\|Equal73~13 736 COMB LAB_X33_Y18 2 " "Info: 736: + IC(1.025 ns) + CELL(0.544 ns) = 266.973 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal73~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { myArkanoidVHDL:inst|Equal73~2 myArkanoidVHDL:inst|Equal73~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 267.648 ns myArkanoidVHDL:inst\|process_0~5993 737 COMB LAB_X33_Y18 3 " "Info: 737: + IC(0.154 ns) + CELL(0.521 ns) = 267.648 ns; Loc. = LAB_X33_Y18; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5993'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal73~13 myArkanoidVHDL:inst|process_0~5993 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.517 ns) 269.182 ns myArkanoidVHDL:inst\|Add217~1 738 COMB LAB_X30_Y18 2 " "Info: 738: + IC(1.017 ns) + CELL(0.517 ns) = 269.182 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add217~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 269.640 ns myArkanoidVHDL:inst\|Add217~2 739 COMB LAB_X30_Y18 4 " "Info: 739: + IC(0.000 ns) + CELL(0.458 ns) = 269.640 ns; Loc. = LAB_X30_Y18; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add217~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add217~1 myArkanoidVHDL:inst|Add217~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 270.866 ns myArkanoidVHDL:inst\|Add219~1 740 COMB LAB_X29_Y18 2 " "Info: 740: + IC(0.709 ns) + CELL(0.517 ns) = 270.866 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add217~2 myArkanoidVHDL:inst|Add219~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.946 ns myArkanoidVHDL:inst\|Add219~3 741 COMB LAB_X29_Y18 2 " "Info: 741: + IC(0.000 ns) + CELL(0.080 ns) = 270.946 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~1 myArkanoidVHDL:inst|Add219~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.026 ns myArkanoidVHDL:inst\|Add219~5 742 COMB LAB_X29_Y18 2 " "Info: 742: + IC(0.000 ns) + CELL(0.080 ns) = 271.026 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~3 myArkanoidVHDL:inst|Add219~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.106 ns myArkanoidVHDL:inst\|Add219~7 743 COMB LAB_X29_Y18 2 " "Info: 743: + IC(0.000 ns) + CELL(0.080 ns) = 271.106 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~5 myArkanoidVHDL:inst|Add219~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.186 ns myArkanoidVHDL:inst\|Add219~9 744 COMB LAB_X29_Y18 2 " "Info: 744: + IC(0.000 ns) + CELL(0.080 ns) = 271.186 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~7 myArkanoidVHDL:inst|Add219~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.266 ns myArkanoidVHDL:inst\|Add219~11 745 COMB LAB_X29_Y18 2 " "Info: 745: + IC(0.000 ns) + CELL(0.080 ns) = 271.266 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~9 myArkanoidVHDL:inst|Add219~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.346 ns myArkanoidVHDL:inst\|Add219~13 746 COMB LAB_X29_Y18 2 " "Info: 746: + IC(0.000 ns) + CELL(0.080 ns) = 271.346 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~11 myArkanoidVHDL:inst|Add219~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.426 ns myArkanoidVHDL:inst\|Add219~15 747 COMB LAB_X29_Y18 2 " "Info: 747: + IC(0.000 ns) + CELL(0.080 ns) = 271.426 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~13 myArkanoidVHDL:inst|Add219~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.506 ns myArkanoidVHDL:inst\|Add219~17 748 COMB LAB_X29_Y18 2 " "Info: 748: + IC(0.000 ns) + CELL(0.080 ns) = 271.506 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~15 myArkanoidVHDL:inst|Add219~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.586 ns myArkanoidVHDL:inst\|Add219~19 749 COMB LAB_X29_Y18 2 " "Info: 749: + IC(0.000 ns) + CELL(0.080 ns) = 271.586 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~17 myArkanoidVHDL:inst|Add219~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.666 ns myArkanoidVHDL:inst\|Add219~21 750 COMB LAB_X29_Y18 2 " "Info: 750: + IC(0.000 ns) + CELL(0.080 ns) = 271.666 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~19 myArkanoidVHDL:inst|Add219~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.746 ns myArkanoidVHDL:inst\|Add219~23 751 COMB LAB_X29_Y18 2 " "Info: 751: + IC(0.000 ns) + CELL(0.080 ns) = 271.746 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~21 myArkanoidVHDL:inst|Add219~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.826 ns myArkanoidVHDL:inst\|Add219~25 752 COMB LAB_X29_Y18 2 " "Info: 752: + IC(0.000 ns) + CELL(0.080 ns) = 271.826 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~23 myArkanoidVHDL:inst|Add219~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.906 ns myArkanoidVHDL:inst\|Add219~27 753 COMB LAB_X29_Y18 2 " "Info: 753: + IC(0.000 ns) + CELL(0.080 ns) = 271.906 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~25 myArkanoidVHDL:inst|Add219~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.986 ns myArkanoidVHDL:inst\|Add219~29 754 COMB LAB_X29_Y18 2 " "Info: 754: + IC(0.000 ns) + CELL(0.080 ns) = 271.986 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~27 myArkanoidVHDL:inst|Add219~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 272.164 ns myArkanoidVHDL:inst\|Add219~31 755 COMB LAB_X29_Y17 2 " "Info: 755: + IC(0.098 ns) + CELL(0.080 ns) = 272.164 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add219~29 myArkanoidVHDL:inst|Add219~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.244 ns myArkanoidVHDL:inst\|Add219~33 756 COMB LAB_X29_Y17 2 " "Info: 756: + IC(0.000 ns) + CELL(0.080 ns) = 272.244 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~31 myArkanoidVHDL:inst|Add219~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.324 ns myArkanoidVHDL:inst\|Add219~35 757 COMB LAB_X29_Y17 2 " "Info: 757: + IC(0.000 ns) + CELL(0.080 ns) = 272.324 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~33 myArkanoidVHDL:inst|Add219~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.404 ns myArkanoidVHDL:inst\|Add219~37 758 COMB LAB_X29_Y17 2 " "Info: 758: + IC(0.000 ns) + CELL(0.080 ns) = 272.404 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~35 myArkanoidVHDL:inst|Add219~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.484 ns myArkanoidVHDL:inst\|Add219~39 759 COMB LAB_X29_Y17 2 " "Info: 759: + IC(0.000 ns) + CELL(0.080 ns) = 272.484 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~37 myArkanoidVHDL:inst|Add219~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.564 ns myArkanoidVHDL:inst\|Add219~41 760 COMB LAB_X29_Y17 2 " "Info: 760: + IC(0.000 ns) + CELL(0.080 ns) = 272.564 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~39 myArkanoidVHDL:inst|Add219~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.644 ns myArkanoidVHDL:inst\|Add219~43 761 COMB LAB_X29_Y17 2 " "Info: 761: + IC(0.000 ns) + CELL(0.080 ns) = 272.644 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~41 myArkanoidVHDL:inst|Add219~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.724 ns myArkanoidVHDL:inst\|Add219~45 762 COMB LAB_X29_Y17 2 " "Info: 762: + IC(0.000 ns) + CELL(0.080 ns) = 272.724 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~43 myArkanoidVHDL:inst|Add219~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.804 ns myArkanoidVHDL:inst\|Add219~47 763 COMB LAB_X29_Y17 2 " "Info: 763: + IC(0.000 ns) + CELL(0.080 ns) = 272.804 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~45 myArkanoidVHDL:inst|Add219~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.884 ns myArkanoidVHDL:inst\|Add219~49 764 COMB LAB_X29_Y17 2 " "Info: 764: + IC(0.000 ns) + CELL(0.080 ns) = 272.884 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~47 myArkanoidVHDL:inst|Add219~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.964 ns myArkanoidVHDL:inst\|Add219~51 765 COMB LAB_X29_Y17 2 " "Info: 765: + IC(0.000 ns) + CELL(0.080 ns) = 272.964 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~49 myArkanoidVHDL:inst|Add219~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.044 ns myArkanoidVHDL:inst\|Add219~53 766 COMB LAB_X29_Y17 2 " "Info: 766: + IC(0.000 ns) + CELL(0.080 ns) = 273.044 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~51 myArkanoidVHDL:inst|Add219~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 273.502 ns myArkanoidVHDL:inst\|Add219~54 767 COMB LAB_X29_Y17 1 " "Info: 767: + IC(0.000 ns) + CELL(0.458 ns) = 273.502 ns; Loc. = LAB_X29_Y17; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add219~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add219~53 myArkanoidVHDL:inst|Add219~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.177 ns) 274.768 ns myArkanoidVHDL:inst\|Equal74~10 768 COMB LAB_X30_Y14 1 " "Info: 768: + IC(1.089 ns) + CELL(0.177 ns) = 274.768 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal74~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { myArkanoidVHDL:inst|Add219~54 myArkanoidVHDL:inst|Equal74~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.542 ns) 275.441 ns myArkanoidVHDL:inst\|Equal74~11 769 COMB LAB_X30_Y14 1 " "Info: 769: + IC(0.131 ns) + CELL(0.542 ns) = 275.441 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal74~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { myArkanoidVHDL:inst|Equal74~10 myArkanoidVHDL:inst|Equal74~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 276.117 ns myArkanoidVHDL:inst\|Equal74~12 770 COMB LAB_X30_Y14 4 " "Info: 770: + IC(0.498 ns) + CELL(0.178 ns) = 276.117 ns; Loc. = LAB_X30_Y14; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Equal74~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|Equal74~11 myArkanoidVHDL:inst|Equal74~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 276.792 ns myArkanoidVHDL:inst\|process_0~1379 771 COMB LAB_X30_Y14 2 " "Info: 771: + IC(0.131 ns) + CELL(0.544 ns) = 276.792 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~1379'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|Equal74~12 myArkanoidVHDL:inst|process_0~1379 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.517 ns) 279.039 ns myArkanoidVHDL:inst\|Add220~1 772 COMB LAB_X27_Y21 2 " "Info: 772: + IC(1.730 ns) + CELL(0.517 ns) = 279.039 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { myArkanoidVHDL:inst|process_0~1379 myArkanoidVHDL:inst|Add220~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 279.497 ns myArkanoidVHDL:inst\|Add220~2 773 COMB LAB_X27_Y21 3 " "Info: 773: + IC(0.000 ns) + CELL(0.458 ns) = 279.497 ns; Loc. = LAB_X27_Y21; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|Add220~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add220~1 myArkanoidVHDL:inst|Add220~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 280.723 ns myArkanoidVHDL:inst\|Add222~3 774 COMB LAB_X26_Y21 2 " "Info: 774: + IC(0.709 ns) + CELL(0.517 ns) = 280.723 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { myArkanoidVHDL:inst|Add220~2 myArkanoidVHDL:inst|Add222~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 280.803 ns myArkanoidVHDL:inst\|Add222~5 775 COMB LAB_X26_Y21 2 " "Info: 775: + IC(0.000 ns) + CELL(0.080 ns) = 280.803 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~3 myArkanoidVHDL:inst|Add222~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 280.883 ns myArkanoidVHDL:inst\|Add222~7 776 COMB LAB_X26_Y21 2 " "Info: 776: + IC(0.000 ns) + CELL(0.080 ns) = 280.883 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~5 myArkanoidVHDL:inst|Add222~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 280.963 ns myArkanoidVHDL:inst\|Add222~9 777 COMB LAB_X26_Y21 2 " "Info: 777: + IC(0.000 ns) + CELL(0.080 ns) = 280.963 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~7 myArkanoidVHDL:inst|Add222~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.043 ns myArkanoidVHDL:inst\|Add222~11 778 COMB LAB_X26_Y21 2 " "Info: 778: + IC(0.000 ns) + CELL(0.080 ns) = 281.043 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~9 myArkanoidVHDL:inst|Add222~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.123 ns myArkanoidVHDL:inst\|Add222~13 779 COMB LAB_X26_Y21 2 " "Info: 779: + IC(0.000 ns) + CELL(0.080 ns) = 281.123 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~11 myArkanoidVHDL:inst|Add222~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.203 ns myArkanoidVHDL:inst\|Add222~15 780 COMB LAB_X26_Y21 2 " "Info: 780: + IC(0.000 ns) + CELL(0.080 ns) = 281.203 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~13 myArkanoidVHDL:inst|Add222~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.283 ns myArkanoidVHDL:inst\|Add222~17 781 COMB LAB_X26_Y21 2 " "Info: 781: + IC(0.000 ns) + CELL(0.080 ns) = 281.283 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~15 myArkanoidVHDL:inst|Add222~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.363 ns myArkanoidVHDL:inst\|Add222~19 782 COMB LAB_X26_Y21 2 " "Info: 782: + IC(0.000 ns) + CELL(0.080 ns) = 281.363 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~17 myArkanoidVHDL:inst|Add222~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.443 ns myArkanoidVHDL:inst\|Add222~21 783 COMB LAB_X26_Y21 2 " "Info: 783: + IC(0.000 ns) + CELL(0.080 ns) = 281.443 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~19 myArkanoidVHDL:inst|Add222~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.523 ns myArkanoidVHDL:inst\|Add222~23 784 COMB LAB_X26_Y21 2 " "Info: 784: + IC(0.000 ns) + CELL(0.080 ns) = 281.523 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~21 myArkanoidVHDL:inst|Add222~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.603 ns myArkanoidVHDL:inst\|Add222~25 785 COMB LAB_X26_Y21 2 " "Info: 785: + IC(0.000 ns) + CELL(0.080 ns) = 281.603 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~23 myArkanoidVHDL:inst|Add222~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.683 ns myArkanoidVHDL:inst\|Add222~27 786 COMB LAB_X26_Y21 2 " "Info: 786: + IC(0.000 ns) + CELL(0.080 ns) = 281.683 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~25 myArkanoidVHDL:inst|Add222~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.763 ns myArkanoidVHDL:inst\|Add222~29 787 COMB LAB_X26_Y21 2 " "Info: 787: + IC(0.000 ns) + CELL(0.080 ns) = 281.763 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~27 myArkanoidVHDL:inst|Add222~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.843 ns myArkanoidVHDL:inst\|Add222~31 788 COMB LAB_X26_Y21 2 " "Info: 788: + IC(0.000 ns) + CELL(0.080 ns) = 281.843 ns; Loc. = LAB_X26_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~29 myArkanoidVHDL:inst|Add222~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 282.021 ns myArkanoidVHDL:inst\|Add222~33 789 COMB LAB_X26_Y20 2 " "Info: 789: + IC(0.098 ns) + CELL(0.080 ns) = 282.021 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { myArkanoidVHDL:inst|Add222~31 myArkanoidVHDL:inst|Add222~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 282.101 ns myArkanoidVHDL:inst\|Add222~35 790 COMB LAB_X26_Y20 2 " "Info: 790: + IC(0.000 ns) + CELL(0.080 ns) = 282.101 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~33 myArkanoidVHDL:inst|Add222~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 282.181 ns myArkanoidVHDL:inst\|Add222~37 791 COMB LAB_X26_Y20 2 " "Info: 791: + IC(0.000 ns) + CELL(0.080 ns) = 282.181 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~35 myArkanoidVHDL:inst|Add222~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 282.261 ns myArkanoidVHDL:inst\|Add222~39 792 COMB LAB_X26_Y20 2 " "Info: 792: + IC(0.000 ns) + CELL(0.080 ns) = 282.261 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~37 myArkanoidVHDL:inst|Add222~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 282.341 ns myArkanoidVHDL:inst\|Add222~41 793 COMB LAB_X26_Y20 2 " "Info: 793: + IC(0.000 ns) + CELL(0.080 ns) = 282.341 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~39 myArkanoidVHDL:inst|Add222~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 282.421 ns myArkanoidVHDL:inst\|Add222~43 794 COMB LAB_X26_Y20 2 " "Info: 794: + IC(0.000 ns) + CELL(0.080 ns) = 282.421 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~41 myArkanoidVHDL:inst|Add222~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 282.501 ns myArkanoidVHDL:inst\|Add222~45 795 COMB LAB_X26_Y20 2 " "Info: 795: + IC(0.000 ns) + CELL(0.080 ns) = 282.501 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~43 myArkanoidVHDL:inst|Add222~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 282.581 ns myArkanoidVHDL:inst\|Add222~47 796 COMB LAB_X26_Y20 2 " "Info: 796: + IC(0.000 ns) + CELL(0.080 ns) = 282.581 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~45 myArkanoidVHDL:inst|Add222~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 282.661 ns myArkanoidVHDL:inst\|Add222~49 797 COMB LAB_X26_Y20 2 " "Info: 797: + IC(0.000 ns) + CELL(0.080 ns) = 282.661 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~47 myArkanoidVHDL:inst|Add222~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 283.119 ns myArkanoidVHDL:inst\|Add222~50 798 COMB LAB_X26_Y20 1 " "Info: 798: + IC(0.000 ns) + CELL(0.458 ns) = 283.119 ns; Loc. = LAB_X26_Y20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add222~50'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add222~49 myArkanoidVHDL:inst|Add222~50 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.177 ns) 284.051 ns myArkanoidVHDL:inst\|process_0~6023 799 COMB LAB_X25_Y20 1 " "Info: 799: + IC(0.755 ns) + CELL(0.177 ns) = 284.051 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6023'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { myArkanoidVHDL:inst|Add222~50 myArkanoidVHDL:inst|process_0~6023 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 284.727 ns myArkanoidVHDL:inst\|process_0~6024 800 COMB LAB_X25_Y20 1 " "Info: 800: + IC(0.498 ns) + CELL(0.178 ns) = 284.727 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6024'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~6023 myArkanoidVHDL:inst|process_0~6024 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.541 ns) 285.997 ns myArkanoidVHDL:inst\|process_0~6026 801 COMB LAB_X25_Y19 2 " "Info: 801: + IC(0.729 ns) + CELL(0.541 ns) = 285.997 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~6026'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { myArkanoidVHDL:inst|process_0~6024 myArkanoidVHDL:inst|process_0~6026 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 286.672 ns myArkanoidVHDL:inst\|process_0~6053 802 COMB LAB_X25_Y19 1 " "Info: 802: + IC(0.154 ns) + CELL(0.521 ns) = 286.672 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6053'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~6026 myArkanoidVHDL:inst|process_0~6053 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 287.348 ns myArkanoidVHDL:inst\|process_0~6060 803 COMB LAB_X25_Y19 1 " "Info: 803: + IC(0.131 ns) + CELL(0.545 ns) = 287.348 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6060'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~6053 myArkanoidVHDL:inst|process_0~6060 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.545 ns) 288.633 ns myArkanoidVHDL:inst\|process_0~6063 804 COMB LAB_X25_Y21 2 " "Info: 804: + IC(0.740 ns) + CELL(0.545 ns) = 288.633 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~6063'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { myArkanoidVHDL:inst|process_0~6060 myArkanoidVHDL:inst|process_0~6063 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 289.309 ns myArkanoidVHDL:inst\|Add223~127 805 COMB LAB_X25_Y21 2 " "Info: 805: + IC(0.498 ns) + CELL(0.178 ns) = 289.309 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~127'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|process_0~6063 myArkanoidVHDL:inst|Add223~127 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.495 ns) 291.489 ns myArkanoidVHDL:inst\|Add223~129 806 COMB LAB_X16_Y21 2 " "Info: 806: + IC(1.685 ns) + CELL(0.495 ns) = 291.489 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~129'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { myArkanoidVHDL:inst|Add223~127 myArkanoidVHDL:inst|Add223~129 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 291.569 ns myArkanoidVHDL:inst\|Add223~131 807 COMB LAB_X16_Y21 2 " "Info: 807: + IC(0.000 ns) + CELL(0.080 ns) = 291.569 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~131'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~129 myArkanoidVHDL:inst|Add223~131 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 291.649 ns myArkanoidVHDL:inst\|Add223~133 808 COMB LAB_X16_Y21 2 " "Info: 808: + IC(0.000 ns) + CELL(0.080 ns) = 291.649 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~133'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~131 myArkanoidVHDL:inst|Add223~133 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 291.729 ns myArkanoidVHDL:inst\|Add223~135 809 COMB LAB_X16_Y21 2 " "Info: 809: + IC(0.000 ns) + CELL(0.080 ns) = 291.729 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~135'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~133 myArkanoidVHDL:inst|Add223~135 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 291.809 ns myArkanoidVHDL:inst\|Add223~137 810 COMB LAB_X16_Y21 2 " "Info: 810: + IC(0.000 ns) + CELL(0.080 ns) = 291.809 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~137'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~135 myArkanoidVHDL:inst|Add223~137 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 291.889 ns myArkanoidVHDL:inst\|Add223~139 811 COMB LAB_X16_Y21 2 " "Info: 811: + IC(0.000 ns) + CELL(0.080 ns) = 291.889 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~139'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~137 myArkanoidVHDL:inst|Add223~139 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 291.969 ns myArkanoidVHDL:inst\|Add223~141 812 COMB LAB_X16_Y21 2 " "Info: 812: + IC(0.000 ns) + CELL(0.080 ns) = 291.969 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~141'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~139 myArkanoidVHDL:inst|Add223~141 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 292.049 ns myArkanoidVHDL:inst\|Add223~143 813 COMB LAB_X16_Y21 2 " "Info: 813: + IC(0.000 ns) + CELL(0.080 ns) = 292.049 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~143'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~141 myArkanoidVHDL:inst|Add223~143 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 292.507 ns myArkanoidVHDL:inst\|Add223~144 814 COMB LAB_X16_Y21 1 " "Info: 814: + IC(0.000 ns) + CELL(0.458 ns) = 292.507 ns; Loc. = LAB_X16_Y21; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add223~144'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add223~143 myArkanoidVHDL:inst|Add223~144 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.521 ns) 294.711 ns myArkanoidVHDL:inst\|ballPositionH~1140 815 COMB LAB_X13_Y11 1 " "Info: 815: + IC(1.683 ns) + CELL(0.521 ns) = 294.711 ns; Loc. = LAB_X13_Y11; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1140'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { myArkanoidVHDL:inst|Add223~144 myArkanoidVHDL:inst|ballPositionH~1140 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 295.384 ns myArkanoidVHDL:inst\|ballPositionH~1141 816 COMB LAB_X13_Y11 24 " "Info: 816: + IC(0.354 ns) + CELL(0.319 ns) = 295.384 ns; Loc. = LAB_X13_Y11; Fanout = 24; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1141'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { myArkanoidVHDL:inst|ballPositionH~1140 myArkanoidVHDL:inst|ballPositionH~1141 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.517 ns) 297.890 ns myArkanoidVHDL:inst\|Add295~17 817 COMB LAB_X14_Y24 2 " "Info: 817: + IC(1.989 ns) + CELL(0.517 ns) = 297.890 ns; Loc. = LAB_X14_Y24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { myArkanoidVHDL:inst|ballPositionH~1141 myArkanoidVHDL:inst|Add295~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 298.348 ns myArkanoidVHDL:inst\|Add295~18 818 COMB LAB_X14_Y24 1 " "Info: 818: + IC(0.000 ns) + CELL(0.458 ns) = 298.348 ns; Loc. = LAB_X14_Y24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add295~18'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 299.024 ns myArkanoidVHDL:inst\|Equal130~0 819 COMB LAB_X14_Y24 1 " "Info: 819: + IC(0.498 ns) + CELL(0.178 ns) = 299.024 ns; Loc. = LAB_X14_Y24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~0'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.512 ns) 299.667 ns myArkanoidVHDL:inst\|Equal130~4 820 COMB LAB_X14_Y24 1 " "Info: 820: + IC(0.131 ns) + CELL(0.512 ns) = 299.667 ns; Loc. = LAB_X14_Y24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.544 ns) 300.586 ns myArkanoidVHDL:inst\|Equal130~6 821 COMB LAB_X13_Y24 1 " "Info: 821: + IC(0.375 ns) + CELL(0.544 ns) = 300.586 ns; Loc. = LAB_X13_Y24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.545 ns) 301.853 ns myArkanoidVHDL:inst\|process_0~1510 822 COMB LAB_X14_Y21 2 " "Info: 822: + IC(0.722 ns) + CELL(0.545 ns) = 301.853 ns; Loc. = LAB_X14_Y21; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~1510'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.545 ns) 303.124 ns myArkanoidVHDL:inst\|process_0~6196 823 COMB LAB_X13_Y23 1 " "Info: 823: + IC(0.726 ns) + CELL(0.545 ns) = 303.124 ns; Loc. = LAB_X13_Y23; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6196'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6196 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 303.799 ns myArkanoidVHDL:inst\|red0_signal~1242 824 COMB LAB_X13_Y23 3 " "Info: 824: + IC(0.498 ns) + CELL(0.177 ns) = 303.799 ns; Loc. = LAB_X13_Y23; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|red0_signal~1242'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|process_0~6196 myArkanoidVHDL:inst|red0_signal~1242 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 304.475 ns myArkanoidVHDL:inst\|red1_signal~1130 825 COMB LAB_X13_Y23 1 " "Info: 825: + IC(0.354 ns) + CELL(0.322 ns) = 304.475 ns; Loc. = LAB_X13_Y23; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|red1_signal~1130'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { myArkanoidVHDL:inst|red0_signal~1242 myArkanoidVHDL:inst|red1_signal~1130 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.521 ns) 305.741 ns myArkanoidVHDL:inst\|red3_signal~1004 826 COMB LAB_X12_Y26 4 " "Info: 826: + IC(0.745 ns) + CELL(0.521 ns) = 305.741 ns; Loc. = LAB_X12_Y26; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|red3_signal~1004'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { myArkanoidVHDL:inst|red1_signal~1130 myArkanoidVHDL:inst|red3_signal~1004 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 306.416 ns myArkanoidVHDL:inst\|green3_signal~1203 827 COMB LAB_X12_Y26 2 " "Info: 827: + IC(0.154 ns) + CELL(0.521 ns) = 306.416 ns; Loc. = LAB_X12_Y26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1203'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|red3_signal~1004 myArkanoidVHDL:inst|green3_signal~1203 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.322 ns) 307.326 ns myArkanoidVHDL:inst\|green3_signal~1210 828 COMB LAB_X11_Y26 11 " "Info: 828: + IC(0.588 ns) + CELL(0.322 ns) = 307.326 ns; Loc. = LAB_X11_Y26; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1210'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { myArkanoidVHDL:inst|green3_signal~1203 myArkanoidVHDL:inst|green3_signal~1210 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.758 ns) 308.611 ns myArkanoidVHDL:inst\|red1_signal 829 REG LAB_X10_Y26 1 " "Info: 829: + IC(0.527 ns) + CELL(0.758 ns) = 308.611 ns; Loc. = LAB_X10_Y26; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red1_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { myArkanoidVHDL:inst|green3_signal~1210 myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "146.942 ns ( 47.61 % ) " "Info: Total cell delay = 146.942 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "161.669 ns ( 52.39 % ) " "Info: Total interconnect delay = 161.669 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "308.611 ns" { myArkanoidVHDL:inst|ballPositionV[4] myArkanoidVHDL:inst|ballPositionV~1181 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~27 myArkanoidVHDL:inst|Add114~29 myArkanoidVHDL:inst|Add114~31 myArkanoidVHDL:inst|Add114~33 myArkanoidVHDL:inst|Add114~35 myArkanoidVHDL:inst|Add114~37 myArkanoidVHDL:inst|Add114~39 myArkanoidVHDL:inst|Add114~41 myArkanoidVHDL:inst|Add114~42 myArkanoidVHDL:inst|ballPositionV~1266 myArkanoidVHDL:inst|Add117~43 myArkanoidVHDL:inst|Add117~45 myArkanoidVHDL:inst|Add117~46 myArkanoidVHDL:inst|LessThan241~3 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3891 myArkanoidVHDL:inst|process_0~3893 myArkanoidVHDL:inst|process_0~3900 myArkanoidVHDL:inst|process_0~3903 myArkanoidVHDL:inst|process_0~3919 myArkanoidVHDL:inst|process_0~3920 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~2 myArkanoidVHDL:inst|Add131~3 myArkanoidVHDL:inst|Add131~4 myArkanoidVHDL:inst|process_0~3963 myArkanoidVHDL:inst|process_0~3965 myArkanoidVHDL:inst|process_0~3966 myArkanoidVHDL:inst|process_0~3967 myArkanoidVHDL:inst|process_0~3968 myArkanoidVHDL:inst|process_0~3973 myArkanoidVHDL:inst|process_0~3980 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3983 myArkanoidVHDL:inst|process_0~6235 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~32 myArkanoidVHDL:inst|Add136~29 myArkanoidVHDL:inst|Add136~31 myArkanoidVHDL:inst|Add136~33 myArkanoidVHDL:inst|Add136~35 myArkanoidVHDL:inst|Add136~37 myArkanoidVHDL:inst|Add136~39 myArkanoidVHDL:inst|Add136~41 myArkanoidVHDL:inst|Add136~43 myArkanoidVHDL:inst|Add136~45 myArkanoidVHDL:inst|Add136~47 myArkanoidVHDL:inst|Add136~49 myArkanoidVHDL:inst|Add136~51 myArkanoidVHDL:inst|Add136~52 myArkanoidVHDL:inst|LessThan301~8 myArkanoidVHDL:inst|LessThan301~9 myArkanoidVHDL:inst|LessThan301~10 myArkanoidVHDL:inst|process_0~3988 myArkanoidVHDL:inst|process_0~3989 myArkanoidVHDL:inst|process_0~4021 myArkanoidVHDL:inst|process_0~4044 myArkanoidVHDL:inst|process_0~4045 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~2 myArkanoidVHDL:inst|Add143~3 myArkanoidVHDL:inst|Add143~5 myArkanoidVHDL:inst|Add143~7 myArkanoidVHDL:inst|Add143~9 myArkanoidVHDL:inst|Add143~11 myArkanoidVHDL:inst|Add143~13 myArkanoidVHDL:inst|Add143~15 myArkanoidVHDL:inst|Add143~17 myArkanoidVHDL:inst|Add143~19 myArkanoidVHDL:inst|Add143~21 myArkanoidVHDL:inst|Add143~23 myArkanoidVHDL:inst|Add143~25 myArkanoidVHDL:inst|Add143~27 myArkanoidVHDL:inst|Add143~29 myArkanoidVHDL:inst|Add143~31 myArkanoidVHDL:inst|Add143~33 myArkanoidVHDL:inst|Add143~35 myArkanoidVHDL:inst|Add143~37 myArkanoidVHDL:inst|Add143~39 myArkanoidVHDL:inst|Add143~41 myArkanoidVHDL:inst|Add143~43 myArkanoidVHDL:inst|Add143~45 myArkanoidVHDL:inst|Add143~47 myArkanoidVHDL:inst|Add143~49 myArkanoidVHDL:inst|Add143~51 myArkanoidVHDL:inst|Add143~53 myArkanoidVHDL:inst|Add143~55 myArkanoidVHDL:inst|Add143~57 myArkanoidVHDL:inst|Add143~59 myArkanoidVHDL:inst|Add143~61 myArkanoidVHDL:inst|Add143~62 myArkanoidVHDL:inst|process_0~6248 myArkanoidVHDL:inst|process_0~4098 myArkanoidVHDL:inst|process_0~4103 myArkanoidVHDL:inst|process_0~4105 myArkanoidVHDL:inst|process_0~4110 myArkanoidVHDL:inst|process_0~4111 myArkanoidVHDL:inst|process_0~4396 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~17 myArkanoidVHDL:inst|Add145~19 myArkanoidVHDL:inst|Add145~21 myArkanoidVHDL:inst|Add145~23 myArkanoidVHDL:inst|Add145~25 myArkanoidVHDL:inst|Add145~27 myArkanoidVHDL:inst|Add145~29 myArkanoidVHDL:inst|Add145~31 myArkanoidVHDL:inst|Add145~32 myArkanoidVHDL:inst|Add150~29 myArkanoidVHDL:inst|Add150~31 myArkanoidVHDL:inst|Add150~33 myArkanoidVHDL:inst|Add150~35 myArkanoidVHDL:inst|Add150~37 myArkanoidVHDL:inst|Add150~39 myArkanoidVHDL:inst|Add150~41 myArkanoidVHDL:inst|Add150~43 myArkanoidVHDL:inst|Add150~45 myArkanoidVHDL:inst|Add150~47 myArkanoidVHDL:inst|Add150~49 myArkanoidVHDL:inst|Add150~51 myArkanoidVHDL:inst|Add150~52 myArkanoidVHDL:inst|process_0~4441 myArkanoidVHDL:inst|process_0~4442 myArkanoidVHDL:inst|process_0~4443 myArkanoidVHDL:inst|process_0~4444 myArkanoidVHDL:inst|process_0~4447 myArkanoidVHDL:inst|process_0~4453 myArkanoidVHDL:inst|process_0~4456 myArkanoidVHDL:inst|process_0~4457 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~21 myArkanoidVHDL:inst|Add151~23 myArkanoidVHDL:inst|Add151~25 myArkanoidVHDL:inst|Add151~27 myArkanoidVHDL:inst|Add151~29 myArkanoidVHDL:inst|Add151~31 myArkanoidVHDL:inst|Add151~32 myArkanoidVHDL:inst|Add156~29 myArkanoidVHDL:inst|Add156~31 myArkanoidVHDL:inst|Add156~33 myArkanoidVHDL:inst|Add156~35 myArkanoidVHDL:inst|Add156~37 myArkanoidVHDL:inst|Add156~39 myArkanoidVHDL:inst|Add156~41 myArkanoidVHDL:inst|Add156~43 myArkanoidVHDL:inst|Add156~45 myArkanoidVHDL:inst|Add156~47 myArkanoidVHDL:inst|Add156~49 myArkanoidVHDL:inst|Add156~51 myArkanoidVHDL:inst|Add156~52 myArkanoidVHDL:inst|process_0~4494 myArkanoidVHDL:inst|process_0~4500 myArkanoidVHDL:inst|process_0~4508 myArkanoidVHDL:inst|process_0~4509 myArkanoidVHDL:inst|process_0~4528 myArkanoidVHDL:inst|process_0~4529 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~17 myArkanoidVHDL:inst|Add157~19 myArkanoidVHDL:inst|Add157~21 myArkanoidVHDL:inst|Add157~23 myArkanoidVHDL:inst|Add157~25 myArkanoidVHDL:inst|Add157~27 myArkanoidVHDL:inst|Add157~29 myArkanoidVHDL:inst|Add157~31 myArkanoidVHDL:inst|Add157~32 myArkanoidVHDL:inst|Add160~29 myArkanoidVHDL:inst|Add160~31 myArkanoidVHDL:inst|Add160~33 myArkanoidVHDL:inst|Add160~35 myArkanoidVHDL:inst|Add160~37 myArkanoidVHDL:inst|Add160~39 myArkanoidVHDL:inst|Add160~41 myArkanoidVHDL:inst|Add160~43 myArkanoidVHDL:inst|Add160~45 myArkanoidVHDL:inst|Add160~47 myArkanoidVHDL:inst|Add160~49 myArkanoidVHDL:inst|Add160~51 myArkanoidVHDL:inst|Add160~52 myArkanoidVHDL:inst|LessThan409~7 myArkanoidVHDL:inst|LessThan409~8 myArkanoidVHDL:inst|LessThan409~9 myArkanoidVHDL:inst|LessThan409~15 myArkanoidVHDL:inst|process_0~4536 myArkanoidVHDL:inst|process_0~4589 myArkanoidVHDL:inst|process_0~4590 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~2 myArkanoidVHDL:inst|Add167~3 myArkanoidVHDL:inst|Add167~5 myArkanoidVHDL:inst|Add167~7 myArkanoidVHDL:inst|Add167~9 myArkanoidVHDL:inst|Add167~11 myArkanoidVHDL:inst|Add167~13 myArkanoidVHDL:inst|Add167~15 myArkanoidVHDL:inst|Add167~17 myArkanoidVHDL:inst|Add167~19 myArkanoidVHDL:inst|Add167~21 myArkanoidVHDL:inst|Add167~23 myArkanoidVHDL:inst|Add167~25 myArkanoidVHDL:inst|Add167~27 myArkanoidVHDL:inst|Add167~29 myArkanoidVHDL:inst|Add167~31 myArkanoidVHDL:inst|Add167~33 myArkanoidVHDL:inst|Add167~35 myArkanoidVHDL:inst|Add167~37 myArkanoidVHDL:inst|Add167~39 myArkanoidVHDL:inst|Add167~41 myArkanoidVHDL:inst|Add167~43 myArkanoidVHDL:inst|Add167~45 myArkanoidVHDL:inst|Add167~47 myArkanoidVHDL:inst|Add167~49 myArkanoidVHDL:inst|Add167~51 myArkanoidVHDL:inst|Add167~53 myArkanoidVHDL:inst|Add167~55 myArkanoidVHDL:inst|Add167~57 myArkanoidVHDL:inst|Add167~59 myArkanoidVHDL:inst|Add167~61 myArkanoidVHDL:inst|Add167~62 myArkanoidVHDL:inst|process_0~6309 myArkanoidVHDL:inst|process_0~4623 myArkanoidVHDL:inst|process_0~4627 myArkanoidVHDL:inst|process_0~4648 myArkanoidVHDL:inst|process_0~4649 myArkanoidVHDL:inst|process_0~4651 myArkanoidVHDL:inst|process_0~4652 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~32 myArkanoidVHDL:inst|Add174~29 myArkanoidVHDL:inst|Add174~31 myArkanoidVHDL:inst|Add174~33 myArkanoidVHDL:inst|Add174~35 myArkanoidVHDL:inst|Add174~37 myArkanoidVHDL:inst|Add174~39 myArkanoidVHDL:inst|Add174~41 myArkanoidVHDL:inst|Add174~43 myArkanoidVHDL:inst|Add174~45 myArkanoidVHDL:inst|Add174~47 myArkanoidVHDL:inst|Add174~49 myArkanoidVHDL:inst|Add174~51 myArkanoidVHDL:inst|Add174~53 myArkanoidVHDL:inst|Add174~55 myArkanoidVHDL:inst|Add174~57 myArkanoidVHDL:inst|Add174~58 myArkanoidVHDL:inst|process_0~6318 myArkanoidVHDL:inst|process_0~4680 myArkanoidVHDL:inst|process_0~4684 myArkanoidVHDL:inst|process_0~4688 myArkanoidVHDL:inst|process_0~4690 myArkanoidVHDL:inst|process_0~4713 myArkanoidVHDL:inst|process_0~4714 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~2 myArkanoidVHDL:inst|Add179~3 myArkanoidVHDL:inst|Add179~5 myArkanoidVHDL:inst|Add179~7 myArkanoidVHDL:inst|Add179~9 myArkanoidVHDL:inst|Add179~11 myArkanoidVHDL:inst|Add179~13 myArkanoidVHDL:inst|Add179~15 myArkanoidVHDL:inst|Add179~17 myArkanoidVHDL:inst|Add179~19 myArkanoidVHDL:inst|Add179~21 myArkanoidVHDL:inst|Add179~23 myArkanoidVHDL:inst|Add179~25 myArkanoidVHDL:inst|Add179~27 myArkanoidVHDL:inst|Add179~29 myArkanoidVHDL:inst|Add179~31 myArkanoidVHDL:inst|Add179~33 myArkanoidVHDL:inst|Add179~35 myArkanoidVHDL:inst|Add179~37 myArkanoidVHDL:inst|Add179~39 myArkanoidVHDL:inst|Add179~41 myArkanoidVHDL:inst|Add179~43 myArkanoidVHDL:inst|Add179~45 myArkanoidVHDL:inst|Add179~47 myArkanoidVHDL:inst|Add179~49 myArkanoidVHDL:inst|Add179~51 myArkanoidVHDL:inst|Add179~53 myArkanoidVHDL:inst|Add179~55 myArkanoidVHDL:inst|Add179~57 myArkanoidVHDL:inst|Add179~59 myArkanoidVHDL:inst|Add179~60 myArkanoidVHDL:inst|process_0~4759 myArkanoidVHDL:inst|process_0~4760 myArkanoidVHDL:inst|process_0~4767 myArkanoidVHDL:inst|process_0~4788 myArkanoidVHDL:inst|process_0~4789 myArkanoidVHDL:inst|process_0~4790 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add186~29 myArkanoidVHDL:inst|Add186~31 myArkanoidVHDL:inst|Add186~33 myArkanoidVHDL:inst|Add186~35 myArkanoidVHDL:inst|Add186~37 myArkanoidVHDL:inst|Add186~39 myArkanoidVHDL:inst|Add186~41 myArkanoidVHDL:inst|Add186~43 myArkanoidVHDL:inst|Add186~45 myArkanoidVHDL:inst|Add186~47 myArkanoidVHDL:inst|Add186~49 myArkanoidVHDL:inst|Add186~51 myArkanoidVHDL:inst|Add186~53 myArkanoidVHDL:inst|Add186~55 myArkanoidVHDL:inst|Add186~57 myArkanoidVHDL:inst|Add186~58 myArkanoidVHDL:inst|process_0~4840 myArkanoidVHDL:inst|process_0~4848 myArkanoidVHDL:inst|process_0~4849 myArkanoidVHDL:inst|process_0~4850 myArkanoidVHDL:inst|process_0~4851 myArkanoidVHDL:inst|process_0~4853 myArkanoidVHDL:inst|process_0~4854 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~6 myArkanoidVHDL:inst|process_0~3766 myArkanoidVHDL:inst|process_0~3764 myArkanoidVHDL:inst|process_0~6420 myArkanoidVHDL:inst|process_0~5399 myArkanoidVHDL:inst|process_0~5407 myArkanoidVHDL:inst|ballPositionV~1219 myArkanoidVHDL:inst|ballPositionV~1248 myArkanoidVHDL:inst|ballPositionV~975 myArkanoidVHDL:inst|process_0~5420 myArkanoidVHDL:inst|process_0~5421 myArkanoidVHDL:inst|process_0~5422 myArkanoidVHDL:inst|process_0~5468 myArkanoidVHDL:inst|process_0~1359 myArkanoidVHDL:inst|Add191~1 myArkanoidVHDL:inst|Add191~2 myArkanoidVHDL:inst|Add192~1 myArkanoidVHDL:inst|Add192~3 myArkanoidVHDL:inst|Add192~5 myArkanoidVHDL:inst|Add192~7 myArkanoidVHDL:inst|Add192~9 myArkanoidVHDL:inst|Add192~11 myArkanoidVHDL:inst|Add192~13 myArkanoidVHDL:inst|Add192~15 myArkanoidVHDL:inst|Add192~17 myArkanoidVHDL:inst|Add192~19 myArkanoidVHDL:inst|Add192~21 myArkanoidVHDL:inst|Add192~23 myArkanoidVHDL:inst|Add192~25 myArkanoidVHDL:inst|Add192~27 myArkanoidVHDL:inst|Add192~29 myArkanoidVHDL:inst|Add192~31 myArkanoidVHDL:inst|Add192~33 myArkanoidVHDL:inst|Add192~35 myArkanoidVHDL:inst|Add192~37 myArkanoidVHDL:inst|Add192~39 myArkanoidVHDL:inst|Add192~41 myArkanoidVHDL:inst|Add192~43 myArkanoidVHDL:inst|Add192~45 myArkanoidVHDL:inst|Add192~47 myArkanoidVHDL:inst|Add192~49 myArkanoidVHDL:inst|Add192~51 myArkanoidVHDL:inst|Add192~53 myArkanoidVHDL:inst|Add192~55 myArkanoidVHDL:inst|Add192~57 myArkanoidVHDL:inst|Add192~59 myArkanoidVHDL:inst|Add192~60 myArkanoidVHDL:inst|Equal65~5 myArkanoidVHDL:inst|Equal65~6 myArkanoidVHDL:inst|process_0~1361 myArkanoidVHDL:inst|Add193~1 myArkanoidVHDL:inst|Add193~2 myArkanoidVHDL:inst|Add195~1 myArkanoidVHDL:inst|Add195~3 myArkanoidVHDL:inst|Add195~5 myArkanoidVHDL:inst|Add195~7 myArkanoidVHDL:inst|Add195~9 myArkanoidVHDL:inst|Add195~11 myArkanoidVHDL:inst|Add195~13 myArkanoidVHDL:inst|Add195~15 myArkanoidVHDL:inst|Add195~17 myArkanoidVHDL:inst|Add195~19 myArkanoidVHDL:inst|Add195~21 myArkanoidVHDL:inst|Add195~23 myArkanoidVHDL:inst|Add195~25 myArkanoidVHDL:inst|Add195~27 myArkanoidVHDL:inst|Add195~29 myArkanoidVHDL:inst|Add195~31 myArkanoidVHDL:inst|Add195~33 myArkanoidVHDL:inst|Add195~35 myArkanoidVHDL:inst|Add195~37 myArkanoidVHDL:inst|Add195~39 myArkanoidVHDL:inst|Add195~41 myArkanoidVHDL:inst|Add195~43 myArkanoidVHDL:inst|Add195~45 myArkanoidVHDL:inst|Add195~47 myArkanoidVHDL:inst|Add195~49 myArkanoidVHDL:inst|Add195~51 myArkanoidVHDL:inst|Add195~53 myArkanoidVHDL:inst|Add195~55 myArkanoidVHDL:inst|Add195~57 myArkanoidVHDL:inst|Add195~59 myArkanoidVHDL:inst|Add195~60 myArkanoidVHDL:inst|Equal66~4 myArkanoidVHDL:inst|Equal66~5 myArkanoidVHDL:inst|process_0~5472 myArkanoidVHDL:inst|Add196~1 myArkanoidVHDL:inst|Add196~2 myArkanoidVHDL:inst|Add198~1 myArkanoidVHDL:inst|Add198~3 myArkanoidVHDL:inst|Add198~5 myArkanoidVHDL:inst|Add198~7 myArkanoidVHDL:inst|Add198~9 myArkanoidVHDL:inst|Add198~11 myArkanoidVHDL:inst|Add198~13 myArkanoidVHDL:inst|Add198~15 myArkanoidVHDL:inst|Add198~17 myArkanoidVHDL:inst|Add198~19 myArkanoidVHDL:inst|Add198~21 myArkanoidVHDL:inst|Add198~23 myArkanoidVHDL:inst|Add198~25 myArkanoidVHDL:inst|Add198~27 myArkanoidVHDL:inst|Add198~29 myArkanoidVHDL:inst|Add198~31 myArkanoidVHDL:inst|Add198~33 myArkanoidVHDL:inst|Add198~35 myArkanoidVHDL:inst|Add198~37 myArkanoidVHDL:inst|Add198~39 myArkanoidVHDL:inst|Add198~41 myArkanoidVHDL:inst|Add198~43 myArkanoidVHDL:inst|Add198~45 myArkanoidVHDL:inst|Add198~47 myArkanoidVHDL:inst|Add198~49 myArkanoidVHDL:inst|Add198~51 myArkanoidVHDL:inst|Add198~53 myArkanoidVHDL:inst|Add198~55 myArkanoidVHDL:inst|Add198~57 myArkanoidVHDL:inst|Add198~59 myArkanoidVHDL:inst|Add198~60 myArkanoidVHDL:inst|Equal67~5 myArkanoidVHDL:inst|Equal67~15 myArkanoidVHDL:inst|process_0~5484 myArkanoidVHDL:inst|Add199~1 myArkanoidVHDL:inst|Add199~2 myArkanoidVHDL:inst|Add201~1 myArkanoidVHDL:inst|Add201~3 myArkanoidVHDL:inst|Add201~5 myArkanoidVHDL:inst|Add201~7 myArkanoidVHDL:inst|Add201~9 myArkanoidVHDL:inst|Add201~11 myArkanoidVHDL:inst|Add201~13 myArkanoidVHDL:inst|Add201~15 myArkanoidVHDL:inst|Add201~17 myArkanoidVHDL:inst|Add201~19 myArkanoidVHDL:inst|Add201~21 myArkanoidVHDL:inst|Add201~23 myArkanoidVHDL:inst|Add201~25 myArkanoidVHDL:inst|Add201~27 myArkanoidVHDL:inst|Add201~29 myArkanoidVHDL:inst|Add201~31 myArkanoidVHDL:inst|Add201~33 myArkanoidVHDL:inst|Add201~35 myArkanoidVHDL:inst|Add201~37 myArkanoidVHDL:inst|Add201~39 myArkanoidVHDL:inst|Add201~41 myArkanoidVHDL:inst|Add201~43 myArkanoidVHDL:inst|Add201~45 myArkanoidVHDL:inst|Add201~47 myArkanoidVHDL:inst|Add201~49 myArkanoidVHDL:inst|Add201~51 myArkanoidVHDL:inst|Add201~53 myArkanoidVHDL:inst|Add201~55 myArkanoidVHDL:inst|Add201~57 myArkanoidVHDL:inst|Add201~59 myArkanoidVHDL:inst|Add201~60 myArkanoidVHDL:inst|Equal68~2 myArkanoidVHDL:inst|Equal68~13 myArkanoidVHDL:inst|process_0~1367 myArkanoidVHDL:inst|Add202~1 myArkanoidVHDL:inst|Add202~2 myArkanoidVHDL:inst|Add204~1 myArkanoidVHDL:inst|Add204~3 myArkanoidVHDL:inst|Add204~5 myArkanoidVHDL:inst|Add204~7 myArkanoidVHDL:inst|Add204~9 myArkanoidVHDL:inst|Add204~11 myArkanoidVHDL:inst|Add204~13 myArkanoidVHDL:inst|Add204~15 myArkanoidVHDL:inst|Add204~17 myArkanoidVHDL:inst|Add204~19 myArkanoidVHDL:inst|Add204~21 myArkanoidVHDL:inst|Add204~23 myArkanoidVHDL:inst|Add204~25 myArkanoidVHDL:inst|Add204~27 myArkanoidVHDL:inst|Add204~29 myArkanoidVHDL:inst|Add204~31 myArkanoidVHDL:inst|Add204~33 myArkanoidVHDL:inst|Add204~35 myArkanoidVHDL:inst|Add204~37 myArkanoidVHDL:inst|Add204~39 myArkanoidVHDL:inst|Add204~41 myArkanoidVHDL:inst|Add204~43 myArkanoidVHDL:inst|Add204~45 myArkanoidVHDL:inst|Add204~47 myArkanoidVHDL:inst|Add204~49 myArkanoidVHDL:inst|Add204~51 myArkanoidVHDL:inst|Add204~53 myArkanoidVHDL:inst|Add204~55 myArkanoidVHDL:inst|Add204~57 myArkanoidVHDL:inst|Add204~59 myArkanoidVHDL:inst|Add204~60 myArkanoidVHDL:inst|Equal69~2 myArkanoidVHDL:inst|Equal69~13 myArkanoidVHDL:inst|process_0~1369 myArkanoidVHDL:inst|Add205~1 myArkanoidVHDL:inst|Add205~2 myArkanoidVHDL:inst|Add207~1 myArkanoidVHDL:inst|Add207~3 myArkanoidVHDL:inst|Add207~5 myArkanoidVHDL:inst|Add207~7 myArkanoidVHDL:inst|Add207~9 myArkanoidVHDL:inst|Add207~11 myArkanoidVHDL:inst|Add207~13 myArkanoidVHDL:inst|Add207~15 myArkanoidVHDL:inst|Add207~17 myArkanoidVHDL:inst|Add207~19 myArkanoidVHDL:inst|Add207~21 myArkanoidVHDL:inst|Add207~23 myArkanoidVHDL:inst|Add207~25 myArkanoidVHDL:inst|Add207~27 myArkanoidVHDL:inst|Add207~29 myArkanoidVHDL:inst|Add207~31 myArkanoidVHDL:inst|Add207~33 myArkanoidVHDL:inst|Add207~35 myArkanoidVHDL:inst|Add207~37 myArkanoidVHDL:inst|Add207~39 myArkanoidVHDL:inst|Add207~41 myArkanoidVHDL:inst|Add207~43 myArkanoidVHDL:inst|Add207~45 myArkanoidVHDL:inst|Add207~47 myArkanoidVHDL:inst|Add207~49 myArkanoidVHDL:inst|Add207~51 myArkanoidVHDL:inst|Add207~53 myArkanoidVHDL:inst|Add207~55 myArkanoidVHDL:inst|Add207~57 myArkanoidVHDL:inst|Add207~59 myArkanoidVHDL:inst|Add207~60 myArkanoidVHDL:inst|Equal70~5 myArkanoidVHDL:inst|Equal70~15 myArkanoidVHDL:inst|process_0~5503 myArkanoidVHDL:inst|Add208~1 myArkanoidVHDL:inst|Add208~2 myArkanoidVHDL:inst|Add210~1 myArkanoidVHDL:inst|Add210~3 myArkanoidVHDL:inst|Add210~5 myArkanoidVHDL:inst|Add210~7 myArkanoidVHDL:inst|Add210~9 myArkanoidVHDL:inst|Add210~11 myArkanoidVHDL:inst|Add210~13 myArkanoidVHDL:inst|Add210~15 myArkanoidVHDL:inst|Add210~17 myArkanoidVHDL:inst|Add210~19 myArkanoidVHDL:inst|Add210~21 myArkanoidVHDL:inst|Add210~23 myArkanoidVHDL:inst|Add210~25 myArkanoidVHDL:inst|Add210~27 myArkanoidVHDL:inst|Add210~29 myArkanoidVHDL:inst|Add210~31 myArkanoidVHDL:inst|Add210~33 myArkanoidVHDL:inst|Add210~35 myArkanoidVHDL:inst|Add210~37 myArkanoidVHDL:inst|Add210~39 myArkanoidVHDL:inst|Add210~41 myArkanoidVHDL:inst|Add210~43 myArkanoidVHDL:inst|Add210~45 myArkanoidVHDL:inst|Add210~47 myArkanoidVHDL:inst|Add210~49 myArkanoidVHDL:inst|Add210~51 myArkanoidVHDL:inst|Add210~53 myArkanoidVHDL:inst|Add210~55 myArkanoidVHDL:inst|Add210~57 myArkanoidVHDL:inst|Add210~59 myArkanoidVHDL:inst|Add210~60 myArkanoidVHDL:inst|Equal71~4 myArkanoidVHDL:inst|Equal71~13 myArkanoidVHDL:inst|process_0~5506 myArkanoidVHDL:inst|Add211~1 myArkanoidVHDL:inst|Add211~2 myArkanoidVHDL:inst|Add213~1 myArkanoidVHDL:inst|Add213~3 myArkanoidVHDL:inst|Add213~5 myArkanoidVHDL:inst|Add213~7 myArkanoidVHDL:inst|Add213~9 myArkanoidVHDL:inst|Add213~11 myArkanoidVHDL:inst|Add213~13 myArkanoidVHDL:inst|Add213~15 myArkanoidVHDL:inst|Add213~17 myArkanoidVHDL:inst|Add213~19 myArkanoidVHDL:inst|Add213~21 myArkanoidVHDL:inst|Add213~23 myArkanoidVHDL:inst|Add213~25 myArkanoidVHDL:inst|Add213~27 myArkanoidVHDL:inst|Add213~29 myArkanoidVHDL:inst|Add213~31 myArkanoidVHDL:inst|Add213~33 myArkanoidVHDL:inst|Add213~35 myArkanoidVHDL:inst|Add213~37 myArkanoidVHDL:inst|Add213~39 myArkanoidVHDL:inst|Add213~41 myArkanoidVHDL:inst|Add213~43 myArkanoidVHDL:inst|Add213~45 myArkanoidVHDL:inst|Add213~47 myArkanoidVHDL:inst|Add213~49 myArkanoidVHDL:inst|Add213~51 myArkanoidVHDL:inst|Add213~53 myArkanoidVHDL:inst|Add213~55 myArkanoidVHDL:inst|Add213~57 myArkanoidVHDL:inst|Add213~59 myArkanoidVHDL:inst|Add213~60 myArkanoidVHDL:inst|Equal72~5 myArkanoidVHDL:inst|Equal72~15 myArkanoidVHDL:inst|process_0~5510 myArkanoidVHDL:inst|Add214~1 myArkanoidVHDL:inst|Add214~2 myArkanoidVHDL:inst|Add216~1 myArkanoidVHDL:inst|Add216~3 myArkanoidVHDL:inst|Add216~5 myArkanoidVHDL:inst|Add216~7 myArkanoidVHDL:inst|Add216~9 myArkanoidVHDL:inst|Add216~11 myArkanoidVHDL:inst|Add216~13 myArkanoidVHDL:inst|Add216~15 myArkanoidVHDL:inst|Add216~17 myArkanoidVHDL:inst|Add216~19 myArkanoidVHDL:inst|Add216~21 myArkanoidVHDL:inst|Add216~23 myArkanoidVHDL:inst|Add216~25 myArkanoidVHDL:inst|Add216~27 myArkanoidVHDL:inst|Add216~29 myArkanoidVHDL:inst|Add216~31 myArkanoidVHDL:inst|Add216~33 myArkanoidVHDL:inst|Add216~35 myArkanoidVHDL:inst|Add216~37 myArkanoidVHDL:inst|Add216~39 myArkanoidVHDL:inst|Add216~41 myArkanoidVHDL:inst|Add216~43 myArkanoidVHDL:inst|Add216~45 myArkanoidVHDL:inst|Add216~47 myArkanoidVHDL:inst|Add216~49 myArkanoidVHDL:inst|Add216~51 myArkanoidVHDL:inst|Add216~53 myArkanoidVHDL:inst|Add216~55 myArkanoidVHDL:inst|Add216~57 myArkanoidVHDL:inst|Add216~59 myArkanoidVHDL:inst|Add216~60 myArkanoidVHDL:inst|Equal73~2 myArkanoidVHDL:inst|Equal73~13 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add217~1 myArkanoidVHDL:inst|Add217~2 myArkanoidVHDL:inst|Add219~1 myArkanoidVHDL:inst|Add219~3 myArkanoidVHDL:inst|Add219~5 myArkanoidVHDL:inst|Add219~7 myArkanoidVHDL:inst|Add219~9 myArkanoidVHDL:inst|Add219~11 myArkanoidVHDL:inst|Add219~13 myArkanoidVHDL:inst|Add219~15 myArkanoidVHDL:inst|Add219~17 myArkanoidVHDL:inst|Add219~19 myArkanoidVHDL:inst|Add219~21 myArkanoidVHDL:inst|Add219~23 myArkanoidVHDL:inst|Add219~25 myArkanoidVHDL:inst|Add219~27 myArkanoidVHDL:inst|Add219~29 myArkanoidVHDL:inst|Add219~31 myArkanoidVHDL:inst|Add219~33 myArkanoidVHDL:inst|Add219~35 myArkanoidVHDL:inst|Add219~37 myArkanoidVHDL:inst|Add219~39 myArkanoidVHDL:inst|Add219~41 myArkanoidVHDL:inst|Add219~43 myArkanoidVHDL:inst|Add219~45 myArkanoidVHDL:inst|Add219~47 myArkanoidVHDL:inst|Add219~49 myArkanoidVHDL:inst|Add219~51 myArkanoidVHDL:inst|Add219~53 myArkanoidVHDL:inst|Add219~54 myArkanoidVHDL:inst|Equal74~10 myArkanoidVHDL:inst|Equal74~11 myArkanoidVHDL:inst|Equal74~12 myArkanoidVHDL:inst|process_0~1379 myArkanoidVHDL:inst|Add220~1 myArkanoidVHDL:inst|Add220~2 myArkanoidVHDL:inst|Add222~3 myArkanoidVHDL:inst|Add222~5 myArkanoidVHDL:inst|Add222~7 myArkanoidVHDL:inst|Add222~9 myArkanoidVHDL:inst|Add222~11 myArkanoidVHDL:inst|Add222~13 myArkanoidVHDL:inst|Add222~15 myArkanoidVHDL:inst|Add222~17 myArkanoidVHDL:inst|Add222~19 myArkanoidVHDL:inst|Add222~21 myArkanoidVHDL:inst|Add222~23 myArkanoidVHDL:inst|Add222~25 myArkanoidVHDL:inst|Add222~27 myArkanoidVHDL:inst|Add222~29 myArkanoidVHDL:inst|Add222~31 myArkanoidVHDL:inst|Add222~33 myArkanoidVHDL:inst|Add222~35 myArkanoidVHDL:inst|Add222~37 myArkanoidVHDL:inst|Add222~39 myArkanoidVHDL:inst|Add222~41 myArkanoidVHDL:inst|Add222~43 myArkanoidVHDL:inst|Add222~45 myArkanoidVHDL:inst|Add222~47 myArkanoidVHDL:inst|Add222~49 myArkanoidVHDL:inst|Add222~50 myArkanoidVHDL:inst|process_0~6023 myArkanoidVHDL:inst|process_0~6024 myArkanoidVHDL:inst|process_0~6026 myArkanoidVHDL:inst|process_0~6053 myArkanoidVHDL:inst|process_0~6060 myArkanoidVHDL:inst|process_0~6063 myArkanoidVHDL:inst|Add223~127 myArkanoidVHDL:inst|Add223~129 myArkanoidVHDL:inst|Add223~131 myArkanoidVHDL:inst|Add223~133 myArkanoidVHDL:inst|Add223~135 myArkanoidVHDL:inst|Add223~137 myArkanoidVHDL:inst|Add223~139 myArkanoidVHDL:inst|Add223~141 myArkanoidVHDL:inst|Add223~143 myArkanoidVHDL:inst|Add223~144 myArkanoidVHDL:inst|ballPositionH~1140 myArkanoidVHDL:inst|ballPositionH~1141 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6196 myArkanoidVHDL:inst|red0_signal~1242 myArkanoidVHDL:inst|red1_signal~1130 myArkanoidVHDL:inst|red3_signal~1004 myArkanoidVHDL:inst|green3_signal~1203 myArkanoidVHDL:inst|green3_signal~1210 myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "50 " "Info: Average interconnect usage is 50% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 57% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:27 " "Info: Fitter routing operations ending: elapsed time is 00:05:27" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Warning: Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_a11 0 " "Info: Pin \"pin_a11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "9in_b11 0 " "Info: Pin \"9in_b11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_d9 0 " "Info: Pin \"pin_d9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_b8 0 " "Info: Pin \"pin_b8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_a9 0 " "Info: Pin \"pin_a9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_c9 0 " "Info: Pin \"pin_c9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_c10 0 " "Info: Pin \"pin_c10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_d11 0 " "Info: Pin \"pin_d11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_a7 0 " "Info: Pin \"pin_a7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_b9 0 " "Info: Pin \"pin_b9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_a10 0 " "Info: Pin \"pin_a10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_b7 0 " "Info: Pin \"pin_b7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_a8 0 " "Info: Pin \"pin_a8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_b10 0 " "Info: Pin \"pin_b10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[6\] 0 " "Info: Pin \"led1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[5\] 0 " "Info: Pin \"led1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[4\] 0 " "Info: Pin \"led1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[3\] 0 " "Info: Pin \"led1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[2\] 0 " "Info: Pin \"led1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[1\] 0 " "Info: Pin \"led1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[0\] 0 " "Info: Pin \"led1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[6\] 0 " "Info: Pin \"led2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[5\] 0 " "Info: Pin \"led2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[4\] 0 " "Info: Pin \"led2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[3\] 0 " "Info: Pin \"led2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[2\] 0 " "Info: Pin \"led2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[1\] 0 " "Info: Pin \"led2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[0\] 0 " "Info: Pin \"led2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[6\] 0 " "Info: Pin \"led3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[5\] 0 " "Info: Pin \"led3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[4\] 0 " "Info: Pin \"led3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[3\] 0 " "Info: Pin \"led3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[2\] 0 " "Info: Pin \"led3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[1\] 0 " "Info: Pin \"led3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[0\] 0 " "Info: Pin \"led3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4\[6\] 0 " "Info: Pin \"led4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4\[5\] 0 " "Info: Pin \"led4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4\[4\] 0 " "Info: Pin \"led4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4\[3\] 0 " "Info: Pin \"led4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4\[2\] 0 " "Info: Pin \"led4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4\[1\] 0 " "Info: Pin \"led4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4\[0\] 0 " "Info: Pin \"led4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "21 " "Warning: Following 21 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2\[6\] VCC " "Info: Pin led2\[6\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led2[6] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led2\[6\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 448 912 1088 464 "led2\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2\[5\] VCC " "Info: Pin led2\[5\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led2[5] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led2\[5\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 448 912 1088 464 "led2\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2\[4\] VCC " "Info: Pin led2\[4\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led2[4] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led2\[4\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 448 912 1088 464 "led2\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2\[3\] VCC " "Info: Pin led2\[3\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led2[3] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led2\[3\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 448 912 1088 464 "led2\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2\[2\] VCC " "Info: Pin led2\[2\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led2[2] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led2\[2\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 448 912 1088 464 "led2\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2\[1\] VCC " "Info: Pin led2\[1\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led2[1] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led2\[1\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 448 912 1088 464 "led2\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2\[0\] VCC " "Info: Pin led2\[0\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led2[0] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led2\[0\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 448 912 1088 464 "led2\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led3\[6\] VCC " "Info: Pin led3\[6\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led3[6] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led3\[6\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 488 912 1088 504 "led3\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led3\[5\] VCC " "Info: Pin led3\[5\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led3[5] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led3\[5\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 488 912 1088 504 "led3\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led3\[4\] VCC " "Info: Pin led3\[4\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led3[4] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led3\[4\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 488 912 1088 504 "led3\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led3\[3\] VCC " "Info: Pin led3\[3\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led3[3] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led3\[3\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 488 912 1088 504 "led3\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led3\[2\] VCC " "Info: Pin led3\[2\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led3[2] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led3\[2\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 488 912 1088 504 "led3\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led3\[1\] VCC " "Info: Pin led3\[1\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led3[1] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led3\[1\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 488 912 1088 504 "led3\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led3\[0\] VCC " "Info: Pin led3\[0\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led3[0] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led3\[0\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 488 912 1088 504 "led3\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led4\[6\] VCC " "Info: Pin led4\[6\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led4[6] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led4\[6\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 528 912 1088 544 "led4\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led4\[5\] VCC " "Info: Pin led4\[5\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led4[5] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led4\[5\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 528 912 1088 544 "led4\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led4\[4\] VCC " "Info: Pin led4\[4\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led4[4] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led4\[4\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 528 912 1088 544 "led4\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led4\[3\] VCC " "Info: Pin led4\[3\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led4[3] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led4\[3\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 528 912 1088 544 "led4\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led4\[2\] VCC " "Info: Pin led4\[2\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led4[2] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led4\[2\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 528 912 1088 544 "led4\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led4\[1\] VCC " "Info: Pin led4\[1\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led4[1] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led4\[1\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 528 912 1088 544 "led4\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led4\[0\] VCC " "Info: Pin led4\[0\] has VCC driving its datain port" {  } { { "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/programmi win7/alterasoft/quartus/bin/pin_planner.ppl" { led4[0] } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "led4\[0\]" } } } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 528 912 1088 544 "led4\[6..0\]" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { led4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 22:10:45 2009 " "Info: Processing ended: Tue Oct 27 22:10:45 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:08:27 " "Info: Elapsed time: 00:08:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:15 " "Info: Total CPU time (on all processors): 00:08:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
