// Seed: 892831943
module module_0 (
    output wor id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3
    , id_6,
    input supply0 id_4
);
  assign id_3 = id_2;
  assign id_3 = 1;
  assign id_0 = id_6[1-1];
endmodule
module module_1 #(
    parameter id_17 = 32'd55,
    parameter id_18 = 32'd90
) (
    input tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri0 id_3
    , id_15,
    input wor id_4,
    input supply0 id_5,
    output wor id_6,
    output tri1 id_7,
    input tri1 id_8,
    output wor id_9
    , id_16,
    input supply1 id_10,
    output wor id_11,
    input wire id_12,
    input uwire id_13
);
  generate
    defparam id_17.id_18 = id_16;
  endgenerate
  module_0(
      id_7, id_2, id_4, id_3, id_2
  );
endmodule
