TRACE::2023-12-26.23:02:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-12-26.23:02:28::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper"
		}]
}
TRACE::2023-12-26.23:02:28::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-12-26.23:02:28::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-26.23:02:28::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-12-26.23:02:28::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:28::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-12-26.23:02:28::SCWPlatform::Generating the sources  .
TRACE::2023-12-26.23:02:28::SCWBDomain::Generating boot domain sources.
TRACE::2023-12-26.23:02:28::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:28::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-26.23:02:28::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::mss does not exists at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::Creating sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::Adding the swdes entry, created swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::updating the scw layer changes to swdes at   E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::Writing mss at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-12-26.23:02:28::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-12-26.23:02:28::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-12-26.23:02:28::SCWBDomain::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-12-26.23:02:33::SCWPlatform::Generating sources Done.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-26.23:02:33::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-12-26.23:02:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-26.23:02:33::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-26.23:02:33::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-12-26.23:02:33::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::mss does not exists at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Creating sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Adding the swdes entry, created swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::updating the scw layer changes to swdes at   E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Writing mss at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:02:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-12-26.23:02:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:02:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-12-26.23:02:33::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-26.23:02:33::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2023-12-26.23:02:33::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-26.23:02:33::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2023-12-26.23:02:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-12-26.23:02:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-12-26.23:02:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-12-26.23:02:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-12-26.23:02:33::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:02:33::SCWSystem::Not a boot domain 
LOG::2023-12-26.23:02:33::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:02:33::SCWDomain::Generating domain artifcats
TRACE::2023-12-26.23:02:33::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-26.23:02:33::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2023-12-26.23:02:33::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-12-26.23:02:33::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:02:33::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-26.23:02:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-26.23:02:33::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:02:33::SCWMssOS::skipping the bsp build ... 
TRACE::2023-12-26.23:02:33::SCWMssOS::Copying to export directory.
TRACE::2023-12-26.23:02:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-26.23:02:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-12-26.23:02:33::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-12-26.23:02:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:02:33::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2023-12-26.23:02:33::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2023-12-26.23:02:33::SCWPlatform::Started preparing the platform 
TRACE::2023-12-26.23:02:33::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2023-12-26.23:02:33::SCWSystem::dir created 
TRACE::2023-12-26.23:02:33::SCWSystem::Writing the bif 
TRACE::2023-12-26.23:02:33::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-26.23:02:33::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-26.23:02:33::SCWPlatform::Completed generating the platform
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-26.23:02:34::SCWPlatform::updated the xpfm file.
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-26.23:02:34::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2023-12-26.23:02:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-26.23:02:34::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2023-12-26.23:02:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:02:34::SCWDomain::Generating domain artifcats
TRACE::2023-12-26.23:02:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-26.23:02:34::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2023-12-26.23:02:34::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-12-26.23:02:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:02:34::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-26.23:02:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-26.23:02:34::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:02:34::SCWMssOS::skipping the bsp build ... 
TRACE::2023-12-26.23:02:34::SCWMssOS::Copying to export directory.
TRACE::2023-12-26.23:02:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-26.23:02:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-12-26.23:02:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-12-26.23:02:34::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:02:34::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2023-12-26.23:02:34::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2023-12-26.23:02:34::SCWPlatform::Started preparing the platform 
TRACE::2023-12-26.23:02:34::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2023-12-26.23:02:34::SCWSystem::dir created 
TRACE::2023-12-26.23:02:34::SCWSystem::Writing the bif 
TRACE::2023-12-26.23:02:34::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-26.23:02:34::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-26.23:02:34::SCWPlatform::Completed generating the platform
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-26.23:02:34::SCWPlatform::updated the xpfm file.
LOG::2023-12-26.23:03:21::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2023-12-26.23:03:21::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-26.23:03:21::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2023-12-26.23:03:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-12-26.23:03:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-12-26.23:03:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-12-26.23:03:21::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-12-26.23:03:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:21::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:21::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:21::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:21::SCWBDomain::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-12-26.23:03:21::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-26.23:03:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-12-26.23:03:21::SCWBDomain::System Command Ran  E:&  cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-12-26.23:03:21::SCWBDomain::make: Entering directory 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-12-26.23:03:21::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-12-26.23:03:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:21::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:22::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:22::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-12-26.23:03:22::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-12-26.23:03:22::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-12-26.23:03:22::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-12-26.23:03:22::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:22::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:22::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:22::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:22::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:22::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:22::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:23::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:23::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-12-26.23:03:23::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:23::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:23::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-12-26.23:03:23::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-12-26.23:03:23::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-12-26.23:03:23::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-12-26.23:03:23::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:24::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:24::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:24::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:24::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:24::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:24::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-12-26.23:03:24::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-12-26.23:03:24::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:24::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-12-26.23:03:24::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-12-26.23:03:24::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:24::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:24::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:24::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:24::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:24::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:25::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:25::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:25::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-12-26.23:03:25::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-12-26.23:03:25::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:25::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:25::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-12-26.23:03:25::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-12-26.23:03:25::SCWBDomain::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:25::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:25::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:27::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-12-26.23:03:27::SCWBDomain::make --no-print-directory archive

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-12-26.23:03:27::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-12-26.23:03:27::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-12-26.23:03:27::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-12-26.23:03:27::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-12-26.23:03:27::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-12-26.23:03:27::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-12-26.23:03:27::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-12-26.23:03:27::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2023-12-26.23:03:27::SCWBDomain::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2023-12-26.23:03:27::SCWBDomain::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2023-12-26.23:03:27::SCWBDomain::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2023-12-26.23:03:27::SCWBDomain::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-12-26.23:03:27::SCWBDomain:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2023-12-26.23:03:27::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2023-12-26.23:03:27::SCWBDomain::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2023-12-26.23:03:27::SCWBDomain::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2023-12-26.23:03:27::SCWBDomain::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2023-12-26.23:03:27::SCWBDomain::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2023-12-26.23:03:27::SCWBDomain::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2023-12-26.23:03:27::SCWBDomain::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2023-12-26.23:03:27::SCWBDomain::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2023-12-26.23:03:27::SCWBDomain::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2023-12-26.23:03:27::SCWBDomain::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2023-12-26.23:03:27::SCWBDomain::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2023-12-26.23:03:27::SCWBDomain::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2023-12-26.23:03:27::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2023-12-26.23:03:27::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2023-12-26.23:03:27::SCWBDomain::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2023-12-26.23:03:27::SCWBDomain::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2023-12-26.23:03:27::SCWBDomain::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2023-12-26.23:03:27::SCWBDomain::b/xvtc_sinit.o

TRACE::2023-12-26.23:03:27::SCWBDomain::'Finished building libraries'

TRACE::2023-12-26.23:03:27::SCWBDomain::make: Leaving directory 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-12-26.23:03:27::SCWBDomain::exa9_0/include -I.

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-12-26.23:03:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-12-26.23:03:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-12-26.23:03:27::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-12-26.23:03:28::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-12-26.23:03:28::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-12-26.23:03:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-12-26.23:03:28::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-12-26.23:03:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-12-26.23:03:28::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-12-26.23:03:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-12-26.23:03:29::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-12-26.23:03:29::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-12-26.23:03:29::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-12-26.23:03:29::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-12-26.23:03:29::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-12-26.23:03:29::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2023-12-26.23:03:29::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-12-26.23:03:30::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:03:30::SCWSystem::Not a boot domain 
LOG::2023-12-26.23:03:30::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:03:30::SCWDomain::Generating domain artifcats
TRACE::2023-12-26.23:03:30::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-26.23:03:30::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2023-12-26.23:03:30::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-12-26.23:03:30::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-26.23:03:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:30::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:03:30::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-26.23:03:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-26.23:03:30::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:03:30::SCWMssOS::doing bsp build ... 
TRACE::2023-12-26.23:03:30::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-12-26.23:03:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-26.23:03:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-26.23:03:30::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-12-26.23:03:30::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-12-26.23:03:30::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-12-26.23:03:30::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-12-26.23:03:30::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:30::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:30::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-12-26.23:03:30::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-12-26.23:03:30::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-12-26.23:03:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-12-26.23:03:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:30::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:30::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-12-26.23:03:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-12-26.23:03:31::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-12-26.23:03:31::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-12-26.23:03:31::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-26.23:03:33::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-26.23:03:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-12-26.23:03:33::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-12-26.23:03:33::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-12-26.23:03:33::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-12-26.23:03:33::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-12-26.23:03:33::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-12-26.23:03:33::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-12-26.23:03:33::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-12-26.23:03:33::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2023-12-26.23:03:33::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2023-12-26.23:03:33::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2023-12-26.23:03:33::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2023-12-26.23:03:33::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-12-26.23:03:33::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2023-12-26.23:03:33::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2023-12-26.23:03:33::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2023-12-26.23:03:33::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2023-12-26.23:03:33::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2023-12-26.23:03:33::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2023-12-26.23:03:33::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2023-12-26.23:03:33::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2023-12-26.23:03:33::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2023-12-26.23:03:33::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2023-12-26.23:03:33::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2023-12-26.23:03:33::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2023-12-26.23:03:33::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2023-12-26.23:03:33::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2023-12-26.23:03:33::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2023-12-26.23:03:33::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2023-12-26.23:03:33::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2023-12-26.23:03:33::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2023-12-26.23:03:33::SCWMssOS::b/xvtc_sinit.o

TRACE::2023-12-26.23:03:33::SCWMssOS::'Finished building libraries'

TRACE::2023-12-26.23:03:33::SCWMssOS::Copying to export directory.
TRACE::2023-12-26.23:03:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-26.23:03:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-26.23:03:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:03:33::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2023-12-26.23:03:33::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2023-12-26.23:03:33::SCWPlatform::Started preparing the platform 
TRACE::2023-12-26.23:03:33::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2023-12-26.23:03:33::SCWSystem::dir created 
TRACE::2023-12-26.23:03:33::SCWSystem::Writing the bif 
TRACE::2023-12-26.23:03:33::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-26.23:03:33::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-26.23:03:33::SCWPlatform::Completed generating the platform
TRACE::2023-12-26.23:03:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:03:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:03:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:03:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:03:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:03:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-26.23:03:33::SCWPlatform::updated the xpfm file.
TRACE::2023-12-26.23:03:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
