In this project a full verilog code for 2:1 MUX and its testbench are uploaded
