<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\05_Functional_Description\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/05_Functional_Description/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="PMON_Latch_Clock_LCLK__2gorl23dv" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="topic:1;2:126">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="title:1;3:10">PMON Latch Clock (LCLK)</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:1;6:8">The PGMRCLK block also contains eight LCLK generators which can be used
    by the device subsystems to transfer the contents of holding registers and
    clear counters for performance monitoring purposes.<ph audience="DIGIG5_NOKIA" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:1;8:84"> They may also be used as polling mechanisms for
    interrupt aggregation</ph>. Each generator can be individually configured
    to create a periodic LCLK with a period between 625 <ph otherprops="symbolfont" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:2;10:85">µ</ph>s and 2.048 s in 125 <ph otherprops="symbolfont" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:3;10:140">µ</ph>s intervals. Manual LCLK generation is also
    possible in each of the LCLK generators through a register access where an
    individual bit corresponds to each subsystem.<ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:4;12:78">
    Each generated LCLK is created in the 311 MHz clock domain but should be
    treated as a completely asynchronous signal. The generated latch clock
    width from all generators is 15*311 MHz.</ph></p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:2;17:8">The LCLK connections to each device subsystem is show in <xref href="#PMON_Latch_Clock_LCLK__2gorl23dv/Deivce_Subsystem_LCLK_Connections_0guzusl3v" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="xref:1;17:157" type="table"><?ditaot gentext?>Table 1</xref>.
    Each of these LCLKs can be individually sourced from any one of the eight
    LCLK generators.</p>

    <table id="Deivce_Subsystem_LCLK_Connections_0guzusl3v" otherprops="medium_type" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="table:1;21:86">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="title:2;22:14">Device Subsystem LCLK Connections</title>

      <tgroup cols="2" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="tgroup:1;24:24">
        <colspec colname="col1" colwidth="2in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="colspec:1;25:46"/>

        <colspec colname="col2" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="colspec:2;27:31"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="thead:1;29:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:1;30:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:1;31:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:3;31:23">Subsystem</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:2;33:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:4;33:23">LCLK(s)</p></entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="tbody:1;37:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:2;38:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:3;39:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:5;39:23">SAR</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:4;41:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:6;41:23">sar_lclk</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:3;44:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:5;45:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:7;45:23">COREOTN</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:6;47:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:8;47:23">cotn_lclk [4:0]</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:9;47:45">-[4]: lclk_prbs</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:10;47:67">-[3]:
            lclk_ebc</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:11;48:28">-[2]: lclk_pmon<ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:5;48:71"> (FW
            proxy is used for these) </ph> </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:12;49:51">-[1]: lclk_defects
            </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:13;50:20">-[0]: lclk_rcp</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:4;53:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:7;54:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:14;54:23">LINEOTN</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:8;56:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:15;56:23">lotn_lclk [2:0]</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:16;56:45">-[1]: otn_otu_lclk<ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:6;56:91"> (FW proxy is used for these) </ph>
            </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:17;57:20">-[0] lclk<ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:7;57:57"> (SW has access to
            these)</ph> </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:5;61:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:9;62:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:18;62:23">LINEOTN FLEXO</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:10;64:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:19;64:23">lotn_flexo_lclk</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:6;67:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:11;68:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:20;68:23">ENET</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:12;70:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:21;70:23">enet_lclk</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:7;73:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:13;74:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:22;74:23">SYSOTN</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:14;76:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:23;76:23">sotn_lclk [1:0]</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:24;76:45">-[1]: otn_otu_lclk<ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:8;76:91"> (FW proxy is used for these) </ph>
            </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:25;77:20">-[0]: lclk<ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:9;77:58"> (SW has access to
            these)</ph> </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:8;81:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:15;82:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:26;82:23">SYSOTN FLEXO</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:16;84:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:27;84:23">sotn_flexo_lclk</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:9;87:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:17;88:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:28;88:23">MAPOTN</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:18;90:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:29;90:23">motn_lclk</p></entry>
          </row>

          <row audience="DIGIG5_NOKIA" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:10;93:40">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:19;94:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:30;94:23">NFIC</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:20;96:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:31;96:23">nfic_lclk</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:11;99:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:21;100:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:32;100:23">COPI</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:22;102:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:33;102:23">copi_lclk</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:12;105:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:23;106:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:34;106:23">DCPB</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:24;108:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:35;108:23">dcpb_lclk</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:13;111:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:25;112:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:36;112:23">MCPB</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:26;114:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:37;114:23">mcpb_lclk</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="row:14;117:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:27;118:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:38;118:23">ECPB</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="entry:28;120:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:39;120:23">ecpb_lclk</p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:40;126:8">The PMON_SYNC_I device input pin allows for the LCLK generators to be
    individually synchronized to a system wide external signal. The generators
    will resynchronize to PMON_SYNC_I each time a rising edge arrives outside
    of a configurable masking window centered around the expected rising edge.
    This allows for small movements in PMON_SYNC_I to be ignored. In the
    absence of a synchronization signal on the PMON_SYNC_I input, the LCLK
    generators will act as a flywheel (that is, continue to generate latch
    clocks off of the last synchronization signal received on PMON_SYNC_I).
    This fly wheeling behavior allows for low frequency or non periodic
    signals to be used as a synchronization source.<ph audience="DIGIG5_NOKIA" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:10;135:80"> PMON_SYNC_I can also optionally be sourced
    internally (via a MUX) from the Nokia Backplane Framer. </ph> When
    PMON_SYNC_I is not used for synchronization, one LCLK generator can
    optionally be used to synchronize the other seven LCLK generators under
    the assumption that the eight generators are configured to be integer
    multiples of each other.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:41;142:8">The PMON_SYNC_O device output pin allows for the device to be the
    generator (or source) of an external system wide synchronization
    signal.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:42;146:8"><ph class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:11;146:12"> For the AC characteristics of the PMON_SYNC_O and PMON_SYNC_I
    device pins, please see <xref href="../../15_AC_Timing_Characteristics/Topics/PMON_SYNC_I_0gre08xo2.xml#PMON_SYNC_I_0gre08xo2" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="xref:2;147:133" type="topic"><?ditaot gentext?>PMON_SYNC_I</xref>
    and <xref href="../../15_AC_Timing_Characteristics/Topics/PMON_SYNC_O_9gqlmr3w9.xml#PMON_SYNC_O_9gqlmr3w9" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="xref:3;148:113" type="topic"><?ditaot gentext?>PMON_SYNC_O</xref>.</ph></p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:43;150:32">NOTE: the text below is stale and needs to be
    updated but is kept for reference</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:44;153:32">The following PDOX folder contains device
    context on LCLK usage.
    http://bby1dms01/DocMgmt/index.cfm?folder=148528</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:45;157:32">The additional 5 ms and 125 <ph otherprops="symbolfont" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="ph:12;157:88">µ</ph>s LCLKs in COREOTN are for ALUs defect
    status retrieval. This is necessary because we have moved away from
    interrupt bits to a 1-bit counter method for RFRM defects. See PREP
    #204456 and #192614.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\PMON_Latch_Clock_LCLK__2gorl23dv.xml" xtrc="p:46;162:32">PREP 211255 (additional LCLK for SYSOTN and
    LOTN).</p>
  </body>
</topic>