[{"DBLP title": "Network flow-based power optimization under timing constraints in MSV-driven floorplanning.", "DBLP authors": ["Qiang Ma", "Evangeline F. Y. Young"], "year": 2008, "MAG papers": [{"PaperId": 2055798429, "PaperTitle": "network flow based power optimization under timing constraints in msv driven floorplanning", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Linear constraint graph for floorplan optimization with soft blocks.", "DBLP authors": ["Jia Wang", "Hai Zhou"], "year": 2008, "MAG papers": [{"PaperId": 1967949195, "PaperTitle": "linear constraint graph for floorplan optimization with soft blocks", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"northwestern university": 1.0, "illinois institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A novel fixed-outline floorplanner with zero deadspace for hierarchical design.", "DBLP authors": ["Ou He", "Sheqin Dong", "Jinian Bian", "Satoshi Goto", "Chung-Kuan Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2143401110, "PaperTitle": "a novel fixed outline floorplanner with zero deadspace for hierarchical design", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"tsinghua university": 3.0, "university of california san diego": 1.0, "waseda university": 1.0}}], "source": "ES"}, {"DBLP title": "Synthesis from multi-cycle atomic actions as a solution to the timing closure problem.", "DBLP authors": ["Michal Karczmarek", "Arvind"], "year": 2008, "MAG papers": [{"PaperId": 2030220202, "PaperTitle": "synthesis from multi cycle atomic actions as a solution to the timing closure problem", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "To SAT or not to SAT: Ashenhurst decomposition in a large scale.", "DBLP authors": ["Hsuan-Po Lin", "Jie-Hong Roland Jiang", "Ruei-Rung Lee"], "year": 2008, "MAG papers": [{"PaperId": 2030883814, "PaperTitle": "to sat or not to sat ashenhurst decomposition in a large scale", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Boolean factoring and decomposition of logic networks.", "DBLP authors": ["Alan Mishchenko", "Robert K. Brayton", "Satrajit Chatterjee"], "year": 2008, "MAG papers": [{"PaperId": 2063730370, "PaperTitle": "boolean factoring and decomposition of logic networks", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 52, "Affiliations": {"intel": 1.0, "university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "On the numbers of variables to represent sparse logic functions.", "DBLP authors": ["Tsutomu Sasao"], "year": 2008, "MAG papers": [{"PaperId": 2004767189, "PaperTitle": "on the numbers of variables to represent sparse logic functions", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"kyushu institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification.", "DBLP authors": ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "year": 2008, "MAG papers": [{"PaperId": 2111962400, "PaperTitle": "effective ir drop reduction in at speed scan testing using distribution controlling x identification", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"kyushu institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Temperature-aware test scheduling for multiprocessor systems-on-chip.", "DBLP authors": ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "year": 2008, "MAG papers": [{"PaperId": 2125442119, "PaperTitle": "temperature aware test scheduling for multiprocessor systems on chip", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"northwestern university": 5.0, "university of notre dame": 2.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "On capture power-aware test data compression for scan-based testing.", "DBLP authors": ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "year": 2008, "MAG papers": [{"PaperId": 2154471868, "PaperTitle": "on capture power aware test data compression for scan based testing", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"chinese academy of sciences": 1.0, "the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "MAPS: multi-algorithm parallel circuit simulation.", "DBLP authors": ["Xiaoji Ye", "Wei Dong", "Peng Li", "Sani R. Nassif"], "year": 2008, "MAG papers": [{"PaperId": 2086987027, "PaperTitle": "maps multi algorithm parallel circuit simulation", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"ibm": 1.0, "texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Yield-aware hierarchical optimization of large analog integrated circuits.", "DBLP authors": ["Guo Yu", "Peng Li"], "year": 2008, "MAG papers": [{"PaperId": 2084494253, "PaperTitle": "yield aware hierarchical optimization of large analog integrated circuits", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems.", "DBLP authors": ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "year": 2008, "MAG papers": [{"PaperId": 2002936353, "PaperTitle": "model reduction via projection onto nonlinear manifolds with applications to analog circuits and biochemical systems", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 60, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure.", "DBLP authors": ["Huan Ren", "Shantanu Dutt"], "year": 2008, "MAG papers": [{"PaperId": 2159797355, "PaperTitle": "algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "Delay-optimal simultaneous technology mapping and placement with applications to timing optimization.", "DBLP authors": ["Yifang Liu", "Rupesh S. Shelar", "Jiang Hu"], "year": 2008, "MAG papers": [{"PaperId": 2004301588, "PaperTitle": "delay optimal simultaneous technology mapping and placement with applications to timing optimization", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "PaRS: fast and near-optimal grid-based cell sizing for library-based design.", "DBLP authors": ["Tai-Hsuan Wu", "Azadeh Davoodi"], "year": 2008, "MAG papers": [{"PaperId": 2140984465, "PaperTitle": "pars fast and near optimal grid based cell sizing for library based design", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "A polynomial time approximation scheme for timing constrained minimum cost layer assignment.", "DBLP authors": ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "year": 2008, "MAG papers": [{"PaperId": 1971048398, "PaperTitle": "a polynomial time approximation scheme for timing constrained minimum cost layer assignment", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"michigan technological university": 1.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "On the decreasing significance of large standard cells in technology mapping.", "DBLP authors": ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "year": 2008, "MAG papers": [{"PaperId": 2161454431, "PaperTitle": "on the decreasing significance of large standard cells in technology mapping", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Verification of arithmetic datapaths using polynomial function models and congruence solving.", "DBLP authors": ["Neal Tew", "Priyank Kalla", "Namrata Shekhar", "Sivaram Gopalakrishnan"], "year": 2008, "MAG papers": [{"PaperId": 1988410836, "PaperTitle": "verification of arithmetic datapaths using polynomial function models and congruence solving", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of utah": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Automated abstraction by incremental refinement in interpolant-based model checking.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Camurati", "Marco Murciano"], "year": 2008, "MAG papers": [{"PaperId": 2086972254, "PaperTitle": "automated abstraction by incremental refinement in interpolant based model checking", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "A succinct memory model for automated design debugging.", "DBLP authors": ["Brian Keng", "Hratch Mangassarian", "Andreas G. Veneris"], "year": 2008, "MAG papers": [{"PaperId": 2043314294, "PaperTitle": "a succinct memory model for automated design debugging", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "The analysis of cyclic circuits with Boolean satisfiability.", "DBLP authors": ["John D. Backes", "Brian Fett", "Marc D. Riedel"], "year": 2008, "MAG papers": [{"PaperId": 2080137409, "PaperTitle": "the analysis of cyclic circuits with boolean satisfiability", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "System-level power estimation using an on-chip bus performance monitoring unit.", "DBLP authors": ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "year": 2008, "MAG papers": [{"PaperId": 2107537378, "PaperTitle": "system level power estimation using an on chip bus performance monitoring unit", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing.", "DBLP authors": ["Mohammad Ghasemazar", "Massoud Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2101027835, "PaperTitle": "minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate energy breakeven time estimation for run-time power gating.", "DBLP authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "year": 2008, "MAG papers": [{"PaperId": 2045289504, "PaperTitle": "accurate energy breakeven time estimation for run time power gating", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of cincinnati": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits.", "DBLP authors": ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "year": 2008, "MAG papers": [{"PaperId": 2019592163, "PaperTitle": "simultaneous control of power ground current wakeup time and transistor overhead in power gated circuits", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient block-based parameterized timing analysis covering all potentially critical paths.", "DBLP authors": ["Khaled R. Heloue", "Sari Onaissi", "Farid N. Najm"], "year": 2008, "MAG papers": [{"PaperId": 2118791262, "PaperTitle": "efficient block based parameterized timing analysis covering all potentially critical paths", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Adjustment-based modeling for statistical static timing analysis with high dimension of variability.", "DBLP authors": ["Lin Xie", "Azadeh Davoodi", "Jun Zhang", "Tai-Hsuan Wu"], "year": 2008, "MAG papers": [{"PaperId": 2057043484, "PaperTitle": "adjustment based modeling for statistical static timing analysis with high dimension of variability", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "Post-silicon timing characterization by compressed sensing.", "DBLP authors": ["Farinaz Koushanfar", "Petros Boufounos", "Davood Shamsi"], "year": 2008, "MAG papers": [{"PaperId": 1984409747, "PaperTitle": "post silicon timing characterization by compressed sensing", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "Practical, fast Monte Carlo statistical static timing analysis: why and how.", "DBLP authors": ["Amith Singhee", "Sonia Singhal", "Rob A. Rutenbar"], "year": 2008, "MAG papers": [{"PaperId": 2091845619, "PaperTitle": "practical fast monte carlo statistical static timing analysis why and how", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 77, "Affiliations": {"ibm": 1.0, "synopsys": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "On efficient Monte Carlo-based statistical static timing analysis of digital circuits.", "DBLP authors": ["Javid Jaffari", "Mohab Anis"], "year": 2008, "MAG papers": [{"PaperId": 2094744936, "PaperTitle": "on efficient monte carlo based statistical static timing analysis of digital circuits", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "Pyramids: an efficient computational geometry-based approach for timing-driven placement.", "DBLP authors": ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 2043402945, "PaperTitle": "pyramids an efficient computational geometry based approach for timing driven placement", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ibm": 3.0, "university of texas at austin": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Guiding global placement with wire density.", "DBLP authors": ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "year": 2008, "MAG papers": [{"PaperId": 2149625434, "PaperTitle": "guiding global placement with wire density", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Constraint graph-based macro placement for modern mixed-size circuit designs.", "DBLP authors": ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "year": 2008, "MAG papers": [{"PaperId": 2058407220, "PaperTitle": "constraint graph based macro placement for modern mixed size circuit designs", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits.", "DBLP authors": ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "year": 2008, "MAG papers": [{"PaperId": 1986965109, "PaperTitle": "pulse width allocation with clock skew scheduling for optimizing pulsed latch based sequential circuits", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "A novel sequential circuit optimization with clock gating logic.", "DBLP authors": ["Yu-Min Kuo", "Shih-Hung Weng", "Shih-Chieh Chang"], "year": 2008, "MAG papers": [{"PaperId": 1992328013, "PaperTitle": "a novel sequential circuit optimization with clock gating logic", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable and scalably-verifiable sequential synthesis.", "DBLP authors": ["Alan Mishchenko", "Michael L. Case", "Robert K. Brayton", "Stephen Jang"], "year": 2008, "MAG papers": [{"PaperId": 2040632328, "PaperTitle": "scalable and scalably verifiable sequential synthesis", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 70, "Affiliations": {"university of california berkeley": 3.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "System-level thermal aware design of applications with uncertain execution time.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha"], "year": 2008, "MAG papers": [{"PaperId": 1999263024, "PaperTitle": "system level thermal aware design of applications with uncertain execution time", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Proactive temperature balancing for low cost thermal management in MPSoCs.", "DBLP authors": ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "year": 2008, "MAG papers": [{"PaperId": 2056312106, "PaperTitle": "proactive temperature balancing for low cost thermal management in mpsocs", "Year": 2008, "CitationCount": 67, "EstimatedCitation": 89, "Affiliations": {"university of california san diego": 2.0, "sun microsystems": 1.0}}], "source": "ES"}, {"DBLP title": "A framework for predictive dynamic temperature management of microprocessor systems.", "DBLP authors": ["Omer Khan", "Sandip Kundu"], "year": 2008, "MAG papers": [{"PaperId": 2029880924, "PaperTitle": "a framework for predictive dynamic temperature management of microprocessor systems", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "A voltage-frequency island aware energy optimization framework for networks-on-chip.", "DBLP authors": ["Wooyoung Jang", "Duo Ding", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 2163723661, "PaperTitle": "a voltage frequency island aware energy optimization framework for networks on chip", "Year": 2008, "CitationCount": 48, "EstimatedCitation": 94, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design.", "DBLP authors": ["Hamed F. Dadgour", "Vivek De", "Kaustav Banerjee"], "year": 2008, "MAG papers": [{"PaperId": 2026605801, "PaperTitle": "statistical modeling of metal gate work function variability in emerging device technologies and implications for circuit design", "Year": 2008, "CitationCount": 59, "EstimatedCitation": 92, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits.", "DBLP authors": ["Yiming Li", "Chih-Hong Hwang", "Ta-Ching Yeh", "Tien-Yeh Li"], "year": 2008, "MAG papers": [{"PaperId": 1994568800, "PaperTitle": "large scale atomistic approach to random dopant induced characteristic variability in nanoscale cmos digital and high frequency integrated circuits", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects.", "DBLP authors": ["Kuen-Yu Tsai", "Meng-Fu You", "Yi-Chang Lu", "Philip C. W. Ng"], "year": 2008, "MAG papers": [{"PaperId": 2053682162, "PaperTitle": "a new method to improve accuracy of leakage current estimation for transistors with non rectangular gates due to sub wavelength lithography effects", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Linear analysis of random process variability.", "DBLP authors": ["Victoria Wang", "Dejan Markovic"], "year": 2008, "MAG papers": [{"PaperId": 2092404827, "PaperTitle": "linear analysis of random process variability", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Design and optimization of a digital microfluidic biochip for protein crystallization.", "DBLP authors": ["Tao Xu", "Krishnendu Chakrabarty", "Vamsee K. Pamula"], "year": 2008, "MAG papers": [{"PaperId": 2151890631, "PaperTitle": "design and optimization of a digital microfluidic biochip for protein crystallization", "Year": 2008, "CitationCount": 55, "EstimatedCitation": 88, "Affiliations": {"research triangle park": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction.", "DBLP authors": ["Hushrav Mogal", "Kia Bazargan"], "year": 2008, "MAG papers": [{"PaperId": 2112920604, "PaperTitle": "thermal aware floorplanning for task migration enabled active sub threshold leakage reduction", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions.", "DBLP authors": ["Martin Strasser", "Michael Eick", "Helmut Gr\u00e4b", "Ulf Schlichtmann", "Frank M. Johannes"], "year": 2008, "MAG papers": [{"PaperId": 2016160133, "PaperTitle": "deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 69, "Affiliations": {"technische universitat munchen": 5.0}}], "source": "ES"}, {"DBLP title": "Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example.", "DBLP authors": ["Ranko Sredojevic", "Vladimir Stojanovic"], "year": 2008, "MAG papers": [{"PaperId": 2075252848, "PaperTitle": "optimization based framework for simultaneous circuit and system design space exploration a high speed link example", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Breaking the simulation barrier: SRAM evaluation through norm minimization.", "DBLP authors": ["Lara Dolecek", "Masood Qazi", "Devavrat Shah", "Anantha Chandrakasan"], "year": 2008, "MAG papers": [{"PaperId": 2033246483, "PaperTitle": "breaking the simulation barrier sram evaluation through norm minimization", "Year": 2008, "CitationCount": 101, "EstimatedCitation": 136, "Affiliations": {"massachusetts institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Power supply noise aware workload assignment for multi-core systems.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska", "Joseph N. Kozhaya"], "year": 2008, "MAG papers": [{"PaperId": 2154793019, "PaperTitle": "power supply noise aware workload assignment for multi core systems", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ibm": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "NTHU-Route 2.0: a fast and stable global router.", "DBLP authors": ["Yen-Jung Chang", "Yu-Ting Lee", "Ting-Chi Wang"], "year": 2008, "MAG papers": [{"PaperId": 2051611158, "PaperTitle": "nthu route 2 0 a fast and stable global router", "Year": 2008, "CitationCount": 99, "EstimatedCitation": 120, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "FastRoute3.0: a fast and high quality global router based on virtual capacity.", "DBLP authors": ["Yanheng Zhang", "Yue Xu", "Chris Chu"], "year": 2008, "MAG papers": [{"PaperId": 2108721910, "PaperTitle": "fastroute3 0 a fast and high quality global router based on virtual capacity", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "Multi-layer global routing considering via and wire capacities.", "DBLP authors": ["Chin-Hsiung Hsu", "Huang-Yu Chen", "Yao-Wen Chang"], "year": 2008, "MAG papers": [{"PaperId": 2137145481, "PaperTitle": "multi layer global routing considering via and wire capacities", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Race analysis for SystemC using model checking.", "DBLP authors": ["Nicolas Blanc", "Daniel Kroening"], "year": 2008, "MAG papers": [{"PaperId": 2084515345, "PaperTitle": "race analysis for systemc using model checking", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of oxford": 1.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "MC-Sim: an efficient simulation tool for MPSoC designs.", "DBLP authors": ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "year": 2008, "MAG papers": [{"PaperId": 2039401562, "PaperTitle": "mc sim an efficient simulation tool for mpsoc designs", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california los angeles": 6.0}}], "source": "ES"}, {"DBLP title": "Verifying external interrupts of embedded microprocessor in SoC with on-chip bus.", "DBLP authors": ["Fu-Ching Yang", "Jing-Kun Zhong", "Ing-Jer Huang"], "year": 2008, "MAG papers": [{"PaperId": 2081917376, "PaperTitle": "verifying external interrupts of embedded microprocessor in soc with on chip bus", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 3.0}}], "source": "ES"}, {"DBLP title": "SRAM dynamic stability: theory, variability and analysis.", "DBLP authors": ["Wei Dong", "Peng Li", "Garng M. Huang"], "year": 2008, "MAG papers": [{"PaperId": 2018341838, "PaperTitle": "sram dynamic stability theory variability and analysis", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 61, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Impulse sensitivity function analysis of periodic circuits.", "DBLP authors": ["Jaeha Kim", "Brian S. Leibowitz", "Metha Jeeradit"], "year": 2008, "MAG papers": [{"PaperId": 2137796724, "PaperTitle": "impulse sensitivity function analysis of periodic circuits", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"rambus": 3.0}}], "source": "ES"}, {"DBLP title": "Automated extraction of expert knowledge in analog topology selection and sizing.", "DBLP authors": ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "year": 2008, "MAG papers": [{"PaperId": 2035090336, "PaperTitle": "automated extraction of expert knowledge in analog topology selection and sizing", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"solido design automation": 1.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Importance sampled circuit learning ensembles for robust analog IC design.", "DBLP authors": ["Peng Gao", "Trent McConaghy", "Georges G. E. Gielen"], "year": 2008, "MAG papers": [{"PaperId": 2049284158, "PaperTitle": "importance sampled circuit learning ensembles for robust analog ic design", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"katholieke universiteit leuven": 2.0, "solido design automation": 1.0}}], "source": "ES"}, {"DBLP title": "Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization.", "DBLP authors": ["Yesin Ryu", "Taewhan Kim"], "year": 2008, "MAG papers": [{"PaperId": 2036588316, "PaperTitle": "clock buffer polarity assignment combined with clock tree generation for power ground noise minimization", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Decoupling capacitance allocation for timing with statistical noise model and timing analysis.", "DBLP authors": ["Takashi Enami", "Masanori Hashimoto", "Takashi Sato"], "year": 2008, "MAG papers": [{"PaperId": 2132776088, "PaperTitle": "decoupling capacitance allocation for timing with statistical noise model and timing analysis", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"osaka university": 2.0, "tokyo institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Transition-aware decoupling-capacitor allocation in power noise reduction.", "DBLP authors": ["Po-Yuan Chen", "Che-Yu Liu", "TingTing Hwang"], "year": 2008, "MAG papers": [{"PaperId": 2075783893, "PaperTitle": "transition aware decoupling capacitor allocation in power noise reduction", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Placement based multiplier rewiring for cell-based designs.", "DBLP authors": ["Fan Mo", "Robert K. Brayton"], "year": 2008, "MAG papers": [{"PaperId": 2092503069, "PaperTitle": "placement based multiplier rewiring for cell based designs", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Correct-by-construction microarchitectural pipelining.", "DBLP authors": ["Timothy Kam", "Michael Kishinevsky", "Jordi Cortadella", "Marc Galceran Oms"], "year": 2008, "MAG papers": [{"PaperId": 2039217369, "PaperTitle": "correct by construction microarchitectural pipelining", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"intel": 2.0, "polytechnic university of catalonia": 2.0}}], "source": "ES"}, {"DBLP title": "Performance optimization of elastic systems using buffer resizing and buffer insertion.", "DBLP authors": ["Dmitry Bufistov", "Jorge J\u00falvez", "Jordi Cortadella"], "year": 2008, "MAG papers": [{"PaperId": 2053162779, "PaperTitle": "performance optimization of elastic systems using buffer resizing and buffer insertion", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Performance estimation and slack matching for pipelined asynchronous architectures with choice.", "DBLP authors": ["Gennette Gill", "Vishal Gupta", "Montek Singh"], "year": 2008, "MAG papers": [{"PaperId": 2170864378, "PaperTitle": "performance estimation and slack matching for pipelined asynchronous architectures with choice", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of north carolina at chapel hill": 3.0}}], "source": "ES"}, {"DBLP title": "Diastolic arrays: throughput-driven reconfigurable computing.", "DBLP authors": ["Myong Hyon Cho", "Chih-Chi Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"], "year": 2008, "MAG papers": [{"PaperId": 2146052145, "PaperTitle": "diastolic arrays throughput driven reconfigurable computing", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"massachusetts institute of technology": 3.0, "national taiwan university": 1.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "Layout decomposition for double patterning lithography.", "DBLP authors": ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "Hailong Yao"], "year": 2008, "MAG papers": [{"PaperId": 2159287000, "PaperTitle": "layout decomposition for double patterning lithography", "Year": 2008, "CitationCount": 257, "EstimatedCitation": 393, "Affiliations": {"university of texas at austin": 4.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Electrically driven optical proximity correction based on linear programming.", "DBLP authors": ["Shayak Banerjee", "Praveen Elakkumanan", "Lars Liebmann", "Michael Orshansky"], "year": 2008, "MAG papers": [{"PaperId": 2016248058, "PaperTitle": "electrically driven optical proximity correction based on linear programming", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of texas at austin": 2.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique.", "DBLP authors": ["Jinyu Zhang", "Wei Xiong", "Yan Wang", "Zhiping Yu", "Min-Chun Tsai"], "year": 2008, "MAG papers": [{"PaperId": 2001531249, "PaperTitle": "a highly efficient optimization algorithm for pixel manipulation in inverse lithography technique", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"tsinghua university": 4.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Overlay aware interconnect and timing variation modeling for double patterning technology.", "DBLP authors": ["Jae-Seok Yang", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 2148380380, "PaperTitle": "overlay aware interconnect and timing variation modeling for double patterning technology", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 52, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates.", "DBLP authors": ["Alexey Lvov", "Ulrich Finkler"], "year": 2008, "MAG papers": [{"PaperId": 2088651067, "PaperTitle": "exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "BSG-Route: a length-matching router for general topology.", "DBLP authors": ["Tan Yan", "Martin D. F. Wong"], "year": 2008, "MAG papers": [{"PaperId": 2028326940, "PaperTitle": "bsg route a length matching router for general topology", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 56, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Double patterning technology friendly detailed routing.", "DBLP authors": ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 2090972413, "PaperTitle": "double patterning technology friendly detailed routing", "Year": 2008, "CitationCount": 85, "EstimatedCitation": 90, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Routing for chip-package-board co-design considering differential pairs.", "DBLP authors": ["Jia-Wei Fang", "Kuan-Hsien Ho", "Yao-Wen Chang"], "year": 2008, "MAG papers": [{"PaperId": 2090126784, "PaperTitle": "routing for chip package board co design considering differential pairs", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Area-I/O flip-chip routing for chip-package co-design.", "DBLP authors": ["Jia-Wei Fang", "Yao-Wen Chang"], "year": 2008, "MAG papers": [{"PaperId": 2030047835, "PaperTitle": "area i o flip chip routing for chip package co design", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Obstacle-avoiding rectilinear Steiner tree construction.", "DBLP authors": ["Liang Li", "Evangeline F. Y. Young"], "year": 2008, "MAG papers": [{"PaperId": 2077558841, "PaperTitle": "obstacle avoiding rectilinear steiner tree construction", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation of voltage interpolation to address process variations.", "DBLP authors": ["Kevin Brownell", "Gu-Yeon Wei", "David M. Brooks"], "year": 2008, "MAG papers": [{"PaperId": 1969070801, "PaperTitle": "evaluation of voltage interpolation to address process variations", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"harvard university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors.", "DBLP authors": ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "year": 2008, "MAG papers": [{"PaperId": 1991364847, "PaperTitle": "efficient online computation of core speeds to maximize the throughput of thermally constrained multi core processors", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 58, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "ROAdNoC: runtime observability for an adaptive network on chip architecture.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 1985403683, "PaperTitle": "roadnoc runtime observability for an adaptive network on chip architecture", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "FBT: filled buffer technique to reduce code size for VLIW processors.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 2068706751, "PaperTitle": "fbt filled buffer technique to reduce code size for vliw processors", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Advancing supercomputer performance through interconnection topology synthesis.", "DBLP authors": ["Yi Zhu", "Michael B. Taylor", "Scott B. Baden", "Chung-Kuan Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2039988238, "PaperTitle": "advancing supercomputer performance through interconnection topology synthesis", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors.", "DBLP authors": ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"], "year": 2008, "MAG papers": [{"PaperId": 2146183588, "PaperTitle": "texture filter memory a power efficient and scalable texture memory architecture for mobile graphics processors", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"indian institute of technology delhi": 5.0}}], "source": "ES"}, {"DBLP title": "SPM management using Markov chain based data access prediction.", "DBLP authors": ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Ozcan Ozturk"], "year": 2008, "MAG papers": [{"PaperId": 1981307085, "PaperTitle": "spm management using markov chain based data access prediction", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"pennsylvania state university": 2.0, "syracuse university": 1.0, "bilkent university": 1.0}}], "source": "ES"}, {"DBLP title": "Process variation aware system-level task allocation using stochastic ordering of delay distributions.", "DBLP authors": ["Love Singhal", "Elaheh Bozorgzadeh"], "year": 2008, "MAG papers": [{"PaperId": 2039119623, "PaperTitle": "process variation aware system level task allocation using stochastic ordering of delay distributions", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Game-theoretic timing analysis.", "DBLP authors": ["Sanjit A. Seshia", "Alexander Rakhlin"], "year": 2008, "MAG papers": [{"PaperId": 2018161659, "PaperTitle": "game theoretic timing analysis", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Integrated code and data placement in two-dimensional mesh based chip multiprocessors.", "DBLP authors": ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mustafa Karak\u00f6y", "Mary Jane Irwin"], "year": 2008, "MAG papers": [{"PaperId": 2003862996, "PaperTitle": "integrated code and data placement in two dimensional mesh based chip multiprocessors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"imperial college london": 1.0, "pennsylvania state university": 3.0, "syracuse university": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid CMOS-STTRAM non-volatile FPGA: design challenges and optimization approaches.", "DBLP authors": ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "year": 2008, "MAG papers": [{"PaperId": 2091685042, "PaperTitle": "hybrid cmos sttram non volatile fpga design challenges and optimization approaches", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"case western reserve university": 2.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications.", "DBLP authors": ["Tamer Ragheb", "Yehia Massoud"], "year": 2008, "MAG papers": [{"PaperId": 2035576922, "PaperTitle": "on the modeling of resistance in graphene nanoribbon gnr for future interconnect applications", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 63, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "A low-overhead fault tolerance scheme for TSV-based 3D network on chip links.", "DBLP authors": ["Igor Loi", "Subhasish Mitra", "Thomas H. Lee", "Shinobu Fujita", "Luca Benini"], "year": 2008, "MAG papers": [{"PaperId": 2064712157, "PaperTitle": "a low overhead fault tolerance scheme for tsv based 3d network on chip links", "Year": 2008, "CitationCount": 171, "EstimatedCitation": 239, "Affiliations": {"toshiba": 1.0, "university of bologna": 2.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits.", "DBLP authors": ["Nicholas Allec", "Zyad Hassan", "Li Shang", "Robert P. Dick", "Ronggui Yang"], "year": 2008, "MAG papers": [{"PaperId": 2134917771, "PaperTitle": "thermalscope multi scale thermal analysis for nanometer scale integrated circuits", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 59, "Affiliations": {"university of colorado boulder": 3.0, "northwestern university": 1.0, "queen s university": 1.0}}], "source": "ES"}, {"DBLP title": "Parameterized transient thermal behavioral modeling for chip multiprocessors.", "DBLP authors": ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "year": 2008, "MAG papers": [{"PaperId": 2142805152, "PaperTitle": "parameterized transient thermal behavioral modeling for chip multiprocessors", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california riverside": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Temperature aware task sequencing and voltage scaling.", "DBLP authors": ["Ramkumar Jayaseelan", "Tulika Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2069700210, "PaperTitle": "temperature aware task sequencing and voltage scaling", "Year": 2008, "CitationCount": 87, "EstimatedCitation": 118, "Affiliations": {"national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical path selection for at-speed test.", "DBLP authors": ["Vladimir Zolotov", "Jinjun Xiong", "Hanif Fatemi", "Chandu Visweswariah"], "year": 2008, "MAG papers": [{"PaperId": 2162484339, "PaperTitle": "statistical path selection for at speed test", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 52, "Affiliations": {"ibm": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Power supply signal calibration techniques for improving detection resolution to hardware Trojans.", "DBLP authors": ["Reza M. Rad", "Xiaoxiao Wang", "Mohammad Tehranipoor", "Jim Plusquellic"], "year": 2008, "MAG papers": [{"PaperId": 2073203474, "PaperTitle": "power supply signal calibration techniques for improving detection resolution to hardware trojans", "Year": 2008, "CitationCount": 135, "EstimatedCitation": 204, "Affiliations": {"university of new mexico": 1.0, "university of maryland baltimore": 1.0, "university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Path-RO: a novel on-chip critical path delay measurement under process variations.", "DBLP authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Ramyanshu Datta"], "year": 2008, "MAG papers": [{"PaperId": 1979194489, "PaperTitle": "path ro a novel on chip critical path delay measurement under process variations", "Year": 2008, "CitationCount": 72, "EstimatedCitation": 110, "Affiliations": {"texas instruments": 1.0, "university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2008, "MAG papers": [{"PaperId": 2045044333, "PaperTitle": "multigrid on gpu tackling power grid analysis on parallel simt platforms", "Year": 2008, "CitationCount": 103, "EstimatedCitation": 134, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient and accurate eye diagram prediction for high speed signaling.", "DBLP authors": ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"], "year": 2008, "MAG papers": [{"PaperId": 2146641106, "PaperTitle": "efficient and accurate eye diagram prediction for high speed signaling", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"university of california berkeley": 1.0, "tsinghua university": 1.0, "university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "A capacitance solver for incremental variation-aware extraction.", "DBLP authors": ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "year": 2008, "MAG papers": [{"PaperId": 2132766776, "PaperTitle": "a capacitance solver for incremental variation aware extraction", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"massachusetts institute of technology": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Lightweight secure PUFs.", "DBLP authors": ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2008, "MAG papers": [{"PaperId": 2171762889, "PaperTitle": "lightweight secure pufs", "Year": 2008, "CitationCount": 229, "EstimatedCitation": 337, "Affiliations": {"university of california los angeles": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware protection and authentication through netlist level obfuscation.", "DBLP authors": ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "year": 2008, "MAG papers": [{"PaperId": 2028522822, "PaperTitle": "hardware protection and authentication through netlist level obfuscation", "Year": 2008, "CitationCount": 120, "EstimatedCitation": 146, "Affiliations": {"case western reserve university": 2.0}}], "source": "ES"}, {"DBLP title": "MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm.", "DBLP authors": ["Jude Angelo Ambrose", "Sri Parameswaran", "Aleksandar Ignjatovic"], "year": 2008, "MAG papers": [{"PaperId": 2118242534, "PaperTitle": "mute aes a multiprocessor architecture to prevent power analysis based side channel attack of the aes algorithm", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "Process variability-aware transient fault modeling and analysis.", "DBLP authors": ["Natasa Miskov-Zivanov", "Kai-Chiang Wu", "Diana Marculescu"], "year": 2008, "MAG papers": [{"PaperId": 2014248343, "PaperTitle": "process variability aware transient fault modeling and analysis", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "STEEL: a technique for stress-enhanced standard cell library design.", "DBLP authors": ["Brian Cline", "Vivek Joshi", "Dennis Sylvester", "David T. Blaauw"], "year": 2008, "MAG papers": [{"PaperId": 2115212517, "PaperTitle": "steel a technique for stress enhanced standard cell library design", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "A statistical approach for full-chip gate-oxide reliability analysis.", "DBLP authors": ["Kaviraj Chopra", "Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "year": 2008, "MAG papers": [{"PaperId": 2011272075, "PaperTitle": "a statistical approach for full chip gate oxide reliability analysis", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Robust FPGA resynthesis based on fault-tolerant Boolean matching.", "DBLP authors": ["Yu Hu", "Zhe Feng", "Lei He", "Rupak Majumdar"], "year": 2008, "MAG papers": [{"PaperId": 2015213746, "PaperTitle": "robust fpga resynthesis based on fault tolerant boolean matching", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Fault tolerant placement and defect reconfiguration for nano-FPGAs.", "DBLP authors": ["Amit Agarwal", "Jason Cong", "Brian Tagiku"], "year": 2008, "MAG papers": [{"PaperId": 1993521122, "PaperTitle": "fault tolerant placement and defect reconfiguration for nano fpgas", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware reliability analysis for platform FPGAs.", "DBLP authors": ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "year": 2008, "MAG papers": [{"PaperId": 2045269157, "PaperTitle": "thermal aware reliability analysis for platform fpgas", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Guaranteed stable projection-based model reduction for indefinite and unstable linear systems.", "DBLP authors": ["Bradley N. Bond", "Luca Daniel"], "year": 2008, "MAG papers": [{"PaperId": 2028123516, "PaperTitle": "guaranteed stable projection based model reduction for indefinite and unstable linear systems", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 72, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Sparse implicit projection (SIP) for reduction of general many-terminal networks.", "DBLP authors": ["Zuochang Ye", "Dmitry Vasilyev", "Zhenhai Zhu", "Joel R. Phillips"], "year": 2008, "MAG papers": [{"PaperId": 2044330888, "PaperTitle": "sparse implicit projection sip for reduction of general many terminal networks", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"massachusetts institute of technology": 1.0, "cadence design systems": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method.", "DBLP authors": ["Boyuan Yan", "Sheldon X.-D. Tan", "Gengsheng Chen", "Lifeng Wu"], "year": 2008, "MAG papers": [{"PaperId": 2050237178, "PaperTitle": "modeling and simulation for on chip power grid networks by locally dominant krylov subspace method", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"fudan university": 1.0, "cadence design systems": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Integrated circuit design with NEM relays.", "DBLP authors": ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "year": 2008, "MAG papers": [{"PaperId": 2009608485, "PaperTitle": "integrated circuit design with nem relays", "Year": 2008, "CitationCount": 131, "EstimatedCitation": 180, "Affiliations": {"massachusetts institute of technology": 2.0, "university of california berkeley": 3.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Module locking in biochemical synthesis.", "DBLP authors": ["Brian Fett", "Marc D. Riedel"], "year": 2008, "MAG papers": [{"PaperId": 2092003547, "PaperTitle": "module locking in biochemical synthesis", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Robust reconfigurable filter design using analytic variability quantification techniques.", "DBLP authors": ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "year": 2008, "MAG papers": [{"PaperId": 2067099134, "PaperTitle": "robust reconfigurable filter design using analytic variability quantification techniques", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"synopsys": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method.", "DBLP authors": ["Ruiming Li", "An-Jui Shey", "Michel Laudes"], "year": 2008, "MAG papers": [{"PaperId": 2086089006, "PaperTitle": "incorporating logic exclusivity le constraints in noise analysis using gain guided backtracking method", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"sun microsystems": 3.0}}], "source": "ES"}, {"DBLP title": "Constrained aggressor set selection for maximum coupling noise.", "DBLP authors": ["Debjit Sinha", "Gregory Schaeffer", "Soroush Abbaspour", "Alex Rubin", "Frank Borkam"], "year": 2008, "MAG papers": [{"PaperId": 2143552860, "PaperTitle": "constrained aggressor set selection for maximum coupling noise", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Context-sensitive static transistor-level IR analysis.", "DBLP authors": ["Weiqing Guo", "Yu Zhong", "Tom Burd"], "year": 2008, "MAG papers": [{"PaperId": 1973775317, "PaperTitle": "context sensitive static transistor level ir analysis", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"advanced micro devices": 2.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Frequency-aware PPV: a robust phase macromodel for accurate oscillator noise analysis.", "DBLP authors": ["Xiaolue Lai"], "year": 2008, "MAG papers": [{"PaperId": 2015609226, "PaperTitle": "frequency aware ppv a robust phase macromodel for accurate oscillator noise analysis", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Smoothed form of nonlinear phase macromodel for oscillators.", "DBLP authors": ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "year": 2008, "MAG papers": [{"PaperId": 2341174836, "PaperTitle": "smoothed form of nonlinear phase macromodel for oscillators", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2009363313, "PaperTitle": "smoothed form of nonlinear phase macromodel for oscillators", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"russian academy of sciences": 4.0, "freescale semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "Comprehensive procedure for fast and accurate coupled oscillator network simulation.", "DBLP authors": ["Prateek Bhansali", "Shweta Srivastava", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "year": 2008, "MAG papers": [{"PaperId": 2071942760, "PaperTitle": "comprehensive procedure for fast and accurate coupled oscillator network simulation", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}]