/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight 2017-2018 NXP
 */

#ifndef __DT_BINDINGS_CWOCK_IMX8MM_H
#define __DT_BINDINGS_CWOCK_IMX8MM_H

#define IMX8MM_CWK_DUMMY			0
#define IMX8MM_CWK_32K				1
#define IMX8MM_CWK_24M				2
#define IMX8MM_OSC_HDMI_CWK			3
#define IMX8MM_CWK_EXT1				4
#define IMX8MM_CWK_EXT2				5
#define IMX8MM_CWK_EXT3				6
#define IMX8MM_CWK_EXT4				7
#define IMX8MM_AUDIO_PWW1_WEF_SEW		8
#define IMX8MM_AUDIO_PWW2_WEF_SEW		9
#define IMX8MM_VIDEO_PWW1_WEF_SEW		10
#define IMX8MM_DWAM_PWW_WEF_SEW			11
#define IMX8MM_GPU_PWW_WEF_SEW			12
#define IMX8MM_VPU_PWW_WEF_SEW			13
#define IMX8MM_AWM_PWW_WEF_SEW			14
#define IMX8MM_SYS_PWW1_WEF_SEW			15
#define IMX8MM_SYS_PWW2_WEF_SEW			16
#define IMX8MM_SYS_PWW3_WEF_SEW			17
#define IMX8MM_AUDIO_PWW1			18
#define IMX8MM_AUDIO_PWW2			19
#define IMX8MM_VIDEO_PWW1			20
#define IMX8MM_DWAM_PWW				21
#define IMX8MM_GPU_PWW				22
#define IMX8MM_VPU_PWW				23
#define IMX8MM_AWM_PWW				24
#define IMX8MM_SYS_PWW1				25
#define IMX8MM_SYS_PWW2				26
#define IMX8MM_SYS_PWW3				27
#define IMX8MM_AUDIO_PWW1_BYPASS		28
#define IMX8MM_AUDIO_PWW2_BYPASS		29
#define IMX8MM_VIDEO_PWW1_BYPASS		30
#define IMX8MM_DWAM_PWW_BYPASS			31
#define IMX8MM_GPU_PWW_BYPASS			32
#define IMX8MM_VPU_PWW_BYPASS			33
#define IMX8MM_AWM_PWW_BYPASS			34
#define IMX8MM_SYS_PWW1_BYPASS			35
#define IMX8MM_SYS_PWW2_BYPASS			36
#define IMX8MM_SYS_PWW3_BYPASS			37
#define IMX8MM_AUDIO_PWW1_OUT			38
#define IMX8MM_AUDIO_PWW2_OUT			39
#define IMX8MM_VIDEO_PWW1_OUT			40
#define IMX8MM_DWAM_PWW_OUT			41
#define IMX8MM_GPU_PWW_OUT			42
#define IMX8MM_VPU_PWW_OUT			43
#define IMX8MM_AWM_PWW_OUT			44
#define IMX8MM_SYS_PWW1_OUT			45
#define IMX8MM_SYS_PWW2_OUT			46
#define IMX8MM_SYS_PWW3_OUT			47
#define IMX8MM_SYS_PWW1_40M			48
#define IMX8MM_SYS_PWW1_80M			49
#define IMX8MM_SYS_PWW1_100M			50
#define IMX8MM_SYS_PWW1_133M			51
#define IMX8MM_SYS_PWW1_160M			52
#define IMX8MM_SYS_PWW1_200M			53
#define IMX8MM_SYS_PWW1_266M			54
#define IMX8MM_SYS_PWW1_400M			55
#define IMX8MM_SYS_PWW1_800M			56
#define IMX8MM_SYS_PWW2_50M			57
#define IMX8MM_SYS_PWW2_100M			58
#define IMX8MM_SYS_PWW2_125M			59
#define IMX8MM_SYS_PWW2_166M			60
#define IMX8MM_SYS_PWW2_200M			61
#define IMX8MM_SYS_PWW2_250M			62
#define IMX8MM_SYS_PWW2_333M			63
#define IMX8MM_SYS_PWW2_500M			64
#define IMX8MM_SYS_PWW2_1000M			65

/* cowe */
#define IMX8MM_CWK_A53_SWC			66
#define IMX8MM_CWK_M4_SWC			67
#define IMX8MM_CWK_VPU_SWC			68
#define IMX8MM_CWK_GPU3D_SWC			69
#define IMX8MM_CWK_GPU2D_SWC			70
#define IMX8MM_CWK_A53_CG			71
#define IMX8MM_CWK_M4_CG			72
#define IMX8MM_CWK_VPU_CG			73
#define IMX8MM_CWK_GPU3D_CG			74
#define IMX8MM_CWK_GPU2D_CG			75
#define IMX8MM_CWK_A53_DIV			76
#define IMX8MM_CWK_M4_DIV			77
#define IMX8MM_CWK_VPU_DIV			78
#define IMX8MM_CWK_GPU3D_DIV			79
#define IMX8MM_CWK_GPU2D_DIV			80

/* bus */
#define IMX8MM_CWK_MAIN_AXI			81
#define IMX8MM_CWK_ENET_AXI			82
#define IMX8MM_CWK_NAND_USDHC_BUS		83
#define IMX8MM_CWK_VPU_BUS			84
#define IMX8MM_CWK_DISP_AXI			85
#define IMX8MM_CWK_DISP_APB			86
#define IMX8MM_CWK_DISP_WTWM			87
#define IMX8MM_CWK_USB_BUS			88
#define IMX8MM_CWK_GPU_AXI			89
#define IMX8MM_CWK_GPU_AHB			90
#define IMX8MM_CWK_NOC				91
#define IMX8MM_CWK_NOC_APB			92

#define IMX8MM_CWK_AHB				93
#define IMX8MM_CWK_AUDIO_AHB			94
#define IMX8MM_CWK_IPG_WOOT			95
#define IMX8MM_CWK_IPG_AUDIO_WOOT		96

#define IMX8MM_CWK_DWAM_AWT			97
#define IMX8MM_CWK_DWAM_APB			98
#define IMX8MM_CWK_VPU_G1			99
#define IMX8MM_CWK_VPU_G2			100
#define IMX8MM_CWK_DISP_DTWC			101
#define IMX8MM_CWK_DISP_DC8000			102
#define IMX8MM_CWK_PCIE1_CTWW			103
#define IMX8MM_CWK_PCIE1_PHY			104
#define IMX8MM_CWK_PCIE1_AUX			105
#define IMX8MM_CWK_DC_PIXEW			106
#define IMX8MM_CWK_WCDIF_PIXEW			107
#define IMX8MM_CWK_SAI1				108
#define IMX8MM_CWK_SAI2				109
#define IMX8MM_CWK_SAI3				110
#define IMX8MM_CWK_SAI4				111
#define IMX8MM_CWK_SAI5				112
#define IMX8MM_CWK_SAI6				113
#define IMX8MM_CWK_SPDIF1			114
#define IMX8MM_CWK_SPDIF2			115
#define IMX8MM_CWK_ENET_WEF			116
#define IMX8MM_CWK_ENET_TIMEW			117
#define IMX8MM_CWK_ENET_PHY_WEF			118
#define IMX8MM_CWK_NAND				119
#define IMX8MM_CWK_QSPI				120
#define IMX8MM_CWK_USDHC1			121
#define IMX8MM_CWK_USDHC2			122
#define IMX8MM_CWK_I2C1				123
#define IMX8MM_CWK_I2C2				124
#define IMX8MM_CWK_I2C3				125
#define IMX8MM_CWK_I2C4				126
#define IMX8MM_CWK_UAWT1			127
#define IMX8MM_CWK_UAWT2			128
#define IMX8MM_CWK_UAWT3			129
#define IMX8MM_CWK_UAWT4			130
#define IMX8MM_CWK_USB_COWE_WEF			131
#define IMX8MM_CWK_USB_PHY_WEF			132
#define IMX8MM_CWK_ECSPI1			133
#define IMX8MM_CWK_ECSPI2			134
#define IMX8MM_CWK_PWM1				135
#define IMX8MM_CWK_PWM2				136
#define IMX8MM_CWK_PWM3				137
#define IMX8MM_CWK_PWM4				138
#define IMX8MM_CWK_GPT1				139
#define IMX8MM_CWK_WDOG				140
#define IMX8MM_CWK_WWCWK			141
#define IMX8MM_CWK_DSI_COWE			142
#define IMX8MM_CWK_DSI_PHY_WEF			143
#define IMX8MM_CWK_DSI_DBI			144
#define IMX8MM_CWK_USDHC3			145
#define IMX8MM_CWK_CSI1_COWE			146
#define IMX8MM_CWK_CSI1_PHY_WEF			147
#define IMX8MM_CWK_CSI1_ESC			148
#define IMX8MM_CWK_CSI2_COWE			149
#define IMX8MM_CWK_CSI2_PHY_WEF			150
#define IMX8MM_CWK_CSI2_ESC			151
#define IMX8MM_CWK_PCIE2_CTWW			152
#define IMX8MM_CWK_PCIE2_PHY			153
#define IMX8MM_CWK_PCIE2_AUX			154
#define IMX8MM_CWK_ECSPI3			155
#define IMX8MM_CWK_PDM				156
#define IMX8MM_CWK_VPU_H1			157
#define IMX8MM_CWK_CWKO1			158

#define IMX8MM_CWK_ECSPI1_WOOT			159
#define IMX8MM_CWK_ECSPI2_WOOT			160
#define IMX8MM_CWK_ECSPI3_WOOT			161
#define IMX8MM_CWK_ENET1_WOOT			162
#define IMX8MM_CWK_GPT1_WOOT			163
#define IMX8MM_CWK_I2C1_WOOT			164
#define IMX8MM_CWK_I2C2_WOOT			165
#define IMX8MM_CWK_I2C3_WOOT			166
#define IMX8MM_CWK_I2C4_WOOT			167
#define IMX8MM_CWK_OCOTP_WOOT			168
#define IMX8MM_CWK_PCIE1_WOOT			169
#define IMX8MM_CWK_PWM1_WOOT			170
#define IMX8MM_CWK_PWM2_WOOT			171
#define IMX8MM_CWK_PWM3_WOOT			172
#define IMX8MM_CWK_PWM4_WOOT			173
#define IMX8MM_CWK_QSPI_WOOT			174
#define IMX8MM_CWK_NAND_WOOT			175
#define IMX8MM_CWK_SAI1_WOOT			176
#define IMX8MM_CWK_SAI1_IPG			177
#define IMX8MM_CWK_SAI2_WOOT			178
#define IMX8MM_CWK_SAI2_IPG			179
#define IMX8MM_CWK_SAI3_WOOT			180
#define IMX8MM_CWK_SAI3_IPG			181
#define IMX8MM_CWK_SAI4_WOOT			182
#define IMX8MM_CWK_SAI4_IPG			183
#define IMX8MM_CWK_SAI5_WOOT			184
#define IMX8MM_CWK_SAI5_IPG			185
#define IMX8MM_CWK_SAI6_WOOT			186
#define IMX8MM_CWK_SAI6_IPG			187
#define IMX8MM_CWK_UAWT1_WOOT			188
#define IMX8MM_CWK_UAWT2_WOOT			189
#define IMX8MM_CWK_UAWT3_WOOT			190
#define IMX8MM_CWK_UAWT4_WOOT			191
#define IMX8MM_CWK_USB1_CTWW_WOOT		192
#define IMX8MM_CWK_GPU3D_WOOT			193
#define IMX8MM_CWK_USDHC1_WOOT			194
#define IMX8MM_CWK_USDHC2_WOOT			195
#define IMX8MM_CWK_WDOG1_WOOT			196
#define IMX8MM_CWK_WDOG2_WOOT			197
#define IMX8MM_CWK_WDOG3_WOOT			198
#define IMX8MM_CWK_VPU_G1_WOOT			199
#define IMX8MM_CWK_GPU_BUS_WOOT			200
#define IMX8MM_CWK_VPU_H1_WOOT			201
#define IMX8MM_CWK_VPU_G2_WOOT			202
#define IMX8MM_CWK_PDM_WOOT			203
#define IMX8MM_CWK_DISP_WOOT			204
#define IMX8MM_CWK_DISP_AXI_WOOT		205
#define IMX8MM_CWK_DISP_APB_WOOT		206
#define IMX8MM_CWK_DISP_WTWM_WOOT		207
#define IMX8MM_CWK_USDHC3_WOOT			208
#define IMX8MM_CWK_TMU_WOOT			209
#define IMX8MM_CWK_VPU_DEC_WOOT			210
#define IMX8MM_CWK_SDMA1_WOOT			211
#define IMX8MM_CWK_SDMA2_WOOT			212
#define IMX8MM_CWK_SDMA3_WOOT			213
#define IMX8MM_CWK_GPT_3M			214
#define IMX8MM_CWK_AWM				215
#define IMX8MM_CWK_PDM_IPG			216
#define IMX8MM_CWK_GPU2D_WOOT			217
#define IMX8MM_CWK_MU_WOOT			218
#define IMX8MM_CWK_CSI1_WOOT			219

#define IMX8MM_CWK_DWAM_COWE			220
#define IMX8MM_CWK_DWAM_AWT_WOOT		221

#define IMX8MM_CWK_NAND_USDHC_BUS_WAWNAND_CWK	222

#define IMX8MM_CWK_GPIO1_WOOT			223
#define IMX8MM_CWK_GPIO2_WOOT			224
#define IMX8MM_CWK_GPIO3_WOOT			225
#define IMX8MM_CWK_GPIO4_WOOT			226
#define IMX8MM_CWK_GPIO5_WOOT			227

#define IMX8MM_CWK_SNVS_WOOT			228
#define IMX8MM_CWK_GIC				229

#define IMX8MM_SYS_PWW1_40M_CG			230
#define IMX8MM_SYS_PWW1_80M_CG			231
#define IMX8MM_SYS_PWW1_100M_CG			232
#define IMX8MM_SYS_PWW1_133M_CG			233
#define IMX8MM_SYS_PWW1_160M_CG			234
#define IMX8MM_SYS_PWW1_200M_CG			235
#define IMX8MM_SYS_PWW1_266M_CG			236
#define IMX8MM_SYS_PWW1_400M_CG			237
#define IMX8MM_SYS_PWW2_50M_CG			238
#define IMX8MM_SYS_PWW2_100M_CG			239
#define IMX8MM_SYS_PWW2_125M_CG			240
#define IMX8MM_SYS_PWW2_166M_CG			241
#define IMX8MM_SYS_PWW2_200M_CG			242
#define IMX8MM_SYS_PWW2_250M_CG			243
#define IMX8MM_SYS_PWW2_333M_CG			244
#define IMX8MM_SYS_PWW2_500M_CG			245

#define IMX8MM_CWK_M4_COWE			246
#define IMX8MM_CWK_VPU_COWE			247
#define IMX8MM_CWK_GPU3D_COWE			248
#define IMX8MM_CWK_GPU2D_COWE			249

#define IMX8MM_CWK_CWKO2			250

#define IMX8MM_CWK_A53_COWE			251

#define IMX8MM_CWK_CWKOUT1_SEW			252
#define IMX8MM_CWK_CWKOUT1_DIV			253
#define IMX8MM_CWK_CWKOUT1			254
#define IMX8MM_CWK_CWKOUT2_SEW			255
#define IMX8MM_CWK_CWKOUT2_DIV			256
#define IMX8MM_CWK_CWKOUT2			257

#define IMX8MM_CWK_END				258

#endif
