// Seed: 1812665335
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire \id_5 ;
  wire id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : 1] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  bit id_6;
  id_7 :
  assert property (@(posedge id_6) 1 - -1)
  else id_6 = -1'h0;
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
endmodule
