--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/almu/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml digi_clk.twx digi_clk.ncd -o digi_clk.twr
digi_clk.pcf -ucf bpc3003-papilio_one-general.ucf

Design file:              digi_clk.ncd
Physical constraint file: digi_clk.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk1_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1585 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.411ns.
--------------------------------------------------------------------------------

Paths for end point count_4 (SLICE_X35Y68.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.411ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_7 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.YQ      Tcko                  0.587   count<6>
                                                       count_7
    SLICE_X37Y73.F2      net (fanout=2)        1.341   count<7>
    SLICE_X37Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y68.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (3.013ns logic, 3.398ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.165ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y67.YQ      Tcko                  0.587   count<2>
                                                       count_3
    SLICE_X37Y75.F1      net (fanout=2)        1.331   count<3>
    SLICE_X37Y75.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y68.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (2.777ns logic, 3.388ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          count_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.047ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_8 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y70.XQ      Tcko                  0.591   count<8>
                                                       count_8
    SLICE_X37Y73.F3      net (fanout=2)        0.973   count<8>
    SLICE_X37Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y68.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.047ns (3.017ns logic, 3.030ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point count_5 (SLICE_X35Y68.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.411ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_7 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.YQ      Tcko                  0.587   count<6>
                                                       count_7
    SLICE_X37Y73.F2      net (fanout=2)        1.341   count<7>
    SLICE_X37Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y68.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (3.013ns logic, 3.398ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.165ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y67.YQ      Tcko                  0.587   count<2>
                                                       count_3
    SLICE_X37Y75.F1      net (fanout=2)        1.331   count<3>
    SLICE_X37Y75.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y68.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (2.777ns logic, 3.388ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          count_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.047ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_8 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y70.XQ      Tcko                  0.591   count<8>
                                                       count_8
    SLICE_X37Y73.F3      net (fanout=2)        0.973   count<8>
    SLICE_X37Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y68.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.047ns (3.017ns logic, 3.030ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point count_6 (SLICE_X35Y69.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          count_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.411ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_7 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.YQ      Tcko                  0.587   count<6>
                                                       count_7
    SLICE_X37Y73.F2      net (fanout=2)        1.341   count<7>
    SLICE_X37Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y69.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y69.CLK     Tsrck                 0.910   count<6>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (3.013ns logic, 3.398ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.165ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y67.YQ      Tcko                  0.587   count<2>
                                                       count_3
    SLICE_X37Y75.F1      net (fanout=2)        1.331   count<3>
    SLICE_X37Y75.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y69.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y69.CLK     Tsrck                 0.910   count<6>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (2.777ns logic, 3.388ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          count_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.047ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_8 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y70.XQ      Tcko                  0.591   count<8>
                                                       count_8
    SLICE_X37Y73.F3      net (fanout=2)        0.973   count<8>
    SLICE_X37Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X37Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X37Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X37Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X35Y69.SR      net (fanout=17)       2.057   count_cmp_eq0000
    SLICE_X35Y69.CLK     Tsrck                 0.910   count<6>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.047ns (3.017ns logic, 3.030ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk1_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X36Y70.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 31.250ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y70.YQ      Tcko                  0.522   clk
                                                       clk
    SLICE_X36Y70.BY      net (fanout=13)       0.428   clk
    SLICE_X36Y70.CLK     Tckdi       (-Th)    -0.152   clk
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.674ns logic, 0.428ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point count_4 (SLICE_X35Y68.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_4 (FF)
  Destination:          count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 31.250ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_4 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y68.XQ      Tcko                  0.473   count<4>
                                                       count_4
    SLICE_X35Y68.F4      net (fanout=2)        0.333   count<4>
    SLICE_X35Y68.CLK     Tckf        (-Th)    -0.801   count<4>
                                                       count<4>_rt
                                                       Mcount_count_xor<4>
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point count_14 (SLICE_X35Y73.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_14 (FF)
  Destination:          count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 31.250ns
  Destination Clock:    clk1_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_14 to count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.XQ      Tcko                  0.473   count<14>
                                                       count_14
    SLICE_X35Y73.F4      net (fanout=2)        0.333   count<14>
    SLICE_X35Y73.CLK     Tckf        (-Th)    -0.801   count<14>
                                                       count<14>_rt
                                                       Mcount_count_xor<14>
                                                       count_14
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk1_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: clk/CLK
  Logical resource: clk/CK
  Location pin: SLICE_X36Y70.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk/CLK
  Logical resource: clk/CK
  Location pin: SLICE_X36Y70.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: clk/CLK
  Logical resource: clk/CK
  Location pin: SLICE_X36Y70.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    6.411|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1585 paths, 0 nets, and 118 connections

Design statistics:
   Minimum period:   6.411ns{1}   (Maximum frequency: 155.982MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 14 19:14:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



