{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572462840309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572462840316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 19:14:00 2019 " "Processing started: Wed Oct 30 19:14:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572462840316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572462840316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PopCount32_Parallel -c PopCount32_Parallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off PopCount32_Parallel -c PopCount32_Parallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572462840316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572462840837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "popcount32_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file popcount32_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 popCount32_Parallel-structural " "Found design unit 1: popCount32_Parallel-structural" {  } { { "PopCount32_Parallel.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/PopCount32_Parallel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852424 ""} { "Info" "ISGN_ENTITY_NAME" "1 popCount32_Parallel " "Found entity 1: popCount32_Parallel" {  } { { "PopCount32_Parallel.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/PopCount32_Parallel.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572462852424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 8 4 " "Found 8 design units, including 4 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder1bit-logicalFunction " "Found design unit 1: fullAdder1bit-logicalFunction" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullAdder3bit-structural " "Found design unit 2: fullAdder3bit-structural" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fullAdder4bit-structural " "Found design unit 3: fullAdder4bit-structural" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fullAdder5bit-structural " "Found design unit 4: fullAdder5bit-structural" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852429 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder1bit " "Found entity 1: fullAdder1bit" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852429 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder3bit " "Found entity 2: fullAdder3bit" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852429 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder4bit " "Found entity 3: fullAdder4bit" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852429 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdder5bit " "Found entity 4: fullAdder5bit" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572462852429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "popcount4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file popcount4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 popCount4Bits-logicalFunction " "Found design unit 1: popCount4Bits-logicalFunction" {  } { { "PopCount4Bits.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/PopCount4Bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852433 ""} { "Info" "ISGN_ENTITY_NAME" "1 popCount4Bits " "Found entity 1: popCount4Bits" {  } { { "PopCount4Bits.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/PopCount4Bits.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572462852433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572462852433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PopCount32_Parallel " "Elaborating entity \"PopCount32_Parallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572462852473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "popCount4Bits popCount4Bits:pc4_1 " "Elaborating entity \"popCount4Bits\" for hierarchy \"popCount4Bits:pc4_1\"" {  } { { "PopCount32_Parallel.vhd" "pc4_1" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/PopCount32_Parallel.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572462852476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder3bit fullAdder3bit:fullAdder3bit_1 " "Elaborating entity \"fullAdder3bit\" for hierarchy \"fullAdder3bit:fullAdder3bit_1\"" {  } { { "PopCount32_Parallel.vhd" "fullAdder3bit_1" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/PopCount32_Parallel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572462852482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder1bit fullAdder3bit:fullAdder3bit_1\|fullAdder1bit:adder0 " "Elaborating entity \"fullAdder1bit\" for hierarchy \"fullAdder3bit:fullAdder3bit_1\|fullAdder1bit:adder0\"" {  } { { "arithmetic.vhd" "adder0" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/arithmetic.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572462852485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder4bit fullAdder4bit:fullAdder4bit_1 " "Elaborating entity \"fullAdder4bit\" for hierarchy \"fullAdder4bit:fullAdder4bit_1\"" {  } { { "PopCount32_Parallel.vhd" "fullAdder4bit_1" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/PopCount32_Parallel.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572462852496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder5bit fullAdder5bit:fullAdder5bit_1 " "Elaborating entity \"fullAdder5bit\" for hierarchy \"fullAdder5bit:fullAdder5bit_1\"" {  } { { "PopCount32_Parallel.vhd" "fullAdder5bit_1" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Parallel/PopCount32_Parallel.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572462852503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572462853354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572462853785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572462853785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572462853859 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572462853859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572462853859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572462853859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572462853891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 19:14:13 2019 " "Processing ended: Wed Oct 30 19:14:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572462853891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572462853891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572462853891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572462853891 ""}
