##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_7
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_1_IntClock
		4.5::Critical Path Report for timer_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_7:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
		5.7::Critical Path Report for (Clock_7:R vs. Clock_7:R)
		5.8::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_1                        | Frequency: 32.65 MHz  | Target: 1.00 MHz   | 
Clock: Clock_4                        | N/A                   | Target: 0.05 MHz   | 
Clock: Clock_4(fixed-function)        | N/A                   | Target: 0.05 MHz   | 
Clock: Clock_7                        | Frequency: 30.76 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 34.56 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock                | Frequency: 47.96 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock_1                  | Frequency: 54.44 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock_2                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock_2(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+006           969370      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_7          Clock_7          1e+007           9967488     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_7          41666.7          12733       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          20976       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          20930       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        timer_clock_1    41666.7          24999       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.30417e+007     13020816    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1    timer_clock_1    1e+006           981633      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase  
----------------------  ------------  ----------------  
CS_out(0)_PAD           36237         Clock_7:R         
Front_Echo_1(0)_PAD     24823         timer_clock_1:R   
Front_Echo_2(0)_PAD     25409         timer_clock_1:R   
Left_Echo(0)_PAD        25842         timer_clock_1:R   
Motor_1_Phase_A(0)_PAD  17946         Clock_1:R         
Motor_1_Phase_B(0)_PAD  17241         Clock_1:R         
Motor_2_Phase_A(0)_PAD  17709         Clock_1:R         
Motor_2_Phase_B(0)_PAD  18950         Clock_1:R         
Right_Echo(0)_PAD       24396         timer_clock_1:R   
Trigger(0)_PAD          22061         timer_clock_1:R   


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase           
------------------  ------------  -------------------------  
Motor_1_ENA(0)_PAD  24796         Clock_1:R                  
Motor_2_ENB(0)_PAD  22837         Clock_1:R                  
Tx_2(0)_PAD         31949         UART_1_IntClock:R          
big_servo(0)_PAD    20478         Clock_4(fixed-function):R  
small_servo(0)_PAD  26380         Clock_4(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 32.65 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 969370p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26400
-------------------------------------   ----- 
End-of-path arrival time (ps)           26400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell74     1250   1250  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     8936  10186  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  13536  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   7734  21270  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  26400  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  26400  969370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_7
*************************************
Clock: Clock_7
Frequency: 30.76 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9967488p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28282
-------------------------------------   ----- 
End-of-path arrival time (ps)           28282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell14   1240   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell15      0   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell15   1210   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell16      0   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell16   1210   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell17      0   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell17   2270   5930  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_3                macrocell21      4010   9940  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350  13290  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell14   3262  16552  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell14   5130  21682  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell15      0  21682  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell15   3300  24982  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell16      0  24982  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell16   3300  28282  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell17      0  28282  9967488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock   datapathcell17      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 34.56 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24704
-------------------------------------   ----- 
End-of-path arrival time (ps)           24704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell14   3262  12974  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell14   5130  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell15      0  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell15   3300  21404  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell16      0  21404  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell16   3300  24704  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell17      0  24704  12733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock   datapathcell17      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 47.96 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13020816p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3470
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17381
-------------------------------------   ----- 
End-of-path arrival time (ps)           17381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q              macrocell112     1250   1250  13020816  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell30      6875   8125  13020816  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell30      3350  11475  13020816  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell20   5906  17381  13020816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock_1
*******************************************
Clock: timer_clock_1
Frequency: 54.44 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   5507   9007  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  14137  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  14137  981633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20976p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16461
-------------------------------------   ----- 
End-of-path arrival time (ps)           16461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3321   8031  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13161  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13161  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16461  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16461  20976  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock_1:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24999p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13157
-------------------------------------   ----- 
End-of-path arrival time (ps)           13157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0     controlcell6   2050   2050  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/main_3    macrocell17    3574   5624  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/q         macrocell17    3350   8974  24999  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/main_3  macrocell85    4184  13157  24999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_7:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24704
-------------------------------------   ----- 
End-of-path arrival time (ps)           24704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell14   3262  12974  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell14   5130  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell15      0  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell15   3300  21404  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell16      0  21404  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell16   3300  24704  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell17      0  24704  12733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock   datapathcell17      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20930p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17267
-------------------------------------   ----- 
End-of-path arrival time (ps)           17267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell28            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                iocell28         2009   2009  20930  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell30      6001   8010  20930  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell30      3350  11360  20930  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell20   5906  17267  20930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 969370p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26400
-------------------------------------   ----- 
End-of-path arrival time (ps)           26400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell74     1250   1250  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     8936  10186  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  13536  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   7734  21270  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  26400  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  26400  969370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1


5.6::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   5507   9007  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  14137  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  14137  981633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1


5.7::Critical Path Report for (Clock_7:R vs. Clock_7:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9967488p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28282
-------------------------------------   ----- 
End-of-path arrival time (ps)           28282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell14   1240   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell15      0   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell15   1210   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell16      0   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell16   1210   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell17      0   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell17   2270   5930  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_3                macrocell21      4010   9940  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350  13290  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell14   3262  16552  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell14   5130  21682  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell15      0  21682  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell15   3300  24982  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell16      0  24982  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell16   3300  28282  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell17      0  28282  9967488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock   datapathcell17      0      0  RISE       1


5.8::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13020816p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3470
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17381
-------------------------------------   ----- 
End-of-path arrival time (ps)           17381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q              macrocell112     1250   1250  13020816  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell30      6875   8125  13020816  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell30      3350  11475  13020816  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell20   5906  17381  13020816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24704
-------------------------------------   ----- 
End-of-path arrival time (ps)           24704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell14   3262  12974  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell14   5130  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell15      0  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell15   3300  21404  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell16      0  21404  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell16   3300  24704  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell17      0  24704  12733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock   datapathcell17      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 16033p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21404
-------------------------------------   ----- 
End-of-path arrival time (ps)           21404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell14   3262  12974  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell14   5130  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell15      0  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell15   3300  21404  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell16      0  21404  16033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/clock   datapathcell16      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 19333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18104
-------------------------------------   ----- 
End-of-path arrival time (ps)           18104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell14   3262  12974  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell14   5130  18104  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell15      0  18104  19333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/clock   datapathcell15      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20930p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17267
-------------------------------------   ----- 
End-of-path arrival time (ps)           17267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell28            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                iocell28         2009   2009  20930  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell30      6001   8010  20930  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell30      3350  11360  20930  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell20   5906  17267  20930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20976p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16461
-------------------------------------   ----- 
End-of-path arrival time (ps)           16461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3321   8031  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13161  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13161  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16461  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16461  20976  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 21420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14057
-------------------------------------   ----- 
End-of-path arrival time (ps)           14057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell17   4345  14057  21420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock   datapathcell17      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 21421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14056
-------------------------------------   ----- 
End-of-path arrival time (ps)           14056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell16   4344  14056  21421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/clock   datapathcell16      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 22503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12974
-------------------------------------   ----- 
End-of-path arrival time (ps)           12974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell14   3262  12974  22503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 22513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12964
-------------------------------------   ----- 
End-of-path arrival time (ps)           12964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                       controlcell9     2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/main_0                macrocell21      4312   6362  12733  RISE       1
\Counter_ColorSensor:CounterUDB:reload\/q                     macrocell21      3350   9712  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell15   3252  12964  22513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/clock   datapathcell15      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13161
-------------------------------------   ----- 
End-of-path arrival time (ps)           13161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3321   8031  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13161  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13161  24276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24999p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13157
-------------------------------------   ----- 
End-of-path arrival time (ps)           13157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0     controlcell6   2050   2050  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/main_3    macrocell17    3574   5624  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/q         macrocell17    3350   8974  24999  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/main_3  macrocell85    4184  13157  24999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_3:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24999p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13157
-------------------------------------   ----- 
End-of-path arrival time (ps)           13157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0   controlcell6   2050   2050  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/main_3  macrocell17    3574   5624  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/q       macrocell17    3350   8974  24999  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/main_3   macrocell86    4184  13157  24999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15954
-------------------------------------   ----- 
End-of-path arrival time (ps)           15954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20976  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell16     4963   9673  25213  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell16     3350  13023  25213  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell6    2931  15954  25213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell6        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25942p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12215
-------------------------------------   ----- 
End-of-path arrival time (ps)           12215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0     controlcell6   2050   2050  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/main_3    macrocell17    3574   5624  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/q         macrocell17    3350   8974  24999  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/main_3  macrocell84    3241  12215  25942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/clock_0                macrocell84         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26314p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3130
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12223
-------------------------------------   ----- 
End-of-path arrival time (ps)           12223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0     controlcell6     2050   2050  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/main_3    macrocell17      3574   5624  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/q         macrocell17      3350   8974  24999  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell10   3249  12223  26314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26320p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3130
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12216
-------------------------------------   ----- 
End-of-path arrival time (ps)           12216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0     controlcell6     2050   2050  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/main_3    macrocell17      3574   5624  24999  RISE       1
\Timer_3:TimerUDB:capt_fifo_load\/q         macrocell17      3350   8974  24999  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell11   3242  12216  26320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26519p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10918
-------------------------------------   ----- 
End-of-path arrival time (ps)           10918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0           controlcell9     2050   2050  12733  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell12   3738   5788  26519  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  10918  26519  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  10918  26519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell13      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3321   8031  27576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27577p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8030
-------------------------------------   ---- 
End-of-path arrival time (ps)           8030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3320   8030  27577  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_158/main_1
Capture Clock  : Net_158/clock_0
Path slack     : 28483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20976  RISE       1
Net_158/main_1                              macrocell81     4963   9673  28483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                             macrocell81         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20976  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2238   6948  28658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 28774p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell28            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell28       2009   2009  20930  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell112   7374   9383  28774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 28853p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell28            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                        iocell28       2009   2009  20930  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell105   7295   9304  28853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 28853p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell28            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                        iocell28       2009   2009  20930  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell108   7295   9304  28853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 28853p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell28            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                     iocell28       2009   2009  20930  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell114   7295   9304  28853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0           controlcell9     2050   2050  12733  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell13   3740   5790  29817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell13      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0           controlcell9     2050   2050  12733  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell12   3738   5788  29819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 30146p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell28            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell28       2009   2009  20930  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell111   6001   8010  30146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_3:TimerUDB:timer_enable\/clock_0
Path slack     : 30273p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  24999  RISE       1
\Timer_3:TimerUDB:timer_enable\/main_4   macrocell87    5833   7883  30273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24134  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   3938   5148  30458  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30643p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell28            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell28       2009   2009  20930  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell113   5505   7514  30643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24134  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   3662   4872  30734  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_158/main_0
Capture Clock  : Net_158/clock_0
Path slack     : 30959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  24134  RISE       1
Net_158/main_0                                         macrocell81    5988   7198  30959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                             macrocell81         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:run_mode\/main_3
Capture Clock  : \Timer_3:TimerUDB:run_mode\/clock_0
Path slack     : 31200p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  24999  RISE       1
\Timer_3:TimerUDB:run_mode\/main_3       macrocell83    4907   6957  31200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:run_mode\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : \Timer_3:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_3:TimerUDB:timer_enable\/clock_0
Path slack     : 31326p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25643  RISE       1
\Timer_3:TimerUDB:timer_enable\/main_3   macrocell87    4780   6830  31326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 31795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                controlcell9   2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/main_0  macrocell95    4312   6362  31795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 32149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           3458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24134  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   2248   3458  32149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : \Timer_3:TimerUDB:run_mode\/main_2
Capture Clock  : \Timer_3:TimerUDB:run_mode\/clock_0
Path slack     : 32251p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25643  RISE       1
\Timer_3:TimerUDB:run_mode\/main_2       macrocell83    3855   5905  32251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:run_mode\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \Timer_3:TimerUDB:capture_last\/main_3
Capture Clock  : \Timer_3:TimerUDB:capture_last\/clock_0
Path slack     : 32533p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  24999  RISE       1
\Timer_3:TimerUDB:capture_last\/main_3   macrocell82    3574   5624  32533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:capture_last\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : \Timer_3:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_3:TimerUDB:capture_last\/clock_0
Path slack     : 33177p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25643  RISE       1
\Timer_3:TimerUDB:capture_last\/main_2   macrocell82    2930   4980  33177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:capture_last\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0                controlcell9   2050   2050  12733  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/reset  statusicell9   3710   5760  35907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \PWM_ColorSensor:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 35907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0       controlcell9   2050   2050  12733  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/ar_0  macrocell89    3710   5760  35907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \PWM_ColorSensor:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:trig_disable\/clock_0
Path slack     : 35907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0     controlcell9   2050   2050  12733  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/ar_0  macrocell90    3710   5760  35907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/clock_0              macrocell90         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \PWM_ColorSensor:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_ColorSensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 35907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell9   2050   2050  12733  RISE       1
\PWM_ColorSensor:PWMUDB:genblk8:stsreg\/reset  statusicell8   3710   5760  35907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:genblk8:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \PWM_ColorSensor:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:status_0\/clock_0
Path slack     : 35907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_7:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  12733  RISE       1
\PWM_ColorSensor:PWMUDB:status_0\/ar_0   macrocell92    3710   5760  35907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:status_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 969370p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26400
-------------------------------------   ----- 
End-of-path arrival time (ps)           26400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell74     1250   1250  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     8936  10186  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  13536  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   7734  21270  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  26400  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  26400  969370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 972114p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27386
-------------------------------------   ----- 
End-of-path arrival time (ps)           27386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q                macrocell53    1250   1250  972114  RISE       1
\QuadDec_1:Net_611\/main_1            macrocell8    15985  17235  972114  RISE       1
\QuadDec_1:Net_611\/q                 macrocell8     3350  20585  972114  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_1  statusicell3   6801  27386  972114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 972171p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27329
-------------------------------------   ----- 
End-of-path arrival time (ps)           27329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q                macrocell53    1250   1250  972114  RISE       1
\QuadDec_1:Net_530\/main_1            macrocell7    19855  21105  972171  RISE       1
\QuadDec_1:Net_530\/q                 macrocell7     3350  24455  972171  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_0  statusicell3   2874  27329  972171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 972666p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21274
-------------------------------------   ----- 
End-of-path arrival time (ps)           21274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell74     1250   1250  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     8936  10186  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  13536  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   7738  21274  972666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 972670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21270
-------------------------------------   ----- 
End-of-path arrival time (ps)           21270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell74     1250   1250  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     8936  10186  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  13536  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   7734  21270  972670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974819p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19121
-------------------------------------   ----- 
End-of-path arrival time (ps)           19121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_1                macrocell9      6387   9887  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13237  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   5884  19121  974819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 975374p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18566
-------------------------------------   ----- 
End-of-path arrival time (ps)           18566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_1                macrocell9      6387   9887  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13237  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   5329  18566  975374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_7
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 976948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19542
-------------------------------------   ----- 
End-of-path arrival time (ps)           19542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell76   1250   1250  976948  RISE       1
\QuadDec_2:Net_1251_split\/main_3   macrocell72  10519  11769  976948  RISE       1
\QuadDec_2:Net_1251_split\/q        macrocell72   3350  15119  976948  RISE       1
\QuadDec_2:Net_1251\/main_7         macrocell67   4423  19542  976948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18687
-------------------------------------   ----- 
End-of-path arrival time (ps)           18687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      6177   7387  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  10737  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2821  13557  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18687  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18687  977083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_7
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 979932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16558
-------------------------------------   ----- 
End-of-path arrival time (ps)           16558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell66   1250   1250  979932  RISE       1
\QuadDec_1:Net_1251_split\/main_6  macrocell58   9667  10917  979932  RISE       1
\QuadDec_1:Net_1251_split\/q       macrocell58   3350  14267  979932  RISE       1
\QuadDec_1:Net_1251\/main_7        macrocell53   2291  16558  979932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 980013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19487
-------------------------------------   ----- 
End-of-path arrival time (ps)           19487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  980013  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  980013  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  980013  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_0\/main_0             macrocell10     6234   9864  980013  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  13214  980013  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    6273  19487  980013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell4        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13563
-------------------------------------   ----- 
End-of-path arrival time (ps)           13563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      6177   7387  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  10737  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2826  13563  980377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13557
-------------------------------------   ----- 
End-of-path arrival time (ps)           13557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      6177   7387  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  10737  977083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2821  13557  980383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 980661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18839
-------------------------------------   ----- 
End-of-path arrival time (ps)           18839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell71         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/q  macrocell71    1250   1250  980661  RISE       1
\QuadDec_2:Net_530\/main_2                  macrocell14    8669   9919  980661  RISE       1
\QuadDec_2:Net_530\/q                       macrocell14    3350  13269  980661  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_0        statusicell5   5570  18839  980661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                          statusicell5        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 981364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12576
-------------------------------------   ----- 
End-of-path arrival time (ps)           12576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell3    670    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell4      0    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell4   2720   3390  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_2                macrocell2      3221   6611  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350   9961  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2616  12576  981364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 981365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12575
-------------------------------------   ----- 
End-of-path arrival time (ps)           12575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell3    670    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell4      0    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell4   2720   3390  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_2                macrocell2      3221   6611  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350   9961  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2614  12575  981365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 981505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17995
-------------------------------------   ----- 
End-of-path arrival time (ps)           17995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      5713   9213  981505  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12563  981505  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    5431  17995  981505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   5507   9007  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  14137  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  14137  981633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 982136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11804
-------------------------------------   ----- 
End-of-path arrival time (ps)           11804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell53     1250   1250  972114  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3  10554  11804  982136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 982136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11804
-------------------------------------   ----- 
End-of-path arrival time (ps)           11804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell53     1250   1250  972114  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4  10554  11804  982136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:runmode_enable\/q
Path End       : \PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 982622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13148
-------------------------------------   ----- 
End-of-path arrival time (ps)           13148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:runmode_enable\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:runmode_enable\/q         macrocell46     1250   1250  982622  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6768   8018  982622  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  13148  982622  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13148  982622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:Net_1203\/main_3
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 982672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell76   1250   1250  976948  RISE       1
\QuadDec_2:Net_1203\/main_3         macrocell74  12568  13818  982672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 982672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell76   1250   1250  976948  RISE       1
\QuadDec_2:bQuadDec:error\/main_2   macrocell78  12568  13818  982672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10919
-------------------------------------   ----- 
End-of-path arrival time (ps)           10919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   7419  10919  983021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983847p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15653
-------------------------------------   ----- 
End-of-path arrival time (ps)           15653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_3\/main_0            macrocell12     5156   8656  983847  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  12006  983847  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    3647  15653  983847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell4        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 984224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15276
-------------------------------------   ----- 
End-of-path arrival time (ps)           15276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell71         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/q  macrocell71    1250   1250  980661  RISE       1
\QuadDec_2:Net_611\/main_2                  macrocell15    7753   9003  984224  RISE       1
\QuadDec_2:Net_611\/q                       macrocell15    3350  12353  984224  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_1        statusicell5   2923  15276  984224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                          statusicell5        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 984465p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15035
-------------------------------------   ----- 
End-of-path arrival time (ps)           15035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q                macrocell63    1250   1250  978181  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_2  statusicell3  13785  15035  984465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:timer_enable\/main_10
Capture Clock  : \Timer_3:TimerUDB:timer_enable\/clock_0
Path slack     : 984633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11857
-------------------------------------   ----- 
End-of-path arrival time (ps)           11857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  981633  RISE       1
\Timer_3:TimerUDB:timer_enable\/main_10     macrocell87      8357  11857  984633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_3:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14746
-------------------------------------   ----- 
End-of-path arrival time (ps)           14746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  981633  RISE       1
\Timer_3:TimerUDB:status_tc\/main_1         macrocell18      4222   7722  984754  RISE       1
\Timer_3:TimerUDB:status_tc\/q              macrocell18      3350  11072  984754  RISE       1
\Timer_3:TimerUDB:rstSts:stsreg\/status_0   statusicell7     3673  14746  984754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:rstSts:stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 984859p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14641
-------------------------------------   ----- 
End-of-path arrival time (ps)           14641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q          macrocell64    1250   1250  981203  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_3  statusicell3  13391  14641  984859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   5507   9007  984933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:runmode_enable\/q
Path End       : \PWM_Wheels:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Wheels:PWMUDB:genblk8:stsreg\/clock
Path slack     : 984962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14538
-------------------------------------   ----- 
End-of-path arrival time (ps)           14538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:runmode_enable\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:runmode_enable\/q         macrocell46    1250   1250  982622  RISE       1
\PWM_Wheels:PWMUDB:status_2\/main_0          macrocell1     7636   8886  984962  RISE       1
\PWM_Wheels:PWMUDB:status_2\/q               macrocell1     3350  12236  984962  RISE       1
\PWM_Wheels:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2303  14538  984962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1251\/main_4
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 985441p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell64   1250   1250  981203  RISE       1
\QuadDec_1:Net_1251\/main_4   macrocell53   9799  11049  985441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_3:TimerUDB:trig_disable\/clock_0
Path slack     : 985565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10925
-------------------------------------   ----- 
End-of-path arrival time (ps)           10925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  981633  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  981633  RISE       1
\Timer_3:TimerUDB:trig_disable\/main_3      macrocell88      7425  10925  985565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:trig_disable\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:timer_enable\/q
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985719p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:timer_enable\/q             macrocell87      1250   1250  982599  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell11   6971   8221  985719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_6
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 985720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell66   1250   1250  979932  RISE       1
\QuadDec_1:Net_1251\/main_6     macrocell53   9520  10770  985720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 985860p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1251\/q                                    macrocell67     1250   1250  981596  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   6830   8080  985860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:runmode_enable\/q
Path End       : \PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 985919p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:runmode_enable\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:runmode_enable\/q         macrocell46     1250   1250  982622  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   6771   8021  985919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:runmode_enable\/q
Path End       : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 985922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:runmode_enable\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:runmode_enable\/q         macrocell46     1250   1250  982622  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6768   8018  985922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 986105p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  980952  RISE       1
\QuadDec_1:bQuadDec:error\/main_1   macrocell64   9135  10385  986105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 986127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell61   1250   1250  980952  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_1  macrocell65   9113  10363  986127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:timer_enable\/q
Path End       : \Timer_3:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_3:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:timer_enable\/q             macrocell87      1250   1250  982599  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell10   6427   7677  986263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Net_1251\/main_0
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 986329p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10161
-------------------------------------   ----- 
End-of-path arrival time (ps)           10161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q       macrocell53   1250   1250  972114  RISE       1
\QuadDec_1:Net_1251\/main_0  macrocell53   8911  10161  986329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_1
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 986338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q       macrocell63   1250   1250  978181  RISE       1
\QuadDec_1:Net_1251\/main_1  macrocell53   8902  10152  986338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 986414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7526
-------------------------------------   ---- 
End-of-path arrival time (ps)           7526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1251\/q                                    macrocell67     1250   1250  981596  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   6276   7526  986414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_3:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 986460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  986460  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/main_1             macrocell85    8820  10030  986460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_3:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_3:TimerUDB:capt_int_temp\/clock_0
Path slack     : 986460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  986460  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/main_1                macrocell86    8820  10030  986460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 986500p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9990
-------------------------------------   ---- 
End-of-path arrival time (ps)           9990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell66   1250   1250  979932  RISE       1
\QuadDec_1:bQuadDec:error\/main_5  macrocell64   8740   9990  986500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 986521p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell66   1250   1250  979932  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_5  macrocell65   8719   9969  986521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986571p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12929
-------------------------------------   ----- 
End-of-path arrival time (ps)           12929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  973686  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  973686  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  973686  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3255   6645  986571  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9995  986571  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2933  12929  986571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell4        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 986577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9913
-------------------------------------   ---- 
End-of-path arrival time (ps)           9913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell69     6413   9913  986577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell69         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_2
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 986584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9906
-------------------------------------   ---- 
End-of-path arrival time (ps)           9906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  980952  RISE       1
\QuadDec_1:Net_1251\/main_2         macrocell53   8656   9906  986584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Net_1275\/main_0
Capture Clock  : \QuadDec_2:Net_1275\/clock_0
Path slack     : 986584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9906
-------------------------------------   ---- 
End-of-path arrival time (ps)           9906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  972074  RISE       1
\QuadDec_2:Net_1275\/main_0                             macrocell70     6406   9906  986584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1275\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12886
-------------------------------------   ----- 
End-of-path arrival time (ps)           12886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3244   6634  986614  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9984  986614  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2902  12886  986614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 986626p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9864
-------------------------------------   ---- 
End-of-path arrival time (ps)           9864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  980013  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  980013  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  980013  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell71     6234   9864  986626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell71         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1260\/main_1
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 986631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell64   1250   1250  981203  RISE       1
\QuadDec_1:Net_1260\/main_1   macrocell63   8609   9859  986631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 986631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell64   1250   1250  981203  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_3  macrocell66   8609   9859  986631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1203\/main_4
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 986636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9854
-------------------------------------   ---- 
End-of-path arrival time (ps)           9854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell64   1250   1250  981203  RISE       1
\QuadDec_1:Net_1203\/main_4   macrocell60   8604   9854  986636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_3
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 986695p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  981611  RISE       1
\QuadDec_1:Net_1251\/main_3         macrocell53   8545   9795  986695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 986708p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell62   1250   1250  981611  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_2  macrocell65   8532   9782  986708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 986731p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  981611  RISE       1
\QuadDec_1:bQuadDec:error\/main_2   macrocell64   8509   9759  986731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_3:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 986752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  986752  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/main_2             macrocell85    8528   9738  986752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_3:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_3:TimerUDB:capt_int_temp\/clock_0
Path slack     : 986752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  986752  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/main_2                macrocell86    8528   9738  986752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986833p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12667
-------------------------------------   ----- 
End-of-path arrival time (ps)           12667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  986833  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  986833  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  986833  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2790   6420  986833  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9770  986833  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2897  12667  986833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1260\/main_2
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 986897p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell65   1250   1250  983797  RISE       1
\QuadDec_1:Net_1260\/main_2     macrocell63   8343   9593  986897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 986897p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell65   1250   1250  983797  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_4  macrocell66   8343   9593  986897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1203\/main_5
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 986903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9587
-------------------------------------   ---- 
End-of-path arrival time (ps)           9587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell65   1250   1250  983797  RISE       1
\QuadDec_1:Net_1203\/main_5     macrocell60   8337   9587  986903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_3:TimerUDB:run_mode\/main_6
Capture Clock  : \Timer_3:TimerUDB:run_mode\/clock_0
Path slack     : 986986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  986986  RISE       1
\Timer_3:TimerUDB:run_mode\/main_6                     macrocell83    8294   9504  986986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:run_mode\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q   macrocell76   1250   1250  976948  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_2  macrocell79   8227   9477  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_3:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer_3:TimerUDB:timer_enable\/clock_0
Path slack     : 987029p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  986986  RISE       1
\Timer_3:TimerUDB:timer_enable\/main_7                 macrocell87    8251   9461  987029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1203\/main_6
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 987350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9140
-------------------------------------   ---- 
End-of-path arrival time (ps)           9140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell80   1250   1250  981207  RISE       1
\QuadDec_2:Net_1203\/main_6     macrocell74   7890   9140  987350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 987350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9140
-------------------------------------   ---- 
End-of-path arrival time (ps)           9140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q     macrocell80   1250   1250  981207  RISE       1
\QuadDec_2:bQuadDec:error\/main_5  macrocell78   7890   9140  987350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 987430p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q             macrocell63   1250   1250  978181  RISE       1
\QuadDec_1:bQuadDec:error\/main_0  macrocell64   7810   9060  987430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 987440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q               macrocell63   1250   1250  978181  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_0  macrocell65   7800   9050  987440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 987532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q         macrocell78   1250   1250  983555  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_3  macrocell80   7708   8958  987532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 987779p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q   macrocell76   1250   1250  976948  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_2  macrocell80   7461   8711  987779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_3
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 987813p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8677
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell76   1250   1250  976948  RISE       1
\QuadDec_2:Net_1251\/main_3         macrocell67   7427   8677  987813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1203\/main_5
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 987842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell79   1250   1250  981701  RISE       1
\QuadDec_2:Net_1203\/main_5     macrocell74   7398   8648  987842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 987842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q     macrocell79   1250   1250  981701  RISE       1
\QuadDec_2:bQuadDec:error\/main_4  macrocell78   7398   8648  987842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987902p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984602  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984602  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984602  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2538   6038  987902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984602  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984602  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984602  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2537   6037  987903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1251\/main_4
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 987928p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell78   1250   1250  983555  RISE       1
\QuadDec_2:Net_1251\/main_4   macrocell67   7312   8562  987928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988194p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell55     4796   8296  988194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell55         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Net_1275\/main_1
Capture Clock  : \QuadDec_2:Net_1275\/clock_0
Path slack     : 988206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  973686  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  973686  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  973686  RISE       1
\QuadDec_2:Net_1275\/main_1                             macrocell70     4894   8284  988206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1275\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 988215p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  973686  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  973686  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  973686  RISE       1
\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell68     4885   8275  988215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell68         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:runmode_enable\/q
Path End       : Net_33/main_0
Capture Clock  : Net_33/clock_0
Path slack     : 988459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:runmode_enable\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  982622  RISE       1
Net_33/main_0                         macrocell51   6781   8031  988459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:runmode_enable\/q
Path End       : Net_27/main_0
Capture Clock  : Net_27/clock_0
Path slack     : 988459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:runmode_enable\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  982622  RISE       1
Net_27/main_0                         macrocell52   6781   8031  988459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 988479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_0\/q       macrocell40   1250   1250  988479  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/main_0  macrocell41   6761   8011  988479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Wheels:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Wheels:PWMUDB:runmode_enable\/clock_0
Path slack     : 988646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7844
-------------------------------------   ---- 
End-of-path arrival time (ps)           7844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  988646  RISE       1
\PWM_Wheels:PWMUDB:runmode_enable\/main_0      macrocell46    6634   7844  988646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:runmode_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_3:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 988739p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  986460  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/main_1             macrocell84    6541   7751  988739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/clock_0                macrocell84         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 988823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell65   1250   1250  983797  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_4  macrocell65   6417   7667  988823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1260\/main_3
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 988878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7612
-------------------------------------   ---- 
End-of-path arrival time (ps)           7612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell66   1250   1250  979932  RISE       1
\QuadDec_1:Net_1260\/main_3     macrocell63   6362   7612  988878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 988878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7612
-------------------------------------   ---- 
End-of-path arrival time (ps)           7612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell66   1250   1250  979932  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_5  macrocell66   6362   7612  988878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 988929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_1\/q       macrocell41   1250   1250  988929  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/main_0  macrocell42   6311   7561  988929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0              macrocell42         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 988929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_1\/q  macrocell41   1250   1250  988929  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_1  macrocell75   6311   7561  988929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:Net_1203\/main_2
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 988985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell75   1250   1250  982843  RISE       1
\QuadDec_2:Net_1203\/main_2         macrocell74   6255   7505  988985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 988985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell75   1250   1250  982843  RISE       1
\QuadDec_2:bQuadDec:error\/main_1   macrocell78   6255   7505  988985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1251\/main_1
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 989083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q       macrocell77   1250   1250  975010  RISE       1
\QuadDec_2:Net_1251\/main_1  macrocell67   6157   7407  989083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 989133p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell64   1250   1250  981203  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_3  macrocell65   6107   7357  989133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_3:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 989161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  986752  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/main_2             macrocell84    6119   7329  989161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/clock_0                macrocell84         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:timer_enable\/q
Path End       : \Timer_3:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_3:TimerUDB:trig_disable\/clock_0
Path slack     : 989231p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:timer_enable\/q       macrocell87   1250   1250  982599  RISE       1
\Timer_3:TimerUDB:trig_disable\/main_1  macrocell88   6009   7259  989231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:trig_disable\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Wheels:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_Wheels:PWMUDB:prevCompare2\/clock_0
Path slack     : 989310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  989310  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  989310  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  989310  RISE       1
\PWM_Wheels:PWMUDB:prevCompare2\/main_0     macrocell48     3310   7180  989310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:prevCompare2\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Wheels:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_Wheels:PWMUDB:status_1\/clock_0
Path slack     : 989333p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  989310  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  989310  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  989310  RISE       1
\PWM_Wheels:PWMUDB:status_1\/main_1         macrocell50     3287   7157  989333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:status_1\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:timer_enable\/q
Path End       : \Timer_3:TimerUDB:timer_enable\/main_8
Capture Clock  : \Timer_3:TimerUDB:timer_enable\/clock_0
Path slack     : 989392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:timer_enable\/q       macrocell87   1250   1250  982599  RISE       1
\Timer_3:TimerUDB:timer_enable\/main_8  macrocell87   5848   7098  989392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1251\/main_5
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 989447p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell65   1250   1250  983797  RISE       1
\QuadDec_1:Net_1251\/main_5     macrocell53   5793   7043  989447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 989499p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q         macrocell78   1250   1250  983555  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_3  macrocell79   5741   6991  989499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 989538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q               macrocell77   1250   1250  975010  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_0  macrocell80   5702   6952  989538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Wheels:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Wheels:PWMUDB:prevCompare1\/clock_0
Path slack     : 989605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989605  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989605  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989605  RISE       1
\PWM_Wheels:PWMUDB:prevCompare1\/main_0     macrocell47     3135   6885  989605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:prevCompare1\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Wheels:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Wheels:PWMUDB:status_0\/clock_0
Path slack     : 989605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989605  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989605  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989605  RISE       1
\PWM_Wheels:PWMUDB:status_0\/main_1         macrocell49     3135   6885  989605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:status_0\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_3:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 989643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:int_capt_count_1\/q       macrocell84   1250   1250  989643  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/main_4  macrocell85   5597   6847  989643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_3:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_3:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:int_capt_count_1\/q    macrocell84   1250   1250  989643  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/main_4  macrocell86   5597   6847  989643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989708p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9792
-------------------------------------   ---- 
End-of-path arrival time (ps)           9792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    6292   9792  989708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 989715p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6775
-------------------------------------   ---- 
End-of-path arrival time (ps)           6775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q               macrocell77   1250   1250  975010  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_0  macrocell79   5525   6775  989715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 989822p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q       macrocell80   1250   1250  981207  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_5  macrocell79   5418   6668  989822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Net_1275\/main_1
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 989855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978065  RISE       1
\QuadDec_1:Net_1275\/main_1                             macrocell56     3245   6635  989855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 989875p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978065  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell54     3225   6615  989875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell54         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1203\/main_0
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 989877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q       macrocell77   1250   1250  975010  RISE       1
\QuadDec_2:Net_1203\/main_0  macrocell74   5363   6613  989877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 989877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q             macrocell77   1250   1250  975010  RISE       1
\QuadDec_2:bQuadDec:error\/main_0  macrocell78   5363   6613  989877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1260\/main_3
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 989899p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell80   1250   1250  981207  RISE       1
\QuadDec_2:Net_1260\/main_3     macrocell77   5341   6591  989899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_2
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 989915p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell75   1250   1250  982843  RISE       1
\QuadDec_2:Net_1251\/main_2         macrocell67   5325   6575  989915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_2
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 989954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  980952  RISE       1
\QuadDec_1:Net_1203\/main_2         macrocell60   5286   6536  989954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 989969p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9531
-------------------------------------   ---- 
End-of-path arrival time (ps)           9531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q          macrocell78    1250   1250  983555  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_3  statusicell5   8281   9531  989969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                          statusicell5        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 989973p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell61   1250   1250  980952  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_1  macrocell66   5267   6517  989973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990064p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  972074  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    5936   9436  990064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell4        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  986833  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  986833  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  986833  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell57     2772   6402  990088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell57         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_3:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:int_capt_count_0\/q       macrocell85   1250   1250  990351  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/main_5  macrocell84   4889   6139  990351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/clock_0                macrocell84         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_27/main_1
Capture Clock  : Net_27/clock_0
Path slack     : 990378p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  989310  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  989310  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  989310  RISE       1
Net_27/main_1                               macrocell52     2242   6112  990378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Net_1275\/main_0
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 990383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  978582  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  978582  RISE       1
\QuadDec_1:Net_1275\/main_0                             macrocell56     2607   6107  990383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1260\/main_2
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 990396p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell79   1250   1250  981701  RISE       1
\QuadDec_2:Net_1260\/main_2     macrocell77   4844   6094  990396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1260\/main_1
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 990413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell78   1250   1250  983555  RISE       1
\QuadDec_2:Net_1260\/main_1   macrocell77   4827   6077  990413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1251\/main_5
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 990414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell79   1250   1250  981701  RISE       1
\QuadDec_2:Net_1251\/main_5     macrocell67   4826   6076  990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 990475p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q   macrocell75   1250   1250  982843  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_1  macrocell80   4765   6015  990475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_33/main_1
Capture Clock  : Net_33/clock_0
Path slack     : 990510p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989605  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989605  RISE       1
\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989605  RISE       1
Net_33/main_1                               macrocell51     2230   5980  990510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell51         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 990537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q     macrocell65   1250   1250  983797  RISE       1
\QuadDec_1:bQuadDec:error\/main_4  macrocell64   4703   5953  990537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 990552p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5938
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1203\/q                              macrocell60   1250   1250  979083  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell59   4688   5938  990552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell59         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1203\/main_6
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 990565p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell66   1250   1250  979932  RISE       1
\QuadDec_1:Net_1203\/main_6     macrocell60   4675   5925  990565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_3
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 990565p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  981611  RISE       1
\QuadDec_1:Net_1203\/main_3         macrocell60   4675   5925  990565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 990589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell62   1250   1250  981611  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_2  macrocell66   4651   5901  990589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 990738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q   macrocell75   1250   1250  982843  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_1  macrocell79   4502   5752  990738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1203\/main_0
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 990986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q       macrocell63   1250   1250  978181  RISE       1
\QuadDec_1:Net_1203\/main_0  macrocell60   4254   5504  990986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q       macrocell61   1250   1250  980952  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_3  macrocell61   4204   5454  991036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_3:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991077p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:int_capt_count_1\/q       macrocell84   1250   1250  989643  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/main_4  macrocell84   4163   5413  991077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_1\/clock_0                macrocell84         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 991110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q       macrocell79   1250   1250  981701  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_4  macrocell80   4130   5380  991110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991138p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                              macrocell74   1250   1250  969370  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell73   4102   5352  991138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell73         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q       macrocell75   1250   1250  982843  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_3  macrocell75   3951   5201  991289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 991451p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q       macrocell64   1250   1250  981203  RISE       1
\QuadDec_1:bQuadDec:error\/main_3  macrocell64   3789   5039  991451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 991537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                macrocell77    1250   1250  975010  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_2  statusicell5   6713   7963  991537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                          statusicell5        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1260\/main_0
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 991650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q       macrocell63   1250   1250  978181  RISE       1
\QuadDec_1:Net_1260\/main_0  macrocell63   3590   4840  991650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 991650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q               macrocell63   1250   1250  978181  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_0  macrocell66   3590   4840  991650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q       macrocell62   1250   1250  981611  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_3  macrocell62   3543   4793  991697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q       macrocell76   1250   1250  976948  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_3  macrocell76   3518   4768  991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:run_mode\/q
Path End       : \Timer_3:TimerUDB:timer_enable\/main_9
Capture Clock  : \Timer_3:TimerUDB:timer_enable\/clock_0
Path slack     : 991723p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:run_mode\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:run_mode\/q           macrocell83   1250   1250  988636  RISE       1
\Timer_3:TimerUDB:timer_enable\/main_9  macrocell87   3517   4767  991723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991786p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_0\/q  macrocell40   1250   1250  988479  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_0  macrocell75   3454   4704  991786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:trig_disable\/q
Path End       : \Timer_3:TimerUDB:timer_enable\/main_11
Capture Clock  : \Timer_3:TimerUDB:timer_enable\/clock_0
Path slack     : 991841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:trig_disable\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:trig_disable\/q        macrocell88   1250   1250  991841  RISE       1
\Timer_3:TimerUDB:timer_enable\/main_11  macrocell87   3399   4649  991841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:timer_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 992024p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q       macrocell79   1250   1250  981701  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_4  macrocell79   3216   4466  992024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 992118p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q       macrocell80   1250   1250  981207  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_5  macrocell80   3122   4372  992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1251\/main_6
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 992136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell80   1250   1250  981207  RISE       1
\QuadDec_2:Net_1251\/main_6     macrocell67   3104   4354  992136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q  macrocell37   1250   1250  992434  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_0  macrocell62   2806   4056  992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q       macrocell37   1250   1250  992434  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell38   2804   4054  992436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell38         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q       macrocell34   1250   1250  992439  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell35   2801   4051  992439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992453p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_0\/q  macrocell43   1250   1250  992453  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_0  macrocell76   2787   4037  992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Net_1251\/main_0
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1251\/q       macrocell67   1250   1250  981596  RISE       1
\QuadDec_2:Net_1251\/main_0  macrocell67   2785   4035  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q  macrocell34   1250   1250  992439  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_0  macrocell61   2782   4032  992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_1\/q       macrocell44   1250   1250  992462  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/main_0  macrocell45   2778   4028  992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0              macrocell45         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992472p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_0\/q       macrocell43   1250   1250  992453  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/main_0  macrocell44   2768   4018  992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0              macrocell44         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_1\/q  macrocell44   1250   1250  992462  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_1  macrocell76   2767   4017  992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:trig_disable\/q
Path End       : \Timer_3:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_3:TimerUDB:trig_disable\/clock_0
Path slack     : 992620p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:trig_disable\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:trig_disable\/q       macrocell88   1250   1250  991841  RISE       1
\Timer_3:TimerUDB:trig_disable\/main_4  macrocell88   2620   3870  992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:trig_disable\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_3:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_3:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:int_capt_count_0\/q       macrocell85   1250   1250  990351  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/main_5  macrocell85   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_3:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_3:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:int_capt_count_0\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:int_capt_count_0\/q    macrocell85   1250   1250  990351  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/main_5  macrocell86   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q  macrocell38   1250   1250  992644  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_1  macrocell62   2596   3846  992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:run_mode\/q
Path End       : \Timer_3:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_3:TimerUDB:trig_disable\/clock_0
Path slack     : 992644p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:run_mode\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:run_mode\/q           macrocell83   1250   1250  988636  RISE       1
\Timer_3:TimerUDB:trig_disable\/main_2  macrocell88   2596   3846  992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:trig_disable\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q       macrocell38   1250   1250  992644  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell39   2594   3844  992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell39         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q       macrocell35   1250   1250  992652  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell36   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell36         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992654p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q  macrocell35   1250   1250  992652  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_1  macrocell61   2586   3836  992654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Net_1203\/main_1
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 992706p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q       macrocell74   1250   1250  969370  RISE       1
\QuadDec_2:Net_1203\/main_1  macrocell74   2534   3784  992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q  macrocell36   1250   1250  992929  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_2  macrocell61   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_2\/q  macrocell45   1250   1250  992942  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_2  macrocell76   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1260\/main_0
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q       macrocell77   1250   1250  975010  RISE       1
\QuadDec_2:Net_1260\/main_0  macrocell77   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Net_1203\/main_1
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1203\/q       macrocell60   1250   1250  979083  RISE       1
\QuadDec_1:Net_1203\/main_1  macrocell60   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell60         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:prevCompare1\/q
Path End       : \PWM_Wheels:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Wheels:PWMUDB:status_0\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:prevCompare1\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:prevCompare1\/q   macrocell47   1250   1250  992945  RISE       1
\PWM_Wheels:PWMUDB:status_0\/main_0  macrocell49   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:status_0\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q  macrocell39   1250   1250  992948  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_2  macrocell62   2292   3542  992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:prevCompare2\/q
Path End       : \PWM_Wheels:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Wheels:PWMUDB:status_1\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:prevCompare2\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:prevCompare2\/q   macrocell48   1250   1250  992954  RISE       1
\PWM_Wheels:PWMUDB:status_1\/main_0  macrocell50   2286   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:status_1\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_2\/q  macrocell42   1250   1250  992956  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_2  macrocell75   2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1203\/main_4
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 992990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell78   1250   1250  983555  RISE       1
\QuadDec_2:Net_1203\/main_4   macrocell74   2250   3500  992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 992990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q       macrocell78   1250   1250  983555  RISE       1
\QuadDec_2:bQuadDec:error\/main_3  macrocell78   2250   3500  992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:capt_int_temp\/q
Path End       : \Timer_3:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_3:TimerUDB:rstSts:stsreg\/clock
Path slack     : 993826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:capt_int_temp\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_3:TimerUDB:capt_int_temp\/q         macrocell86    1250   1250  993826  RISE       1
\Timer_3:TimerUDB:rstSts:stsreg\/status_1  statusicell7   4424   5674  993826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:rstSts:stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 994037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                             macrocell77    1250   1250  975010  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   4713   5963  994037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell4        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 994418p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q                             macrocell63    1250   1250  978181  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   4332   5582  994418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell2        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:status_0\/q
Path End       : \PWM_Wheels:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Wheels:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:status_0\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:status_0\/q               macrocell49    1250   1250  995926  RISE       1
\PWM_Wheels:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Wheels:PWMUDB:status_1\/q
Path End       : \PWM_Wheels:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Wheels:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:status_1\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Wheels:PWMUDB:status_1\/q               macrocell50    1250   1250  995937  RISE       1
\PWM_Wheels:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2313   3563  995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Wheels:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:prevCapture\/q
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9982208p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14662
-------------------------------------   ----- 
End-of-path arrival time (ps)           14662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:prevCapture\/clock_0       macrocell94         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:prevCapture\/q              macrocell94      1250   1250  9972946  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/main_1           macrocell20      2305   3555  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/q                macrocell20      3350   6905  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell17   7756  14662  9982208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock   datapathcell17      0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9982305p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:disable_run_i\/q              macrocell95      1250   1250  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:count_enable\/main_1          macrocell24      3209   4459  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:count_enable\/q               macrocell24      3350   7809  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell17   3696  11505  9982305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/clock   datapathcell17      0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9982307p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11503
-------------------------------------   ----- 
End-of-path arrival time (ps)           11503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:disable_run_i\/q              macrocell95      1250   1250  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:count_enable\/main_1          macrocell24      3209   4459  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:count_enable\/q               macrocell24      3350   7809  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell16   3694  11503  9982307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/clock   datapathcell16      0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:prevCapture\/q
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9982749p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14121
-------------------------------------   ----- 
End-of-path arrival time (ps)           14121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:prevCapture\/clock_0       macrocell94         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:prevCapture\/q              macrocell94      1250   1250  9972946  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/main_1           macrocell20      2305   3555  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/q                macrocell20      3350   6905  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell16   7216  14121  9982749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/clock   datapathcell16      0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9983161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16339
-------------------------------------   ----- 
End-of-path arrival time (ps)           16339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell14   1240   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell15      0   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell15   1210   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell16      0   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell16   1210   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell17      0   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell17   2270   5930  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:overflow_status\/main_0      macrocell23      3405   9335  9983161  RISE       1
\Counter_ColorSensor:CounterUDB:overflow_status\/q           macrocell23      3350  12685  9983161  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/status_2     statusicell9     3655  16339  9983161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9983396p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:disable_run_i\/q              macrocell95      1250   1250  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:count_enable\/main_1          macrocell24      3209   4459  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:count_enable\/q               macrocell24      3350   7809  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell14   2605  10414  9983396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9983397p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10413
-------------------------------------   ----- 
End-of-path arrival time (ps)           10413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:disable_run_i\/q              macrocell95      1250   1250  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:count_enable\/main_1          macrocell24      3209   4459  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:count_enable\/q               macrocell24      3350   7809  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell15   2604  10413  9983397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/clock   datapathcell15      0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:prevCapture\/q
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9983645p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:prevCapture\/clock_0       macrocell94         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:prevCapture\/q              macrocell94      1250   1250  9972946  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/main_1           macrocell20      2305   3555  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/q                macrocell20      3350   6905  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell14   6320  13225  9983645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:prevCapture\/q
Path End       : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9984185p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12685
-------------------------------------   ----- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:prevCapture\/clock_0       macrocell94         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:prevCapture\/q              macrocell94      1250   1250  9972946  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/main_1           macrocell20      2305   3555  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/q                macrocell20      3350   6905  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell15   5779  12685  9984185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/clock   datapathcell15      0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984507p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14993
-------------------------------------   ----- 
End-of-path arrival time (ps)           14993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell14   1600   1600  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell15      0   1600  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell15   1280   2880  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell16      0   2880  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell16   1280   4160  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell17      0   4160  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell17   2270   6430  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:status_0\/main_0             macrocell22      2301   8731  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:status_0\/q                  macrocell22      3350  12081  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/status_0     statusicell9     2912  14993  9984507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:prevCapture\/q
Path End       : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985813p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13687
-------------------------------------   ----- 
End-of-path arrival time (ps)           13687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:prevCapture\/clock_0       macrocell94         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:prevCapture\/q            macrocell94    1250   1250  9972946  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/main_1         macrocell20    2305   3555  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:hwCapture\/q              macrocell20    3350   6905  9982208  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/status_4  statusicell9   6782  13687  9985813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ColorSensor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_ColorSensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9986018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13482
-------------------------------------   ----- 
End-of-path arrival time (ps)           13482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:status_2\/main_1          macrocell19      4316   7816  9986018  RISE       1
\PWM_ColorSensor:PWMUDB:status_2\/q               macrocell19      3350  11166  9986018  RISE       1
\PWM_ColorSensor:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2316  13482  9986018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:genblk8:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_ColorSensor:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:prevCompare\/clock_0
Path slack     : 9986094p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell14   1600   1600  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell15      0   1600  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell15   1280   2880  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell16      0   2880  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell16   1280   4160  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell17      0   4160  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell17   2270   6430  9984507  RISE       1
\Counter_ColorSensor:CounterUDB:prevCompare\/main_0          macrocell97      3966  10396  9986094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:prevCompare\/clock_0       macrocell97         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_ColorSensor:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9986550p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9940
-------------------------------------   ---- 
End-of-path arrival time (ps)           9940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell14   1240   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell15      0   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell15   1210   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell16      0   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell16   1210   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell17      0   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell17   2270   5930  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/main_2        macrocell95      4010   9940  9986550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_ColorSensor:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9987168p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell14   1240   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell15      0   1240  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell15   1210   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell16      0   2450  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell16   1210   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell17      0   3660  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell17   2270   5930  9967488  RISE       1
\Counter_ColorSensor:CounterUDB:overflow_reg_i\/main_0       macrocell96      3392   9322  9987168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:overflow_reg_i\/clock_0    macrocell96         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2921   6421  9987519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987520p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   2920   6420  9987520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell13      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9987645p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11855
-------------------------------------   ----- 
End-of-path arrival time (ps)           11855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\/z0       datapathcell14    760    760  9987645  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell15      0    760  9987645  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\/z0       datapathcell15   1210   1970  9987645  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell16      0   1970  9987645  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\/z0       datapathcell16   1210   3180  9987645  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell17      0   3180  9987645  RISE       1
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell17   2740   5920  9987645  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/status_1    statusicell9     5935  11855  9987645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\/clock      statusicell9        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9988254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:runmode_enable\/q         macrocell89      1250   1250  9984954  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   4436   5686  9988254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9988255p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:runmode_enable\/q         macrocell89      1250   1250  9984954  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   4435   5685  9988255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell13      0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ColorSensor:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9988674p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7816
-------------------------------------   ---- 
End-of-path arrival time (ps)           7816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell12    760    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell13      0    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell13   2740   3500  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/main_2  macrocell89      4316   7816  9988674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ColorSensor:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_ColorSensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9988674p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7816
-------------------------------------   ---- 
End-of-path arrival time (ps)           7816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell12    760    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell13      0    760  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell13   2740   3500  9984219  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/main_2    macrocell90      4316   7816  9988674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/clock_0              macrocell90         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_288/main_1
Capture Clock  : Net_288/clock_0
Path slack     : 9988898p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  9988898  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  9988898  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  9988898  RISE       1
Net_288/main_1                                   macrocell93      3842   7592  9988898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell93         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_ColorSensor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  9988898  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  9988898  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  9988898  RISE       1
\PWM_ColorSensor:PWMUDB:prevCompare1\/main_0     macrocell91      3833   7583  9988907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:prevCompare1\/clock_0              macrocell91         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_ColorSensor:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_ColorSensor:PWMUDB:status_0\/clock_0
Path slack     : 9988907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  9988898  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  9988898  RISE       1
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  9988898  RISE       1
\PWM_ColorSensor:PWMUDB:status_0\/main_1         macrocell92      3833   7583  9988907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:status_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:overflow_reg_i\/q
Path End       : \Counter_ColorSensor:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9990539p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:overflow_reg_i\/clock_0    macrocell96         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:overflow_reg_i\/q      macrocell96   1250   1250  9988956  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/main_3  macrocell95   4701   5951  9990539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_ColorSensor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992340p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\/clock             controlcell7        0      0  RISE       1

Data path
pin name                                            model name    delay     AT    slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  9992340  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/main_0      macrocell89    2940   4150  9992340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_ColorSensor:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992340p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\/clock             controlcell7        0      0  RISE       1

Data path
pin name                                            model name    delay     AT    slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  9992340  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/main_0        macrocell90    2940   4150  9992340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/clock_0              macrocell90         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:runmode_enable\/q
Path End       : Net_288/main_0
Capture Clock  : Net_288/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:runmode_enable\/q  macrocell89   1250   1250  9984954  RISE       1
Net_288/main_0                             macrocell93   2600   3850  9992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell93         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_ColorSensor:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:runmode_enable\/q       macrocell89   1250   1250  9984954  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/main_1  macrocell89   2600   3850  9992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_ColorSensor:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_ColorSensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:runmode_enable\/q     macrocell89   1250   1250  9984954  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/main_1  macrocell90   2600   3850  9992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/clock_0              macrocell90         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_288/q
Path End       : \Counter_ColorSensor:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_ColorSensor:CounterUDB:prevCapture\/clock_0
Path slack     : 9992939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell93         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_288/q                                            macrocell93   1250   1250  9972950  RISE       1
\Counter_ColorSensor:CounterUDB:prevCapture\/main_0  macrocell94   2301   3551  9992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:prevCapture\/clock_0       macrocell94         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:prevCompare1\/q
Path End       : \PWM_ColorSensor:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:status_0\/clock_0
Path slack     : 9992943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:prevCompare1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:prevCompare1\/q   macrocell91   1250   1250  9992943  RISE       1
\PWM_ColorSensor:PWMUDB:status_0\/main_0  macrocell92   2297   3547  9992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:status_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_ColorSensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_ColorSensor:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_ColorSensor:CounterUDB:disable_run_i\/q       macrocell95   1250   1250  9973626  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/main_1  macrocell95   2296   3546  9992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_ColorSensor:CounterUDB:disable_run_i\/clock_0     macrocell95         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:trig_disable\/q
Path End       : \PWM_ColorSensor:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/clock_0              macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:trig_disable\/q         macrocell90   1250   1250  9992945  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/main_3  macrocell89   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:runmode_enable\/clock_0            macrocell89         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:trig_disable\/q
Path End       : \PWM_ColorSensor:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_ColorSensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/clock_0              macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:trig_disable\/q       macrocell90   1250   1250  9992945  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/main_3  macrocell90   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:trig_disable\/clock_0              macrocell90         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ColorSensor:PWMUDB:status_0\/q
Path End       : \PWM_ColorSensor:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_ColorSensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:status_0\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_ColorSensor:PWMUDB:status_0\/q               macrocell92    1250   1250  9995927  RISE       1
\PWM_ColorSensor:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2323   3573  9995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_ColorSensor:PWMUDB:genblk8:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021171p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14306
-------------------------------------   ----- 
End-of-path arrival time (ps)           14306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell19    190    190  13021171  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell26      6348   6538  13021171  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell26      3350   9888  13021171  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell19   4418  14306  13021171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022382p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13924
-------------------------------------   ----- 
End-of-path arrival time (ps)           13924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell104   1250   1250  13022382  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell29    7009   8259  13022382  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell29    3350  11609  13022382  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell     2315  13924  13022382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13022986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18180
-------------------------------------   ----- 
End-of-path arrival time (ps)           18180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell18      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  13022986  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell27      3643   7223  13022986  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell27      3350  10573  13022986  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell10    7607  18180  13022986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell10       0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell104     1250   1250  13022382  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell20   8055   9305  13026352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  13021171  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell18   6920   7110  13028547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell18      0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13028837p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell104   1250   1250  13022382  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell106   8069   9319  13028837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13028837p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell104   1250   1250  13022382  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell107   8069   9319  13028837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028837p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell104   1250   1250  13022382  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell110   8069   9319  13028837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13028837p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell104   1250   1250  13022382  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell113   8069   9319  13028837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13028857p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9300
-------------------------------------   ---- 
End-of-path arrival time (ps)           9300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13028857  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell112   7360   9300  13028857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13029109p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13029109  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell112   7108   9048  13029109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13029161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8996
-------------------------------------   ---- 
End-of-path arrival time (ps)           8996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell112   1250   1250  13020816  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell105   7746   8996  13029161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13029734p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11432
-------------------------------------   ----- 
End-of-path arrival time (ps)           11432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell20   3580   3580  13029734  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell31      2233   5813  13029734  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell31      3350   9163  13029734  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell11    2270  11432  13029734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell11       0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell105     1250   1250  13026592  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell20   4552   5802  13029855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13029906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell104   1250   1250  13022382  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell105   7001   8251  13029906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13029906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell104   1250   1250  13022382  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell108   7001   8251  13029906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13030026p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8131
-------------------------------------   ---- 
End-of-path arrival time (ps)           8131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell112   1250   1250  13020816  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell113   6881   8131  13030026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13030032p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell112   1250   1250  13020816  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell111   6875   8125  13030032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell101     1250   1250  13023194  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell18   4085   5335  13030321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell18      0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13030333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell103   1250   1250  13030333  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell101   6573   7823  13030333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13030361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell18      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  13022986  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell101     4215   7795  13030361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell109     1250   1250  13030875  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell20   3532   4782  13030875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13030880p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell18      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell18   4370   4370  13030880  RISE       1
\UART_1:BUART:txn\/main_3                macrocell99      2906   7276  13030880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell99         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13030886p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell103   1250   1250  13030333  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell100   6021   7271  13030886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13031049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  13021171  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell101     6917   7107  13031049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13031271p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell102   1250   1250  13022258  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell102   5636   6886  13031271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13031271p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell102   1250   1250  13022258  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell103   5636   6886  13031271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13031332p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13028857  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell111   4884   6824  13031332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell100     1250   1250  13023398  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell18   3072   4322  13031335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell18      0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031524p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell100   1250   1250  13023398  RISE       1
\UART_1:BUART:txn\/main_1    macrocell99    5383   6633  13031524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell99         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13031535p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13029109  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell111   4681   6621  13031535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13031551p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  13021171  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell102     6416   6606  13031551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13031551p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  13021171  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell103     6416   6606  13031551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13031619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  13021171  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell100     6348   6538  13031619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031816p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell108   1250   1250  13025736  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell106   5090   6340  13031816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13031816p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell108   1250   1250  13025736  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell107   5090   6340  13031816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031816p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell108   1250   1250  13025736  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell110   5090   6340  13031816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031816p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell108   1250   1250  13025736  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell113   5090   6340  13031816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell105   1250   1250  13026592  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell106   5085   6335  13031822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13031822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell105   1250   1250  13026592  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell107   5085   6335  13031822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell105   1250   1250  13026592  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell110   5085   6335  13031822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell105   1250   1250  13026592  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell113   5085   6335  13031822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032048p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell100   1250   1250  13023398  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell102   4859   6109  13032048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13032048p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell100   1250   1250  13023398  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell103   4859   6109  13032048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell102   1250   1250  13022258  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell101   4757   6007  13032149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032252p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell101   1250   1250  13023194  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell101   4654   5904  13032252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13032297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell107   1250   1250  13025356  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell105   4610   5860  13032297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13032297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell107   1250   1250  13025356  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell108   4610   5860  13032297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032416p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13029109  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell109   3801   5741  13032416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032477p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  13032477  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell102     5489   5679  13032477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032481p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  13032477  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell99      5485   5675  13032481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell99         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032573p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell101   1250   1250  13023194  RISE       1
\UART_1:BUART:txn\/main_2    macrocell99    4334   5584  13032573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell99         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell101   1250   1250  13023194  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell102   4333   5583  13032574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13032574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell101   1250   1250  13023194  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell103   4333   5583  13032574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13032688p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell108   1250   1250  13025736  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell105   4219   5469  13032688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13032688p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell108   1250   1250  13025736  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell108   4219   5469  13032688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032706p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell102   1250   1250  13022258  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell100   4200   5450  13032706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13028857  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell109   3482   5422  13032735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13032836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13032836  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell106   3381   5321  13032836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13032836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13032836  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell107   3381   5321  13032836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13032841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13032841  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell106   3376   5316  13032841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13032841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13032841  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell107   3376   5316  13032841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033007p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13033007  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell106   3209   5149  13033007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033007p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13033007  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell107   3209   5149  13033007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell106     1250   1250  13030825  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell20   4009   5259  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell20      0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033359p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell109   1250   1250  13030875  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell106   3548   4798  13033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033359p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell109   1250   1250  13030875  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell107   3548   4798  13033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033359p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell109   1250   1250  13030875  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell113   3548   4798  13033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033382p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell103   1250   1250  13030333  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell102   3525   4775  13033382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033453p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell111   1250   1250  13025152  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell105   3454   4704  13033453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13033464p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell112   1250   1250  13020816  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell112   3442   4692  13033464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell112        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell19      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  13032477  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell100     4418   4608  13033549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033579p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13032836  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell105   2638   4578  13033579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033579p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13032836  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell108   2638   4578  13033579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13032841  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell105   2635   4575  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13032841  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell108   2635   4575  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell101   1250   1250  13023194  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell100   3265   4515  13033642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033749p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                    model name    delay     AT     slack  edge  Fanout
--------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell103   1250   1250  13030333  RISE       1
\UART_1:BUART:txn\/main_6   macrocell99    3158   4408  13033749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell99         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033845p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell100   1250   1250  13023398  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell100   3061   4311  13033845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  13033871  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell109   2346   4286  13033871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033904p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13033007  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell105   2313   4253  13033904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033904p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13033007  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell108   2313   4253  13033904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell100   1250   1250  13023398  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell101   2938   4188  13033968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell101        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13034134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell105   1250   1250  13026592  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell105   2773   4023  13034134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell105   1250   1250  13026592  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell108   2773   4023  13034134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034210p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell99         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell99   1250   1250  13034210  RISE       1
\UART_1:BUART:txn\/main_0  macrocell99   2697   3947  13034210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell99         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell109   1250   1250  13030875  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell105   2614   3864  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell105        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell109   1250   1250  13030875  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell108   2614   3864  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell111        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell111   1250   1250  13025152  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell111   2538   3788  13034369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13034369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell111        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell111   1250   1250  13025152  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell113   2537   3787  13034369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034388p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell102        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell102   1250   1250  13022258  RISE       1
\UART_1:BUART:txn\/main_4    macrocell99    2518   3768  13034388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell99         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13034445p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                           model name     delay     AT     slack  edge  Fanout
---------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell113    1250   1250  13034445  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell11   5472   6722  13034445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell11       0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034613p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell114   1250   1250  13034613  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell108   2293   3543  13034613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell108        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell107   1250   1250  13025356  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell106   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell107   1250   1250  13025356  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell107   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell107   1250   1250  13025356  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell110   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell107   1250   1250  13025356  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell113   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell113        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

