# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CED_LAB4_2_3.srcs/sources_1/new/main_delay.v" \
"../../../../CED_LAB4_2_3.srcs/sim_1/new/main_delay_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
