// Seed: 1213577920
module module_0;
  wire id_2;
  parameter id_3 = id_3;
  assign id_2 = id_2;
  tri1 id_4, id_5 = -1;
  parameter id_6 = -1'd0;
  tri1 id_7 = id_5, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_21;
  module_0 modCall_1 ();
  assign modCall_1.id_7 = 0;
  assign id_10[-1] = id_21;
  tri0 id_22;
  wire id_23;
  id_24(
      id_1
  );
  wire id_25, id_26;
  always_ff begin : LABEL_0
    begin : LABEL_0
      id_20 <= id_1[1'b0] + -1'h0;
    end
    @(posedge -1) id_2 = id_3;
  end
  assign id_22 = -1;
  assign id_15 = -1'h0;
endmodule
