Verilator Tree Dump (format 0x3900) from <e1184> to <e1201>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7200 <e227> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5ff980 <e366> {c1ai}
    1:2:2: SCOPE 0xaaaaab5ff880 <e431> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f7200]
    1:2: VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab5f9990 <e869> {c1ai}  traceInitTop [SLOW]
    1:2:3: CCALL 0xaaaaab5f9cb0 <e456> {c1ai} traceInitSub0 => CFUNC 0xaaaaab5f9b20 <e871> {c1ai}  traceInitSub0 [SLOW]
    1:2: CFUNC 0xaaaaab5f9b20 <e871> {c1ai}  traceInitSub0 [SLOW]
    1:2:3: TRACEDECL 0xaaaaab5fa000 <e460> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock
    1:2:3: TRACEDECL 0xaaaaab5fa350 <e467> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset
    1:2:3: TRACEDECL 0xaaaaab5fa6a0 <e474> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D
    1:2:3: TRACEDECL 0xaaaaab5fa9f0 <e481> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q
    1:2:3: TRACEDECL 0xaaaaab5fad40 <e488> {c2al} @dt=0xaaaaab5f5070@(G/w1)  LogicRightShiftRegister_NegEdge_8Bit clock
    1:2:3: TRACEDECL 0xaaaaab5fb090 <e495> {c3al} @dt=0xaaaaab5f5070@(G/w1)  LogicRightShiftRegister_NegEdge_8Bit reset
    1:2:3: TRACEDECL 0xaaaaab609a30 <e502> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  LogicRightShiftRegister_NegEdge_8Bit D
    1:2:3: TRACEDECL 0xaaaaab609d80 <e509> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  LogicRightShiftRegister_NegEdge_8Bit Q
    1:2: CFUNC 0xaaaaab60ddd0 <e873> {c7af}  _sequent__TOP__1
    1:2:3: ASSIGN 0xaaaaab6013a0 <e981> {c10ap} @dt=0xaaaaab60d320@(G/wu32/8)
    1:2:3:1: COND 0xaaaaab61f800 <e1074> {c10ar} @dt=0xaaaaab60d320@(G/wu32/8)
    1:2:3:1:1: CCAST 0xaaaaab620880 <e1103> {c9an} @dt=0xaaaaab603a20@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0xaaaaab61f8c0 <e1098> {c9an} @dt=0xaaaaab603a20@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0xaaaaab61f5b0 <e1068> {c10ar} @dt=0xaaaaab60d320@(G/wu32/8)  32'h0
    1:2:3:1:3: AND 0xaaaaab61f9e0 <e1053> {c10ar} @dt=0xaaaaab60d320@(G/wu32/8)
    1:2:3:1:3:1: CONST 0xaaaaab61faa0 <e1043> {c10ar} @dt=0xaaaaab603d40@(G/w32)  32'hff
    1:2:3:1:3:2: SHIFTR 0xaaaaab61fbe0 <e1044> {c12at} @dt=0xaaaaab60d320@(G/wu32/8)
    1:2:3:1:3:2:1: CCAST 0xaaaaab620bf0 <e1112> {c12ar} @dt=0xaaaaab60d320@(G/wu32/8) sz32
    1:2:3:1:3:2:1:1: VARREF 0xaaaaab61fca0 <e1107> {c12ar} @dt=0xaaaaab60d320@(G/wu32/8)  Q [RV] <- VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:3:2:2: CONST 0xaaaaab61fdc0 <e221> {c12aw} @dt=0xaaaaab5f2750@(G/sw32)  32'sh1
    1:2:3:2: VARREF 0xaaaaab601aa0 <e928> {c10an} @dt=0xaaaaab60d320@(G/wu32/8)  Q [LV] => VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab60ca90 <e875> {c1ai}  _eval
    1:2:3: IF 0xaaaaab60f5c0 <e674> {c7am}
    1:2:3:1: AND 0xaaaaab60f500 <e946> {c7ao} @dt=0xaaaaab603a20@(G/wu32/1)
    1:2:3:1:1: NOT 0xaaaaab60f320 <e944> {c7ao} @dt=0xaaaaab603a20@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0xaaaaab620d90 <e1121> {c7ao} @dt=0xaaaaab603a20@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0xaaaaab60f200 <e1116> {c7ao} @dt=0xaaaaab603a20@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0xaaaaab620f30 <e1130> {c7ao} @dt=0xaaaaab603a20@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0xaaaaab60f3e0 <e1125> {c7ao} @dt=0xaaaaab603a20@(G/wu32/1)  __Vclklast__TOP__clock [RV] <- VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:3:2: CCALL 0xaaaaab60df60 <e636> {c7af} _sequent__TOP__1 => CFUNC 0xaaaaab60ddd0 <e873> {c7af}  _sequent__TOP__1
    1:2:4: ASSIGN 0xaaaaab60f140 <e949> {c2al} @dt=0xaaaaab603a20@(G/wu32/1)
    1:2:4:1: VARREF 0xaaaaab60f020 <e947> {c2al} @dt=0xaaaaab603a20@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0xaaaaab60ef00 <e948> {c2al} @dt=0xaaaaab603a20@(G/wu32/1)  __Vclklast__TOP__clock [LV] => VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab60cc50 <e877> {c1ai}  _eval_initial [SLOW]
    1:2:3: ASSIGN 0xaaaaab60ee40 <e952> {c2al} @dt=0xaaaaab603a20@(G/wu32/1)
    1:2:3:1: VARREF 0xaaaaab60ec00 <e950> {c2al} @dt=0xaaaaab603a20@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0xaaaaab60ed20 <e951> {c2al} @dt=0xaaaaab603a20@(G/wu32/1)  __Vclklast__TOP__clock [LV] => VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab60e5a0 <e879> {c1ai}  _eval_settle [SLOW]
    1:2: CFUNC 0xaaaaab60e730 <e881> {c1ai}  _final [SLOW]
    1:2: CFUNC 0xaaaaab602bd0 <e883> {c1ai}  _change_request
    1:2:3: CRETURN 0xaaaaab603000 <e694> {c1ai}
    1:2:3:1: CCALL 0xaaaaab602ef0 <e695> {c1ai} _change_request_1 => CFUNC 0xaaaaab602d60 <e885> {c1ai}  _change_request_1
    1:2: CFUNC 0xaaaaab602d60 <e885> {c1ai}  _change_request_1
    1:2:3: CHANGEDET 0xaaaaab6030c0 <e696> {c1ai}
    1:2: CFUNC 0xaaaaab604380 <e887> {c1ai}  traceRegister [SLOW]
    1:2:3: TEXT 0xaaaaab6049c0 <e733> {c1ai} "tracep->addFullCb("
    1:2:3: ADDROFCFUNC 0xaaaaab604ab0 <e739> {c1ai} @dt=0xaaaaab604b80@(G/w64)
    1:2:3: TEXT 0xaaaaab604c60 <e741> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0xaaaaab605dc0 <e764> {c1ai} "tracep->addChgCb("
    1:2:3: ADDROFCFUNC 0xaaaaab605eb0 <e767> {c1ai} @dt=0xaaaaab604b80@(G/w64)
    1:2:3: TEXT 0xaaaaab605f80 <e769> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0xaaaaab607580 <e827> {c1ai} "tracep->addCleanupCb("
    1:2:3: ADDROFCFUNC 0xaaaaab607670 <e830> {c1ai} @dt=0xaaaaab604b80@(G/w64)
    1:2:3: TEXT 0xaaaaab607740 <e832> {c1ai} ", vlSelf);..."
    1:2: CFUNC 0xaaaaab604510 <e889> {c1ai}  traceFullTop0 [SLOW] [STATIC]
    1:2:2: CSTMT 0xaaaaab608d90 <e727> {c1ai}
    1:2:2:1: TEXT 0xaaaaab6046a0 <e728> {c1ai} "VLogicRightShiftRegister_NegEdge_8Bit___024root* const __restrict vlSelf = static_cast<VLogicRightShiftRegister_NegEdge_8Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab604790 <e731> {c1ai}
    1:2:2:1: TEXT 0xaaaaab604850 <e730> {c1ai} "VLogicRightShiftRegister_NegEdge_8Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:3: CCALL 0xaaaaab604ee0 <e744> {c1ai} traceFullSub0 => CFUNC 0xaaaaab604d50 <e891> {c1ai}  traceFullSub0 [SLOW]
    1:2: CFUNC 0xaaaaab604d50 <e891> {c1ai}  traceFullSub0 [SLOW]
    1:2:3: TRACEINC 0xaaaaab604ff0 <e746> {c2al} @dt=0xaaaaab5f5070@(G/w1) -> TRACEDECL 0xaaaaab5fa000 <e460> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock
    1:2:3:2: VARREF 0xaaaaab6050c0 <e953> {c2al} @dt=0xaaaaab603a20@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab6051e0 <e749> {c3al} @dt=0xaaaaab5f5070@(G/w1) -> TRACEDECL 0xaaaaab5fa350 <e467> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset
    1:2:3:2: VARREF 0xaaaaab6052b0 <e954> {c3al} @dt=0xaaaaab603a20@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab6053d0 <e752> {c4ar} @dt=0xaaaaab5ecb20@(G/w8) -> TRACEDECL 0xaaaaab5fa6a0 <e474> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D
    1:2:3:2: VARREF 0xaaaaab6054a0 <e955> {c4ar} @dt=0xaaaaab60d320@(G/wu32/8)  D [RV] <- VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab6055c0 <e755> {c5aw} @dt=0xaaaaab5ecb20@(G/w8) -> TRACEDECL 0xaaaaab5fa9f0 <e481> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q
    1:2:3:2: VARREF 0xaaaaab605690 <e956> {c5aw} @dt=0xaaaaab60d320@(G/wu32/8)  Q [RV] <- VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab6057b0 <e893> {c1ai}  traceChgTop0 [STATIC]
    1:2:2: CSTMT 0xaaaaab605940 <e757> {c1ai}
    1:2:2:1: TEXT 0xaaaaab605a00 <e758> {c1ai} "VLogicRightShiftRegister_NegEdge_8Bit___024root* const __restrict vlSelf = static_cast<VLogicRightShiftRegister_NegEdge_8Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab605b90 <e761> {c1ai}
    1:2:2:1: TEXT 0xaaaaab605c50 <e760> {c1ai} "VLogicRightShiftRegister_NegEdge_8Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: CSTMT 0xaaaaab606070 <e772> {c1ai}
    1:2:2:1: TEXT 0xaaaaab606130 <e771> {c1ai} "if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;..."
    1:2:3: CCALL 0xaaaaab6063b0 <e775> {c1ai} traceChgSub0 => CFUNC 0xaaaaab606220 <e895> {c1ai}  traceChgSub0
    1:2: CFUNC 0xaaaaab606220 <e895> {c1ai}  traceChgSub0
    1:2:3: TRACEINC 0xaaaaab6067b0 <e910> {c2al} @dt=0xaaaaab5f5070@(G/w1) -> TRACEDECL 0xaaaaab5fa000 <e460> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock
    1:2:3:2: VARREF 0xaaaaab606880 <e957> {c2al} @dt=0xaaaaab603a20@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab6069a0 <e788> {c3al} @dt=0xaaaaab5f5070@(G/w1) -> TRACEDECL 0xaaaaab5fa350 <e467> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset
    1:2:3:2: VARREF 0xaaaaab606a70 <e958> {c3al} @dt=0xaaaaab603a20@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab606b90 <e791> {c4ar} @dt=0xaaaaab5ecb20@(G/w8) -> TRACEDECL 0xaaaaab5fa6a0 <e474> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D
    1:2:3:2: VARREF 0xaaaaab606c60 <e959> {c4ar} @dt=0xaaaaab60d320@(G/wu32/8)  D [RV] <- VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab606d80 <e794> {c5aw} @dt=0xaaaaab5ecb20@(G/w8) -> TRACEDECL 0xaaaaab5fa9f0 <e481> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q
    1:2:3:2: VARREF 0xaaaaab606e50 <e960> {c5aw} @dt=0xaaaaab60d320@(G/wu32/8)  Q [RV] <- VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab606f70 <e897> {c1ai}  traceCleanup [STATIC]
    1:2:2: CSTMT 0xaaaaab607100 <e821> {c1ai}
    1:2:2:1: TEXT 0xaaaaab6071c0 <e822> {c1ai} "VLogicRightShiftRegister_NegEdge_8Bit___024root* const __restrict vlSelf = static_cast<VLogicRightShiftRegister_NegEdge_8Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab607350 <e825> {c1ai}
    1:2:2:1: TEXT 0xaaaaab607410 <e824> {c1ai} "VLogicRightShiftRegister_NegEdge_8Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: VAR 0xaaaaab608910 <e860> {c1ai} @dt=0xaaaaab604040@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3: CSTMT 0xaaaaab607830 <e833> {c1ai}
    1:2:3:1: TEXT 0xaaaaab6078f0 <e834> {c1ai} "vlSymsp->__Vm_activity = false;..."
    1:2:3: ASSIGN 0xaaaaab608000 <e970> {c1ai} @dt=0xaaaaab608f50@(G/nwu32/1)
    1:2:3:1: CONST 0xaaaaab607de0 <e964> {c1ai} @dt=0xaaaaab608f50@(G/nwu32/1)  1'h0
    1:2:3:2: ARRAYSEL 0xaaaaab607b00 <e969> {c1ai} @dt=0xaaaaab608f50@(G/nwu32/1)
    1:2:3:2:1: VARREF 0xaaaaab6079e0 <e844> {c1ai} @dt=0xaaaaab604040@(nw1)u[0:0]  __Vm_traceActivity [LV] => VAR 0xaaaaab608910 <e860> {c1ai} @dt=0xaaaaab604040@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3:2:2: CONST 0xaaaaab607bc0 <e845> {c1ai} @dt=0xaaaaab603d40@(G/w32)  32'h0
    1:2: CFUNC 0xaaaaab6212a0 <e1132> {c1ai}  _eval_debug_assertions
    1:2:3: IF 0xaaaaab6217c0 <e1147> {c2al}
    1:2:3:1: AND 0xaaaaab621550 <e1148> {c2al} @dt=0xaaaaab5f5070@(G/w1)
    1:2:3:1:1: VARREF 0xaaaaab621430 <e1142> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0xaaaaab6200f0 <e1143> {c2al} @dt=0xaaaaab5ecb20@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0xaaaaab621610 <e1145> {c2al}
    1:2:3:2:1: TEXT 0xaaaaab6216d0 <e1146> {c2al} "Verilated::overWidthError("clock");"
    1:2:3: IF 0xaaaaab621e70 <e1165> {c3al}
    1:2:3:1: AND 0xaaaaab621bd0 <e1164> {c3al} @dt=0xaaaaab5f5070@(G/w1)
    1:2:3:1:1: VARREF 0xaaaaab621890 <e1158> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0xaaaaab6219b0 <e1159> {c3al} @dt=0xaaaaab5ecb20@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0xaaaaab621cc0 <e1161> {c3al}
    1:2:3:2:1: TEXT 0xaaaaab621d80 <e1162> {c3al} "Verilated::overWidthError("reset");"
    1:2: CFUNC 0xaaaaab621f70 <e1167> {c1ai}  _ctor_var_reset [SLOW]
    1:2:3: CRESET 0xaaaaab622250 <e1170> {c2al}
    1:2:3:1: VARREF 0xaaaaab622130 <e1169> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [LV] => VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0xaaaaab622430 <e1174> {c3al}
    1:2:3:1: VARREF 0xaaaaab622310 <e1172> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [LV] => VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0xaaaaab622610 <e1178> {c4ar}
    1:2:3:1: VARREF 0xaaaaab6224f0 <e1176> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [LV] => VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0xaaaaab6227f0 <e1182> {c5aw}
    1:2:3:1: VARREF 0xaaaaab6226d0 <e1180> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [LV] => VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CUSE 0xaaaaab6228b0 <e1184#> {c1ai}  VerilatedVcd [INT_FWD]
    2: CFILE 0xaaaaab622e00 <e1185#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit__Syms.cpp [SRC] [SLOW]
    2: CFILE 0xaaaaab6230e0 <e1187#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit__Syms.h [SLOW]
    2: CFILE 0xaaaaab6234f0 <e1189#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit.h
    2: CFILE 0xaaaaab623730 <e1191#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit.cpp [SRC]
    2: CFILE 0xaaaaab623b70 <e1193#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit__Trace__Slow.cpp [SRC] [SLOW]
    2: CFILE 0xaaaaab623df0 <e1195#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit__Trace.cpp [SRC]
    2: CFILE 0xaaaaab6240f0 <e1197#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit___024root.h
    2: CFILE 0xaaaaab6245f0 <e1199#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit___024root__Slow.cpp [SRC] [SLOW]
    2: CFILE 0xaaaaab624850 <e1201#> {a0aa}  obj_dir/VLogicRightShiftRegister_NegEdge_8Bit___024root.cpp [SRC]
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} u1=0x1 @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab603b20 <e699> {c1ai} u1=0xa @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} u1=0x2 @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab603a20 <e919> {c9an} u1=0x4 @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab608f50 <e963> {c1ai} u1=0x9 @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab60d320 <e923> {c10ar} u1=0x3 @dt=this@(G/wu32/8)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab603d40 <e704> {c1ai} u1=0x5 @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} u1=0x6 @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab604b80 <e737> {c1ai} u1=0x7 @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} u1=0x1 @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} u1=0x2 @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} u1=0x6 @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab603b20 <e699> {c1ai} u1=0xa @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab603d40 <e704> {c1ai} u1=0x5 @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0xaaaaab604040 <e717> {c1ai} u1=0x8 @dt=this@(nw1)u[0:0] refdt=0xaaaaab603b20(G/nw1) [0:0]
    3:1:2: RANGE 0xaaaaab60b090 <e715> {c1ai}
    3:1:2:2: CONST 0xaaaaab603c00 <e706> {c1ai} @dt=0xaaaaab603d40@(G/w32)  32'h0
    3:1:2:3: CONST 0xaaaaab603e20 <e713> {c1ai} @dt=0xaaaaab603d40@(G/w32)  32'h0
    3:1: BASICDTYPE 0xaaaaab604b80 <e737> {c1ai} u1=0x7 @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0xaaaaab603a20 <e919> {c9an} u1=0x4 @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab60d320 <e923> {c10ar} u1=0x3 @dt=this@(G/wu32/8)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab608f50 <e963> {c1ai} u1=0x9 @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e432> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
