INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:59:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 buffer49/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.069ns (15.490%)  route 5.832ns (84.510%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3660, unset)         0.508     0.508    buffer49/control/clk
    SLICE_X62Y120        FDRE                                         r  buffer49/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y120        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer49/control/fullReg_reg/Q
                         net (fo=48, routed)          1.302     2.064    buffer49/control/fullReg_reg_0
    SLICE_X58Y123        LUT3 (Prop_lut3_I1_O)        0.043     2.107 r  buffer49/control/Memory[0][0]_i_1__4/O
                         net (fo=7, routed)           0.325     2.432    buffer49/control/dataReg_reg[0]
    SLICE_X58Y120        LUT5 (Prop_lut5_I1_O)        0.043     2.475 f  buffer49/control/transmitValue_i_4__40/O
                         net (fo=29, routed)          0.600     3.075    buffer61/control/dataReg_reg[0]_0
    SLICE_X67Y116        LUT6 (Prop_lut6_I1_O)        0.043     3.118 f  buffer61/control/dataReg[0]_i_3__7/O
                         net (fo=6, routed)           0.328     3.446    control_merge10/fork_valid/generateBlocks[0].regblock/transmitValue_reg_10
    SLICE_X69Y115        LUT6 (Prop_lut6_I0_O)        0.043     3.489 f  control_merge10/fork_valid/generateBlocks[0].regblock/fullReg_i_2__22/O
                         net (fo=8, routed)           0.371     3.860    control_merge10/fork_valid/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X62Y118        LUT2 (Prop_lut2_I0_O)        0.043     3.903 f  control_merge10/fork_valid/generateBlocks[0].regblock/outputValid_i_4__5/O
                         net (fo=5, routed)           0.230     4.133    control_merge12/tehb/control/transmitValue_reg_16
    SLICE_X62Y119        LUT5 (Prop_lut5_I4_O)        0.043     4.176 f  control_merge12/tehb/control/Empty_i_3/O
                         net (fo=23, routed)          0.654     4.829    lsq3/handshake_lsq_lsq3_core/stq_data_6_q_reg[0]_0
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.043     4.872 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_4__0/O
                         net (fo=3, routed)           0.281     5.153    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_2_0
    SLICE_X54Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.349 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.349    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     5.496 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.505     6.001    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_01[7]
    SLICE_X53Y132        LUT6 (Prop_lut6_I1_O)        0.120     6.121 r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_2/O
                         net (fo=34, routed)          0.444     6.565    lsq3/handshake_lsq_lsq3_core/stq_data_wen_7
    SLICE_X53Y132        LUT2 (Prop_lut2_I0_O)        0.051     6.616 r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_1/O
                         net (fo=32, routed)          0.793     7.409    lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_1_n_0
    SLICE_X41Y119        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=3660, unset)         0.483     8.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X41Y119        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[15]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X41Y119        FDRE (Setup_fdre_C_R)       -0.381     8.266    lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[15]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  0.857    




