@W: BN114 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30053:9:30053:27|Removing instance i_unread_instr_fifo (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30052:9:30052:25|Removing instance i_unread_fifo_pos (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30051:9:30051:20|Removing instance i_unread_lzc (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30050:9:30050:28|Removing instance i_unread_branch_mask (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30049:9:30049:29|Removing instance i_unread_address_fifo (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33460:6:33460:14|Removing user instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.gen_sram[1].data_sram because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.gen_sram[0].data_sram. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23857:2:23857:10|Removing sequential instance i_cva6.id_stage_i.issue_q.sbe.ex.valid because it is equivalent to instance i_cva6.id_stage_i.issue_q.sbe.valid. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24424:2:24424:10|Sequential instance i_cva6.issue_stage_i.i_issue_read_operands.is_compressed_instr_o is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34394:2:34394:10|Sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q.all is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33475:2:33475:10|Sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.inv_q is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15208:0:15208:8|Sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.i_lfsr.lfsr_q[1] is reduced to a combinational gate by constant propagation.
@W: MO156 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49820:4:49820:12|RAM Mem_DP_7[3:0] removed due to constant propagation. 
@W: MO156 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5469:2:5469:10|RAM mem[31:0] removed due to constant propagation. 
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26133:2:26133:10|Sequential instance i_cva6.ex_stage_i.i_mult.i_multiplier.mult_valid_q is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26390:2:26390:10|Sequential instance i_cva6.ex_stage_i.i_mult.i_div.div_res_zero_q is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26390:2:26390:10|Sequential instance i_cva6.ex_stage_i.i_mult.i_div.op_b_zero_q is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|Sequential instance i_cva6.commit_stage_i.commit_ack_o_1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Sequential instance i_cva6.csr_regfile_i.icache_q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Sequential instance i_cva6.csr_regfile_i.dcache_q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Sequential instance i_cva6.csr_regfile_i.dpc_q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Sequential instance i_cva6.csr_regfile_i.debug_mode_q is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51591:2:51591:10|Sequential instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_req_q is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51591:2:51591:10|Sequential instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.itlb_req_q is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Sequential instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_itlb.plru_tree_q[0] is reduced to a combinational gate by constant propagation.
@W: MT530 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23704:2:23704:10|Found inferred clock ariane|clk_i which controls 1590 sequential elements including i_cva6.i_frontend.i_instr_realign.unaligned_instr_q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25157:11:25157:14|Found inferred clock load_unit_0_1s_19_layer0|rdata_is_fp_signed_inferred_clock which controls 32 sequential elements including i_cva6.ex_stage_i.lsu_i.i_load_unit.result_o[31]. This clock has no specified timing constraint which may adversely impact design performance. 
