00:10:34 INFO  : Registering command handlers for SDK TCF services
00:10:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
00:10:38 INFO  : XSCT server has started successfully.
00:10:38 INFO  : Successfully done setting XSCT server connection channel  
00:10:40 INFO  : Successfully done setting SDK workspace  
00:10:40 INFO  : Processing command line option -hwspec C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
00:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
00:17:15 INFO  : 'jtag frequency' command is executed.
00:17:15 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
00:17:18 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
00:17:18 INFO  : Context for 'APU' is selected.
00:17:18 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
00:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:18 INFO  : Context for 'APU' is selected.
00:17:18 INFO  : 'stop' command is executed.
00:17:19 INFO  : 'ps7_init' command is executed.
00:17:19 INFO  : 'ps7_post_config' command is executed.
00:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:19 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:19 INFO  : Memory regions updated for context APU
00:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:19 INFO  : 'con' command is executed.
00:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

00:17:19 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
00:17:45 INFO  : Disconnected from the channel tcfchan#1.
00:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
00:17:47 INFO  : 'jtag frequency' command is executed.
00:17:47 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
00:17:49 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
00:17:49 INFO  : Context for 'APU' is selected.
00:17:51 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
00:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:51 INFO  : Context for 'APU' is selected.
00:17:51 INFO  : 'stop' command is executed.
00:17:52 INFO  : 'ps7_init' command is executed.
00:17:52 INFO  : 'ps7_post_config' command is executed.
00:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:52 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:52 INFO  : Memory regions updated for context APU
00:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:52 INFO  : 'con' command is executed.
00:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

00:17:52 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
00:41:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637127170159,  Project:1637125583112
00:41:56 INFO  : Project Lab_4_wrapper_hw_platform_0's source hardware specification located at C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:41:56 INFO  : Disconnected from the channel tcfchan#2.
00:42:04 INFO  : Copied contents of C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
00:42:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:42:09 INFO  : 
00:42:10 INFO  : Updating hardware inferred compiler options for cpu.
00:42:10 INFO  : Clearing existing target manager status.
00:42:10 INFO  : Closing and re-opening the MSS file of ther project Lab_4_bsp
00:42:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:42:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:42:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
00:42:54 INFO  : XSCT server has started successfully.
00:42:54 INFO  : Successfully done setting XSCT server connection channel  
00:42:55 INFO  : Successfully done setting SDK workspace  
00:42:59 INFO  : Registering command handlers for SDK TCF services
00:42:59 INFO  : Processing command line option -hwspec C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
00:42:59 INFO  : Checking for hwspec changes in the project Lab_4_wrapper_hw_platform_0.
00:43:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
00:43:11 INFO  : 'jtag frequency' command is executed.
00:43:11 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
00:43:13 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
00:43:13 INFO  : Context for 'APU' is selected.
00:43:13 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
00:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:13 INFO  : Context for 'APU' is selected.
00:43:13 INFO  : 'stop' command is executed.
00:43:14 INFO  : 'ps7_init' command is executed.
00:43:14 INFO  : 'ps7_post_config' command is executed.
00:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:14 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:15 INFO  : Memory regions updated for context APU
00:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : 'con' command is executed.
00:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

00:43:15 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
00:45:27 INFO  : Disconnected from the channel tcfchan#1.
00:45:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
00:45:29 INFO  : 'jtag frequency' command is executed.
00:45:29 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
00:45:31 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
00:45:31 INFO  : Context for 'APU' is selected.
00:45:33 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
00:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:33 INFO  : Context for 'APU' is selected.
00:45:33 INFO  : 'stop' command is executed.
00:45:33 INFO  : 'ps7_init' command is executed.
00:45:33 INFO  : 'ps7_post_config' command is executed.
00:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:34 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:34 INFO  : Memory regions updated for context APU
00:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:34 INFO  : 'con' command is executed.
00:45:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

00:45:34 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
02:06:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
15:39:17 INFO  : Registering command handlers for SDK TCF services
15:39:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
15:39:21 INFO  : XSCT server has started successfully.
15:39:23 INFO  : Successfully done setting XSCT server connection channel  
15:39:23 INFO  : Successfully done setting SDK workspace  
15:39:23 INFO  : Processing command line option -hwspec C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
15:39:23 INFO  : Checking for hwspec changes in the project Lab_4_wrapper_hw_platform_0.
16:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
16:09:29 INFO  : 'jtag frequency' command is executed.
16:09:29 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
16:09:32 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
16:09:32 INFO  : Context for 'APU' is selected.
16:09:32 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
16:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:32 INFO  : Context for 'APU' is selected.
16:09:32 INFO  : 'stop' command is executed.
16:09:33 INFO  : 'ps7_init' command is executed.
16:09:33 INFO  : 'ps7_post_config' command is executed.
16:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:33 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:33 INFO  : Memory regions updated for context APU
16:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:33 INFO  : 'con' command is executed.
16:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

16:09:33 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
16:51:02 INFO  : Disconnected from the channel tcfchan#1.
17:06:35 INFO  : Registering command handlers for SDK TCF services
17:06:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
17:06:37 INFO  : XSCT server has started successfully.
17:06:38 INFO  : Successfully done setting XSCT server connection channel  
17:06:38 INFO  : Successfully done setting SDK workspace  
17:06:38 INFO  : Processing command line option -hwspec C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
17:06:38 INFO  : Checking for hwspec changes in the project Lab_4_wrapper_hw_platform_0.
17:06:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637186070433,  Project:1637127170159
17:06:40 INFO  : The hardware specification for project 'Lab_4_wrapper_hw_platform_0' is different from C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
17:06:40 INFO  : Copied contents of C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
17:06:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:06:47 INFO  : 
17:06:47 INFO  : Updating hardware inferred compiler options for cpu.
17:06:47 INFO  : Clearing existing target manager status.
17:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
17:07:46 INFO  : 'jtag frequency' command is executed.
17:07:46 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
17:07:48 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
17:07:48 INFO  : Context for 'APU' is selected.
17:07:48 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
17:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:48 INFO  : Context for 'APU' is selected.
17:07:48 INFO  : 'stop' command is executed.
17:07:49 INFO  : 'ps7_init' command is executed.
17:07:49 INFO  : 'ps7_post_config' command is executed.
17:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:49 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:49 INFO  : Memory regions updated for context APU
17:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:50 INFO  : 'con' command is executed.
17:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

17:07:50 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
17:51:34 INFO  : Disconnected from the channel tcfchan#1.
18:11:25 INFO  : Registering command handlers for SDK TCF services
18:11:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
18:11:28 INFO  : XSCT server has started successfully.
18:11:28 INFO  : Successfully done setting XSCT server connection channel  
18:11:28 INFO  : Successfully done setting SDK workspace  
18:11:28 INFO  : Processing command line option -hwspec C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
18:11:28 INFO  : Checking for hwspec changes in the project Lab_4_wrapper_hw_platform_0.
18:11:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637190206931,  Project:1637186070433
18:11:32 INFO  : The hardware specification for project 'Lab_4_wrapper_hw_platform_0' is different from C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
18:11:32 INFO  : Copied contents of C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
18:12:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:12:05 INFO  : 
18:12:06 INFO  : Updating hardware inferred compiler options for cpu.
18:12:06 INFO  : Clearing existing target manager status.
18:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
18:12:11 INFO  : 'jtag frequency' command is executed.
18:12:11 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
18:12:13 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
18:12:13 INFO  : Context for 'APU' is selected.
18:12:13 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
18:12:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:14 INFO  : Context for 'APU' is selected.
18:12:14 INFO  : 'stop' command is executed.
18:12:14 INFO  : 'ps7_init' command is executed.
18:12:14 INFO  : 'ps7_post_config' command is executed.
18:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:15 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:15 INFO  : Memory regions updated for context APU
18:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:15 INFO  : 'con' command is executed.
18:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

18:12:15 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
18:16:30 INFO  : Disconnected from the channel tcfchan#1.
18:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
18:16:31 INFO  : 'jtag frequency' command is executed.
18:16:31 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
18:16:34 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
18:16:34 INFO  : Context for 'APU' is selected.
18:16:36 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
18:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:36 INFO  : Context for 'APU' is selected.
18:16:36 INFO  : 'stop' command is executed.
18:16:37 INFO  : 'ps7_init' command is executed.
18:16:37 INFO  : 'ps7_post_config' command is executed.
18:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:37 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:37 INFO  : Memory regions updated for context APU
18:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:37 INFO  : 'con' command is executed.
18:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

18:16:37 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
18:44:10 INFO  : Disconnected from the channel tcfchan#2.
19:32:21 INFO  : Registering command handlers for SDK TCF services
19:32:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
19:32:23 INFO  : XSCT server has started successfully.
19:32:23 INFO  : Successfully done setting XSCT server connection channel  
19:32:24 INFO  : Successfully done setting SDK workspace  
19:32:24 INFO  : Processing command line option -hwspec C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
19:32:24 INFO  : Checking for hwspec changes in the project Lab_4_wrapper_hw_platform_0.
19:32:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637194154334,  Project:1637190206931
19:32:28 INFO  : The hardware specification for project 'Lab_4_wrapper_hw_platform_0' is different from C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
19:32:28 INFO  : Copied contents of C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
19:32:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:32:35 INFO  : 
19:32:38 INFO  : 
19:32:39 INFO  : Updating hardware inferred compiler options for cpu.
19:32:39 INFO  : Clearing existing target manager status.
19:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:12 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:34:12 INFO  : 'jtag frequency' command is executed.
19:34:12 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:34:14 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:34:14 INFO  : Context for 'APU' is selected.
19:34:14 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:14 INFO  : Context for 'APU' is selected.
19:34:14 INFO  : 'stop' command is executed.
19:34:15 INFO  : 'ps7_init' command is executed.
19:34:15 INFO  : 'ps7_post_config' command is executed.
19:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:15 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:15 INFO  : Memory regions updated for context APU
19:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:16 INFO  : 'con' command is executed.
19:34:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:34:16 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:43:41 INFO  : Disconnected from the channel tcfchan#1.
19:49:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
19:49:18 INFO  : XSCT server has started successfully.
19:49:21 INFO  : Successfully done setting XSCT server connection channel  
19:49:21 INFO  : Successfully done setting SDK workspace  
19:49:23 INFO  : Registering command handlers for SDK TCF services
19:49:24 INFO  : Processing command line option -hwspec C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
19:49:24 INFO  : Checking for hwspec changes in the project Lab_4_wrapper_hw_platform_0.
19:49:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637196487420,  Project:1637194154334
19:49:24 INFO  : The hardware specification for project 'Lab_4_wrapper_hw_platform_0' is different from C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
19:49:24 INFO  : Copied contents of C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
19:49:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:49:29 INFO  : Clearing existing target manager status.
19:49:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:49:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:49:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_8::generate : error deleting "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab4_bsp/ps7_cortexa9_0/libsrc/standalone_v6_8/src/arm\cortexa9\armcc\_sys_iserror.c": permission denied
    while executing
"file delete -force $armsrcdir"
    (procedure "::sw_standalone_v6_8::generate" line 293)
    invoked from within
"::sw_standalone_v6_8::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

19:49:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

19:49:56 ERROR : Error generating bsp sources: Failed in generating sources
19:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:52:04 INFO  : 'jtag frequency' command is executed.
19:52:04 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:52:07 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:52:07 INFO  : Context for 'APU' is selected.
19:52:07 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:52:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:07 INFO  : Context for 'APU' is selected.
19:52:07 INFO  : 'stop' command is executed.
19:52:08 INFO  : 'ps7_init' command is executed.
19:52:08 INFO  : 'ps7_post_config' command is executed.
19:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:08 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:08 INFO  : Memory regions updated for context APU
19:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:08 INFO  : 'con' command is executed.
19:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:52:08 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:52:42 INFO  : Disconnected from the channel tcfchan#1.
19:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:52:44 INFO  : 'jtag frequency' command is executed.
19:52:44 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:52:46 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:52:46 INFO  : Context for 'APU' is selected.
19:52:48 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:48 INFO  : Context for 'APU' is selected.
19:52:48 INFO  : 'stop' command is executed.
19:52:49 INFO  : 'ps7_init' command is executed.
19:52:49 INFO  : 'ps7_post_config' command is executed.
19:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:50 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:50 INFO  : Memory regions updated for context APU
19:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:50 INFO  : 'con' command is executed.
19:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:52:50 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:53:29 INFO  : Disconnected from the channel tcfchan#2.
19:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:53:30 INFO  : 'jtag frequency' command is executed.
19:53:30 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:53:33 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:53:33 INFO  : Context for 'APU' is selected.
19:53:33 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:53:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:33 INFO  : Context for 'APU' is selected.
19:53:33 INFO  : 'stop' command is executed.
19:53:33 INFO  : 'ps7_init' command is executed.
19:53:34 INFO  : 'ps7_post_config' command is executed.
19:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:34 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:34 INFO  : Memory regions updated for context APU
19:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:34 INFO  : 'con' command is executed.
19:53:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:53:34 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:53:49 INFO  : Disconnected from the channel tcfchan#3.
19:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:53:50 INFO  : 'jtag frequency' command is executed.
19:53:50 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:53:52 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:53:52 INFO  : Context for 'APU' is selected.
19:53:52 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:53:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:52 INFO  : Context for 'APU' is selected.
19:53:53 INFO  : 'stop' command is executed.
19:53:53 INFO  : 'ps7_init' command is executed.
19:53:53 INFO  : 'ps7_post_config' command is executed.
19:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:54 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:54 INFO  : Memory regions updated for context APU
19:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:54 INFO  : 'con' command is executed.
19:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:53:54 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:57:45 INFO  : Disconnected from the channel tcfchan#4.
19:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:57:46 INFO  : 'jtag frequency' command is executed.
19:57:46 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:57:48 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:57:48 INFO  : Context for 'APU' is selected.
19:57:48 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:48 INFO  : Context for 'APU' is selected.
19:57:49 INFO  : 'stop' command is executed.
19:57:49 INFO  : 'ps7_init' command is executed.
19:57:49 INFO  : 'ps7_post_config' command is executed.
19:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:50 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:50 INFO  : Memory regions updated for context APU
19:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:50 INFO  : 'con' command is executed.
19:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:57:50 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:58:00 INFO  : Disconnected from the channel tcfchan#5.
19:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:58:01 INFO  : 'jtag frequency' command is executed.
19:58:01 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:58:04 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:58:04 INFO  : Context for 'APU' is selected.
19:58:04 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:58:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:04 INFO  : Context for 'APU' is selected.
19:58:04 INFO  : 'stop' command is executed.
19:58:04 INFO  : 'ps7_init' command is executed.
19:58:04 INFO  : 'ps7_post_config' command is executed.
19:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:05 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:05 INFO  : Memory regions updated for context APU
19:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:05 INFO  : 'con' command is executed.
19:58:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:58:05 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:58:23 INFO  : Disconnected from the channel tcfchan#6.
19:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:58:24 INFO  : 'jtag frequency' command is executed.
19:58:24 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:58:27 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:58:27 INFO  : Context for 'APU' is selected.
19:58:27 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:27 INFO  : Context for 'APU' is selected.
19:58:27 INFO  : 'stop' command is executed.
19:58:28 INFO  : 'ps7_init' command is executed.
19:58:28 INFO  : 'ps7_post_config' command is executed.
19:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:28 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:28 INFO  : Memory regions updated for context APU
19:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:28 INFO  : 'con' command is executed.
19:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:58:28 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:58:54 INFO  : Disconnected from the channel tcfchan#7.
19:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:58:55 INFO  : 'jtag frequency' command is executed.
19:58:55 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:58:57 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:58:57 INFO  : Context for 'APU' is selected.
19:58:57 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:57 INFO  : Context for 'APU' is selected.
19:58:57 INFO  : 'stop' command is executed.
19:58:58 INFO  : 'ps7_init' command is executed.
19:58:58 INFO  : 'ps7_post_config' command is executed.
19:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:59 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:59 INFO  : Memory regions updated for context APU
19:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:59 INFO  : 'con' command is executed.
19:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:58:59 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:59:09 INFO  : Disconnected from the channel tcfchan#8.
19:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:59:10 INFO  : 'jtag frequency' command is executed.
19:59:10 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:59:13 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:59:13 INFO  : Context for 'APU' is selected.
19:59:13 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:13 INFO  : Context for 'APU' is selected.
19:59:13 INFO  : 'stop' command is executed.
19:59:14 INFO  : 'ps7_init' command is executed.
19:59:14 INFO  : 'ps7_post_config' command is executed.
19:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:14 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:14 INFO  : Memory regions updated for context APU
19:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:14 INFO  : 'con' command is executed.
19:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:59:14 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
19:59:45 INFO  : Disconnected from the channel tcfchan#9.
19:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
19:59:47 INFO  : 'jtag frequency' command is executed.
19:59:47 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
19:59:49 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
19:59:49 INFO  : Context for 'APU' is selected.
19:59:49 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
19:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:49 INFO  : Context for 'APU' is selected.
19:59:49 INFO  : 'stop' command is executed.
19:59:50 INFO  : 'ps7_init' command is executed.
19:59:50 INFO  : 'ps7_post_config' command is executed.
19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:50 INFO  : Memory regions updated for context APU
19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : 'con' command is executed.
19:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

19:59:50 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
20:00:14 INFO  : Disconnected from the channel tcfchan#10.
20:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
20:00:16 INFO  : 'jtag frequency' command is executed.
20:00:16 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
20:00:18 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
20:00:18 INFO  : Context for 'APU' is selected.
20:00:18 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
20:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:18 INFO  : Context for 'APU' is selected.
20:00:18 INFO  : 'stop' command is executed.
20:00:19 INFO  : 'ps7_init' command is executed.
20:00:19 INFO  : 'ps7_post_config' command is executed.
20:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:19 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:20 INFO  : Memory regions updated for context APU
20:00:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:20 INFO  : 'con' command is executed.
20:00:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

20:00:20 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
20:00:36 INFO  : Disconnected from the channel tcfchan#11.
20:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
20:00:37 INFO  : 'jtag frequency' command is executed.
20:00:37 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
20:00:40 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
20:00:40 INFO  : Context for 'APU' is selected.
20:00:40 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
20:00:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:40 INFO  : Context for 'APU' is selected.
20:00:40 INFO  : 'stop' command is executed.
20:00:41 INFO  : 'ps7_init' command is executed.
20:00:41 INFO  : 'ps7_post_config' command is executed.
20:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:41 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:41 INFO  : Memory regions updated for context APU
20:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:41 INFO  : 'con' command is executed.
20:00:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

20:00:41 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
20:13:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637197945414,  Project:1637196487420
20:13:30 INFO  : Project Lab_4_wrapper_hw_platform_0's source hardware specification located at C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:13:43 INFO  : Copied contents of C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
20:13:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:13:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_8::generate : error deleting "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab4_bsp/ps7_cortexa9_0/libsrc/standalone_v6_8/src/microblaze\microblaze_sleep.c": permission denied
    while executing
"file delete -force $mbsrcdir"
    (procedure "::sw_standalone_v6_8::generate" line 291)
    invoked from within
"::sw_standalone_v6_8::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

20:13:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

20:13:49 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

20:13:49 ERROR : Error updating BSP project MSS files.
20:13:50 INFO  : Updating hardware inferred compiler options for cpu.
20:13:50 INFO  : Clearing existing target manager status.
20:13:50 INFO  : Closing and re-opening the MSS file of ther project Lab4_bsp
20:13:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:13:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:15:41 INFO  : Disconnected from the channel tcfchan#12.
20:15:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
20:15:42 INFO  : 'jtag frequency' command is executed.
20:15:42 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
20:15:45 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
20:15:45 INFO  : Context for 'APU' is selected.
20:15:45 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
20:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:45 INFO  : Context for 'APU' is selected.
20:15:45 INFO  : 'stop' command is executed.
20:15:46 INFO  : 'ps7_init' command is executed.
20:15:46 INFO  : 'ps7_post_config' command is executed.
20:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:46 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:46 INFO  : Memory regions updated for context APU
20:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:46 INFO  : 'con' command is executed.
20:15:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

20:15:46 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
20:16:09 INFO  : Disconnected from the channel tcfchan#13.
20:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
20:16:10 INFO  : 'jtag frequency' command is executed.
20:16:10 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
20:16:12 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
20:16:13 INFO  : Context for 'APU' is selected.
20:16:13 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
20:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:13 INFO  : Context for 'APU' is selected.
20:16:13 INFO  : 'stop' command is executed.
20:16:13 INFO  : 'ps7_init' command is executed.
20:16:13 INFO  : 'ps7_post_config' command is executed.
20:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:14 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:14 INFO  : Memory regions updated for context APU
20:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:14 INFO  : 'con' command is executed.
20:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

20:16:14 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
20:16:53 INFO  : Disconnected from the channel tcfchan#14.
20:43:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
20:43:14 INFO  : XSCT server has started successfully.
20:43:14 INFO  : Successfully done setting XSCT server connection channel  
20:43:18 INFO  : Successfully done setting SDK workspace  
20:43:20 INFO  : Registering command handlers for SDK TCF services
20:43:21 INFO  : Processing command line option -hwspec C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
20:43:21 INFO  : Checking for hwspec changes in the project Lab_4_wrapper_hw_platform_0.
20:43:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637199601618,  Project:1637197945414
20:43:21 INFO  : The hardware specification for project 'Lab_4_wrapper_hw_platform_0' is different from C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
20:43:21 INFO  : Copied contents of C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
20:43:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:43:26 INFO  : Clearing existing target manager status.
20:43:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:43:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
20:44:50 INFO  : 'jtag frequency' command is executed.
20:44:50 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
20:44:52 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
20:44:52 INFO  : Context for 'APU' is selected.
20:44:52 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
20:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:52 INFO  : Context for 'APU' is selected.
20:44:52 INFO  : 'stop' command is executed.
20:44:53 INFO  : 'ps7_init' command is executed.
20:44:53 INFO  : 'ps7_post_config' command is executed.
20:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:54 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:54 INFO  : Memory regions updated for context APU
20:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:54 INFO  : 'con' command is executed.
20:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

20:44:54 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
20:45:31 INFO  : Disconnected from the channel tcfchan#1.
20:45:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
20:45:32 INFO  : 'jtag frequency' command is executed.
20:45:32 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
20:45:35 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
20:45:35 INFO  : Context for 'APU' is selected.
20:45:37 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
20:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:37 INFO  : Context for 'APU' is selected.
20:45:37 INFO  : 'stop' command is executed.
20:45:38 INFO  : 'ps7_init' command is executed.
20:45:38 INFO  : 'ps7_post_config' command is executed.
20:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:38 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:39 INFO  : Memory regions updated for context APU
20:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:39 INFO  : 'con' command is executed.
20:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

20:45:39 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
20:47:45 INFO  : Disconnected from the channel tcfchan#2.
20:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
20:47:46 INFO  : 'jtag frequency' command is executed.
20:47:46 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
20:47:48 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
20:47:49 INFO  : Context for 'APU' is selected.
20:47:49 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
20:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:49 INFO  : Context for 'APU' is selected.
20:47:49 INFO  : 'stop' command is executed.
20:47:49 INFO  : 'ps7_init' command is executed.
20:47:49 INFO  : 'ps7_post_config' command is executed.
20:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:50 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:50 INFO  : Memory regions updated for context APU
20:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:50 INFO  : 'con' command is executed.
20:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

20:47:50 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
00:40:59 INFO  : Disconnected from the channel tcfchan#3.
00:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
00:41:01 INFO  : 'jtag frequency' command is executed.
00:41:01 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
00:41:03 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
00:41:03 INFO  : Context for 'APU' is selected.
00:41:03 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
00:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:03 INFO  : Context for 'APU' is selected.
00:41:03 INFO  : 'stop' command is executed.
00:41:04 INFO  : 'ps7_init' command is executed.
00:41:04 INFO  : 'ps7_post_config' command is executed.
00:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:04 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:04 INFO  : Memory regions updated for context APU
00:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:04 INFO  : 'con' command is executed.
00:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

00:41:04 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
00:42:33 INFO  : Disconnected from the channel tcfchan#4.
00:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D8A' is selected.
00:42:34 INFO  : 'jtag frequency' command is executed.
00:42:34 INFO  : Sourcing of 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1' command is executed.
00:42:37 INFO  : FPGA configured successfully with bitstream "C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
00:42:37 INFO  : Context for 'APU' is selected.
00:42:37 INFO  : Hardware design information is loaded from 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
00:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:37 INFO  : Context for 'APU' is selected.
00:42:37 INFO  : 'stop' command is executed.
00:42:37 INFO  : 'ps7_init' command is executed.
00:42:37 INFO  : 'ps7_post_config' command is executed.
00:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:38 INFO  : The application 'C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A" && level==0} -index 1
fpga -file C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
loadhw -hw C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
dow C:/Users/SHR77/ECE1195/Lab_4/Lab_4.sdk/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:38 INFO  : Memory regions updated for context APU
00:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:38 INFO  : 'con' command is executed.
00:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D8A"} -index 0
con
----------------End of Script----------------

00:42:38 INFO  : Launch script is exported to file 'C:\Users\SHR77\ECE1195\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
