[{"commit":{"message":"Replace CacheLineSize with zicboz_block_size in block zeroing logic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"4fbbedde8b1c96a6dcdfb75e994aaf0c4252a4c3"},{"commit":{"message":"fix some assert"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"bcb0453b941af473585cedee8752f3b2473c8d3c"},{"commit":{"message":"fix typo"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"009299222476901f7d8591bf789c1056e05f8923"},{"commit":{"message":"fix typo"},"files":[{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/riscv_hwprobe.cpp"}],"sha":"16c150df2179ef21c92953a74c101983784a6178"},{"commit":{"message":"RISC-V: Add riscv_hwprobe syscall for zicboz block size"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.hpp"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/riscv_hwprobe.cpp"}],"sha":"e5d7497dd5a0a83b59bfef0e39154223f217373f"}]