# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_1_bit_adder.v" \
"../../../../Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_3_bit_adder.v" \
"../../../../Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_4_bit_adder.v" \
"../../../../Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_7_bitsubtractor.v" \
"../../../../Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sim_1/new/All_Simulations.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
