Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_and_gate_behav xil_defaultlib.tb_and_gate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/and_gate.v" Line 21. Module and_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/and_gate.v" Line 21. Module and_gate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.tb_and_gate
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_and_gate_behav
