\hypertarget{group___r_c_c___internal___r_t_c___clock___configuration}{}\section{R\+TC Clock Configuration}
\label{group___r_c_c___internal___r_t_c___clock___configuration}\index{R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE}()~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB = E\+N\+A\+B\+LE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the R\+TC clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+D\+I\+S\+A\+B\+LE}()~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB = D\+I\+S\+A\+B\+LE)\hypertarget{group___r_c_c___internal___r_t_c___clock___configuration_gaab5eeb81fc9f0c8d4450069f7a751855}{}\label{group___r_c_c___internal___r_t_c___clock___configuration_gaab5eeb81fc9f0c8d4450069f7a751855}

\item 
\#define \hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}(\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the R\+TC clock (R\+T\+C\+C\+LK). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+)
\item 
\#define \hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE}()~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB = E\+N\+A\+B\+LE)
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+R\+E\+L\+E\+A\+SE}()~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB = D\+I\+S\+A\+B\+LE)\hypertarget{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{}\label{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE}!R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE}{__HAL_RCC_BACKUPRESET_FORCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~($\ast$({\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB = E\+N\+A\+B\+LE)}\hypertarget{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{}\label{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}


Macros to force or release the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the R\+TC peripheral (including the backup registers) and the R\+TC clock source selection in R\+C\+C\+\_\+\+C\+SR register. 

The B\+K\+P\+S\+R\+AM is not affected by this reset. 
\end{DoxyNote}
\index{R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}!R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}{__HAL_RCC_RTC_CLKPRESCALER}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___internal___r_t_c___clock___configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{}\label{group___r_c_c___internal___r_t_c___clock___configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}
{\bfseries Value\+:}
\begin{DoxyCode}
(((\_\_RTCCLKSource\_\_) & RCC\_BDCR\_RTCSEL) == RCC\_BDCR\_RTCSEL) ?    \(\backslash\)
                                                 MODIFY\_REG(RCC->CFGR, RCC\_CFGR\_RTCPRE, ((\_\_RTCCLKSource\_\_)
       & 0xFFFFCFF)) : CLEAR\_BIT(RCC->CFGR, RCC\_CFGR\_RTCPRE)
\end{DoxyCode}


Macros to configure the R\+TC clock (R\+T\+C\+C\+LK). 

\begin{DoxyNote}{Note}
As the R\+TC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the R\+TC clock source (to be done once after reset). 

Once the R\+TC clock is configured it can\textquotesingle{}t be changed unless the Backup domain is reset using \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Backup\+Reset\+\_\+\+R\+E\+L\+E\+A\+S\+E() macro, or by a Power On Reset (P\+OR). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+R\+T\+C\+C\+L\+K\+Source$<$/strong$>$} & specifies the R\+TC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE\+: L\+SE selected as R\+TC clock. \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SI\+: L\+SI selected as R\+TC clock. \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+Vx\+: H\+SE clock divided by x selected as R\+TC clock, where x\+:\mbox{[}2,31\mbox{]} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the L\+SE or L\+SI is used as R\+TC clock source, the R\+TC continues to work in S\+T\+OP and S\+T\+A\+N\+D\+BY modes, and can be used as wake-\/up source. However, when the H\+SE clock is used as R\+TC clock source, the R\+TC cannot be used in S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 

The maximum input clock frequency for R\+TC is 1\+M\+Hz (when using H\+SE as R\+TC clock source). 
\end{DoxyNote}
\index{R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG}!R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_RTC_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{}\label{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}(\_\_RTCCLKSource\_\_);    \(\backslash\)
                                                    RCC->BDCR |= ((\_\_RTCCLKSource\_\_) & 0x00000FFF);  \(\backslash\)
                                                   \} \textcolor{keywordflow}{while} (0)
\end{DoxyCode}
\index{R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE}!R\+T\+C Clock Configuration@{R\+T\+C Clock Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_RTC_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~($\ast$({\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB = E\+N\+A\+B\+LE)}\hypertarget{group___r_c_c___internal___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}{}\label{group___r_c_c___internal___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}


Macros to enable or disable the R\+TC clock. 

\begin{DoxyNote}{Note}
These macros must be used only after the R\+TC clock source was selected. 
\end{DoxyNote}
