# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[16F723]
ARCH=PIC14
BANKS=4
BANKSELBITS=0x2
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF
CONFIG=2007-2008
CONFIGPROG=1,1,1
DATABANK=2
FLASHTYPE=READWRITE_A
FLASH_ERASE=20
FLASH_READ=1
FLASH_WRITE=8
ICD2RAM=70-70,125-12F
ICD2ROM=F00-FFF
ICD3RAM=70-70,125-12F
ICD3ROM=F00-FFF
IDLOC=2000-2003
IDLOCPROG=1,1,1
MAKE=MICROCHIP
OSCCON=90
PAGESIZE=0x800
PCBITS=0xD
PROCID=F723
RAMBANK=20-7F,A0-EF,120-12F
ROMSIZE=1000
SFR=INDF,0,8
SFR=TMR0,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR,4,8
SFR=PORTA,5,8
SFR=PORTB,6,8
SFR=PORTC,7,8
SFR=PORTE,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=PIR1,C,8
SFR=PIR2,D,8
SFR=TMR1,E,16
SFR=TMR1L,E,8
SFR=TMR1H,F,8
SFR=T1CON,10,8
SFR=TMR2,11,8
SFR=T2CON,12,8
SFR=SSPBUF,13,8
SFR=SSPCON,14,8
SFR=CCPR1,15,16
SFR=CCPR1L,15,8
SFR=CCPR1H,16,8
SFR=CCP1CON,17,8
SFR=RCSTA,18,8
SFR=TXREG,19,8
SFR=RCREG,1A,8
SFR=CCPR2,1B,16
SFR=CCPR2L,1B,8
SFR=CCPR2H,1C,8
SFR=CCP2CON,1D,8
SFR=ADRES,1E,8
SFR=ADCON0,1F,8
SFR=OPTION_REG,81,8
SFR=TRISA,85,8
SFR=TRISB,86,8
SFR=TRISC,87,8
SFR=TRISE,89,8
SFR=PIE1,8C,8
SFR=PIE2,8D,8
SFR=PCON,8E,8
SFR=T1GCON,8F,8
SFR=OSCCON,90,8
SFR=OSCTUNE,91,8
SFR=PR2,92,8
SFR=SSPADD,93,8
SFR=SSPMSK,93,8
SFR=SSPSTAT,94,8
SFR=WPUB,95,8
SFR=WPU,95,8
SFR=IOCB,96,8
SFR=IOC,96,8
SFR=TXSTA,98,8
SFR=SPBRG,99,8
SFR=APFCON,9C,8
SFR=FVRCON,9D,8
SFR=ADCON1,9F,8
SFR=CPSCON0,108,8
SFR=CPSCON1,109,8
SFR=PMDATL,10C,8
SFR=PMDATA,10C,8
SFR=PMADRL,10D,8
SFR=PMADR,10D,8
SFR=PMDATH,10E,8
SFR=PMADRH,10F,8
SFR=ANSELA,185,8
SFR=ANSELB,186,8
SFR=PMCON1,18C,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=RP,3,5,2
SFRFLD=IRP,3,7,1
SFRFLD=RP0,3,5,1
SFRFLD=RP1,3,6,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=RA0,5,0,1
SFRFLD=RA1,5,1,1
SFRFLD=RA2,5,2,1
SFRFLD=RA3,5,3,1
SFRFLD=RA4,5,4,1
SFRFLD=RA5,5,5,1
SFRFLD=RA6,5,6,1
SFRFLD=RA7,5,7,1
SFRFLD=RB0,6,0,1
SFRFLD=RB1,6,1,1
SFRFLD=RB2,6,2,1
SFRFLD=RB3,6,3,1
SFRFLD=RB4,6,4,1
SFRFLD=RB5,6,5,1
SFRFLD=RB6,6,6,1
SFRFLD=RB7,6,7,1
SFRFLD=RC0,7,0,1
SFRFLD=RC1,7,1,1
SFRFLD=RC2,7,2,1
SFRFLD=RC3,7,3,1
SFRFLD=RC4,7,4,1
SFRFLD=RC5,7,5,1
SFRFLD=RC6,7,6,1
SFRFLD=RC7,7,7,1
SFRFLD=RE3,9,3,1
SFRFLD=RBIF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=T0IF,B,2,1
SFRFLD=RBIE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=T0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=IOCIF,B,0,1
SFRFLD=TMR0IF,B,2,1
SFRFLD=IOCIE,B,3,1
SFRFLD=TMR0IE,B,5,1
SFRFLD=TMR1IF,C,0,1
SFRFLD=TMR2IF,C,1,1
SFRFLD=CCP1IF,C,2,1
SFRFLD=SSPIF,C,3,1
SFRFLD=TXIF,C,4,1
SFRFLD=RCIF,C,5,1
SFRFLD=ADIF,C,6,1
SFRFLD=TMR1GIF,C,7,1
SFRFLD=CCP2IF,D,0,1
SFRFLD=TMR1,E,0,16
SFRFLD=TMR1ON,10,0,1
SFRFLD=T1SYNC,10,2,1
SFRFLD=T1OSCEN,10,3,1
SFRFLD=T1CKPS,10,4,2
SFRFLD=TMR1CS,10,6,2
SFRFLD=nT1SYNC,10,2,1
SFRFLD=T1CKPS0,10,4,1
SFRFLD=T1CKPS1,10,5,1
SFRFLD=TMR1CS0,10,6,1
SFRFLD=TMR1CS1,10,7,1
SFRFLD=T1INSYNC,10,2,1
SFRFLD=T2CKPS,12,0,2
SFRFLD=TMR2ON,12,2,1
SFRFLD=TOUTPS,12,3,4
SFRFLD=T2CKPS0,12,0,1
SFRFLD=T2CKPS1,12,1,1
SFRFLD=TOUTPS0,12,3,1
SFRFLD=TOUTPS1,12,4,1
SFRFLD=TOUTPS2,12,5,1
SFRFLD=TOUTPS3,12,6,1
SFRFLD=SSPM,14,0,4
SFRFLD=CKP,14,4,1
SFRFLD=SSPEN,14,5,1
SFRFLD=SSPOV,14,6,1
SFRFLD=WCOL,14,7,1
SFRFLD=SSPM0,14,0,1
SFRFLD=SSPM1,14,1,1
SFRFLD=SSPM2,14,2,1
SFRFLD=SSPM3,14,3,1
SFRFLD=CCPR1,15,0,16
SFRFLD=CCP1M,17,0,4
SFRFLD=DC1B,17,4,2
SFRFLD=CCP1M0,17,0,1
SFRFLD=CCP1M1,17,1,1
SFRFLD=CCP1M2,17,2,1
SFRFLD=CCP1M3,17,3,1
SFRFLD=DC1B0,17,4,1
SFRFLD=DC1B1,17,5,1
SFRFLD=CCP1Y,17,4,1
SFRFLD=CCP1X,17,5,1
SFRFLD=RX9D,18,0,1
SFRFLD=OERR,18,1,1
SFRFLD=FERR,18,2,1
SFRFLD=ADDEN,18,3,1
SFRFLD=CREN,18,4,1
SFRFLD=SREN,18,5,1
SFRFLD=RX9,18,6,1
SFRFLD=SPEN,18,7,1
SFRFLD=RCD8,18,0,1
SFRFLD=RC9,18,6,1
SFRFLD=nRC8,18,6,1
SFRFLD=RC8_9,18,6,1
SFRFLD=CCPR2,1B,0,16
SFRFLD=CCP2M,1D,0,4
SFRFLD=DC2B,1D,4,2
SFRFLD=CCP2M0,1D,0,1
SFRFLD=CCP2M1,1D,1,1
SFRFLD=CCP2M2,1D,2,1
SFRFLD=CCP2M3,1D,3,1
SFRFLD=DC2B0,1D,4,1
SFRFLD=DC2B1,1D,5,1
SFRFLD=CCP2Y,1D,4,1
SFRFLD=CCP2X,1D,5,1
SFRFLD=ADON,1F,0,1
SFRFLD=GO_nDONE,1F,1,1
SFRFLD=CHS,1F,2,4
SFRFLD=GO,1F,1,1
SFRFLD=CHS0,1F,2,1
SFRFLD=CHS1,1F,3,1
SFRFLD=CHS2,1F,4,1
SFRFLD=CHS3,1F,5,1
SFRFLD=nDONE,1F,1,1
SFRFLD=GO_DONE,1F,1,1
SFRFLD=PS,81,0,3
SFRFLD=PSA,81,3,1
SFRFLD=T0SE,81,4,1
SFRFLD=T0CS,81,5,1
SFRFLD=INTEDG,81,6,1
SFRFLD=nRBPU,81,7,1
SFRFLD=PS0,81,0,1
SFRFLD=PS1,81,1,1
SFRFLD=PS2,81,2,1
SFRFLD=TRISA0,85,0,1
SFRFLD=TRISA1,85,1,1
SFRFLD=TRISA2,85,2,1
SFRFLD=TRISA3,85,3,1
SFRFLD=TRISA4,85,4,1
SFRFLD=TRISA5,85,5,1
SFRFLD=TRISA6,85,6,1
SFRFLD=TRISA7,85,7,1
SFRFLD=TRISB0,86,0,1
SFRFLD=TRISB1,86,1,1
SFRFLD=TRISB2,86,2,1
SFRFLD=TRISB3,86,3,1
SFRFLD=TRISB4,86,4,1
SFRFLD=TRISB5,86,5,1
SFRFLD=TRISB6,86,6,1
SFRFLD=TRISB7,86,7,1
SFRFLD=TRISC0,87,0,1
SFRFLD=TRISC1,87,1,1
SFRFLD=TRISC2,87,2,1
SFRFLD=TRISC3,87,3,1
SFRFLD=TRISC4,87,4,1
SFRFLD=TRISC5,87,5,1
SFRFLD=TRISC6,87,6,1
SFRFLD=TRISC7,87,7,1
SFRFLD=TRISE3,89,3,1
SFRFLD=TMR1IE,8C,0,1
SFRFLD=TMR2IE,8C,1,1
SFRFLD=CCP1IE,8C,2,1
SFRFLD=SSPIE,8C,3,1
SFRFLD=TXIE,8C,4,1
SFRFLD=RCIE,8C,5,1
SFRFLD=ADIE,8C,6,1
SFRFLD=TMR1GIE,8C,7,1
SFRFLD=CCP2IE,8D,0,1
SFRFLD=nBOR,8E,0,1
SFRFLD=nPOR,8E,1,1
SFRFLD=nBO,8E,0,1
SFRFLD=T1GSS,8F,0,2
SFRFLD=T1GVAL,8F,2,1
SFRFLD=T1GGO_nDONE,8F,3,1
SFRFLD=T1GSPM,8F,4,1
SFRFLD=T1GTM,8F,5,1
SFRFLD=T1GPOL,8F,6,1
SFRFLD=TMR1GE,8F,7,1
SFRFLD=T1GSS0,8F,0,1
SFRFLD=T1GSS1,8F,1,1
SFRFLD=T1G_nDONE,8F,3,1
SFRFLD=T1GGO_DONE,8F,3,1
SFRFLD=T1GGO,8F,3,1
SFRFLD=ICSS,90,2,1
SFRFLD=ICSL,90,3,1
SFRFLD=IRCF,90,4,2
SFRFLD=IRCF0,90,4,1
SFRFLD=IRCF1,90,5,1
SFRFLD=TUN,91,0,6
SFRFLD=TUN0,91,0,1
SFRFLD=TUN1,91,1,1
SFRFLD=TUN2,91,2,1
SFRFLD=TUN3,91,3,1
SFRFLD=TUN4,91,4,1
SFRFLD=TUN5,91,5,1
SFRFLD=BF,94,0,1
SFRFLD=UA,94,1,1
SFRFLD=R_nW,94,2,1
SFRFLD=S,94,3,1
SFRFLD=P,94,4,1
SFRFLD=D_nA,94,5,1
SFRFLD=CKE,94,6,1
SFRFLD=SMP,94,7,1
SFRFLD=R,94,2,1
SFRFLD=D,94,5,1
SFRFLD=I2C_READ,94,2,1
SFRFLD=I2C_START,94,3,1
SFRFLD=I2C_STOP,94,4,1
SFRFLD=I2C_DATA,94,5,1
SFRFLD=nW,94,2,1
SFRFLD=nA,94,5,1
SFRFLD=nWRITE,94,2,1
SFRFLD=nADDRESS,94,5,1
SFRFLD=R_W,94,2,1
SFRFLD=D_A,94,5,1
SFRFLD=READ_WRITE,94,2,1
SFRFLD=DATA_ADDRESS,94,5,1
SFRFLD=WPUB,95,0,8
SFRFLD=WPUB0,95,0,1
SFRFLD=WPUB1,95,1,1
SFRFLD=WPUB2,95,2,1
SFRFLD=WPUB3,95,3,1
SFRFLD=WPUB4,95,4,1
SFRFLD=WPUB5,95,5,1
SFRFLD=WPUB6,95,6,1
SFRFLD=WPUB7,95,7,1
SFRFLD=WPU0,95,0,1
SFRFLD=WPU1,95,1,1
SFRFLD=WPU2,95,2,1
SFRFLD=WPU3,95,3,1
SFRFLD=WPU4,95,4,1
SFRFLD=WPU5,95,5,1
SFRFLD=WPU6,95,6,1
SFRFLD=WPU7,95,7,1
SFRFLD=IOCB,96,0,8
SFRFLD=IOCB0,96,0,1
SFRFLD=IOCB1,96,1,1
SFRFLD=IOCB2,96,2,1
SFRFLD=IOCB3,96,3,1
SFRFLD=IOCB4,96,4,1
SFRFLD=IOCB5,96,5,1
SFRFLD=IOCB6,96,6,1
SFRFLD=IOCB7,96,7,1
SFRFLD=IOC0,96,0,1
SFRFLD=IOC1,96,1,1
SFRFLD=IOC2,96,2,1
SFRFLD=IOC3,96,3,1
SFRFLD=IOC4,96,4,1
SFRFLD=IOC5,96,5,1
SFRFLD=IOC6,96,6,1
SFRFLD=IOC7,96,7,1
SFRFLD=TX9D,98,0,1
SFRFLD=TRMT,98,1,1
SFRFLD=BRGH,98,2,1
SFRFLD=SYNC,98,4,1
SFRFLD=TXEN,98,5,1
SFRFLD=TX9,98,6,1
SFRFLD=CSRC,98,7,1
SFRFLD=TXD8,98,0,1
SFRFLD=nTX8,98,6,1
SFRFLD=TX8_9,98,6,1
SFRFLD=CCP2SEL,9C,0,1
SFRFLD=SSSEL,9C,1,1
SFRFLD=ADFVR0,9D,0,1
SFRFLD=ADFVR1,9D,1,1
SFRFLD=FVREN,9D,6,1
SFRFLD=FVRRDY,9D,7,1
SFRFLD=FVRST,9D,7,1
SFRFLD=ADREF,9F,0,2
SFRFLD=ADCS,9F,4,3
SFRFLD=ADREF0,9F,0,1
SFRFLD=ADREF1,9F,1,1
SFRFLD=ADCS0,9F,4,1
SFRFLD=ADCS1,9F,5,1
SFRFLD=ADCS2,9F,6,1
SFRFLD=T0XCS,108,0,1
SFRFLD=CPSOUT,108,1,1
SFRFLD=CPSRNG,108,2,2
SFRFLD=CPSON,108,7,1
SFRFLD=CPSRNG0,108,2,1
SFRFLD=CPSRNG1,108,3,1
SFRFLD=CPSCH,109,0,4
SFRFLD=CPSCH0,109,0,1
SFRFLD=CPSCH1,109,1,1
SFRFLD=CPSCH2,109,2,1
SFRFLD=CPSCH3,109,3,1
SFRFLD=ANSA,185,0,6
SFRFLD=ANSA0,185,0,1
SFRFLD=ANSA1,185,1,1
SFRFLD=ANSA2,185,2,1
SFRFLD=ANSA3,185,3,1
SFRFLD=ANSA4,185,4,1
SFRFLD=ANSA5,185,5,1
SFRFLD=ANSB,186,0,6
SFRFLD=ANSB0,186,0,1
SFRFLD=ANSB1,186,1,1
SFRFLD=ANSB2,186,2,1
SFRFLD=ANSB3,186,3,1
SFRFLD=ANSB4,186,4,1
SFRFLD=ANSB5,186,5,1
SFRFLD=RD,18C,0,1
SFRFLD=PMRD,18C,0,1
STACKDEPTH=8
