// Seed: 2904950571
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_7;
  ;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd68,
    parameter id_5 = 32'd71
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout wire id_4;
  inout wor id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
  output wire _id_1;
  assign id_3 = -1;
  wire id_6;
  wire id_7;
  wire [1 : id_5] id_8;
endmodule
