// Seed: 4116968184
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_0 #(
    parameter id_1 = 32'd71,
    parameter id_4 = 32'd61,
    parameter id_6 = 32'd33
) (
    _id_1,
    id_2,
    id_3,
    module_1,
    id_5,
    _id_6
);
  input wire _id_6;
  input wire id_5;
  inout wire _id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_3 = id_5;
  parameter [1 'b0 : id_4] id_7 = 1, id_8 = -1, id_9 = id_3[id_1-:id_6], id_10 = ({
    1'b0, (id_1) / id_6, id_10, (1)
  });
  parameter id_11 = 1;
  assign id_1 = $signed(id_1);
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10
  );
endmodule
