<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (LPC17xx): Src/MCU/LPC17xx/Src/Ethernet_MCU.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (LPC17xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_ethernet___m_c_u_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Ethernet_MCU.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef EMAC_H</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define EMAC_H</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#define EMAC_C</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//#define BUFFER_SIZE 500</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//#include &quot;net.h&quot;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;Com/Hardware/Ethernet/Ethernet.h&quot;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *      LPC2378 Ethernet Definitions</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *----------------------------------------------------------------------------</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *      Name:    EMAC.H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *      Purpose: Philips LPC2378 EMAC hardware definitions</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *----------------------------------------------------------------------------</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *      Copyright (c) 2006 KEIL - An ARM Company. All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; <span class="comment">/*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">        LPC17xx has the same Ethernet feature as LPC23xx. So this file can</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">        also be used in LPC17xx project.  </span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">        George 2009.05.27</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* EMAC Memory Buffer configuration for 16K Ethernet RAM. */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define NUM_RX_FRAG         4           </span><span class="comment">/* Num.of RX Fragments 4*1536= 6.0kB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define NUM_TX_FRAG         3           </span><span class="comment">/* Num.of TX Fragments 3*1536= 4.6kB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define ETH_FRAG_SIZE       1536        </span><span class="comment">/* Packet Fragment size 1536 Bytes   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define ETH_MAX_FLEN        1536        </span><span class="comment">/* Max. Ethernet Frame Size          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* EMAC variables located in 16K Ethernet SRAM */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define RX_DESC_BASE        0x20080000</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define RX_STAT_BASE        (RX_DESC_BASE + NUM_RX_FRAG*8)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define TX_DESC_BASE        (RX_STAT_BASE + NUM_RX_FRAG*8)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define TX_STAT_BASE        (TX_DESC_BASE + NUM_TX_FRAG*8)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define RX_BUF_BASE         (TX_STAT_BASE + NUM_TX_FRAG*4)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define TX_BUF_BASE         (RX_BUF_BASE  + NUM_RX_FRAG*ETH_FRAG_SIZE)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* RX and TX descriptor and status definitions. */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define RX_DESC_PACKET(i)   (*(unsigned int *)(RX_DESC_BASE   + 8*i))</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define RX_DESC_CTRL(i)     (*(unsigned int *)(RX_DESC_BASE+4 + 8*i))</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define RX_STAT_INFO(i)     (*(unsigned int *)(RX_STAT_BASE   + 8*i))</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define RX_STAT_HASHCRC(i)  (*(unsigned int *)(RX_STAT_BASE+4 + 8*i))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define TX_DESC_PACKET(i)   (*(unsigned int *)(TX_DESC_BASE   + 8*i))</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define TX_DESC_CTRL(i)     (*(unsigned int *)(TX_DESC_BASE+4 + 8*i))</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define TX_STAT_INFO(i)     (*(unsigned int *)(TX_STAT_BASE   + 4*i))</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define RX_BUF(i)           (RX_BUF_BASE + ETH_FRAG_SIZE*i)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define TX_BUF(i)           (TX_BUF_BASE + ETH_FRAG_SIZE*i)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* MAC Configuration Register 1 */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define MAC1_REC_EN         0x00000001  </span><span class="comment">/* Receive Enable                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define MAC1_PASS_ALL       0x00000002  </span><span class="comment">/* Pass All Receive Frames           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define MAC1_RX_FLOWC       0x00000004  </span><span class="comment">/* RX Flow Control                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define MAC1_TX_FLOWC       0x00000008  </span><span class="comment">/* TX Flow Control                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define MAC1_LOOPB          0x00000010  </span><span class="comment">/* Loop Back Mode                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define MAC1_RES_TX         0x00000100  </span><span class="comment">/* Reset TX Logic                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define MAC1_RES_MCS_TX     0x00000200  </span><span class="comment">/* Reset MAC TX Control Sublayer     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define MAC1_RES_RX         0x00000400  </span><span class="comment">/* Reset RX Logic                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define MAC1_RES_MCS_RX     0x00000800  </span><span class="comment">/* Reset MAC RX Control Sublayer     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define MAC1_SIM_RES        0x00004000  </span><span class="comment">/* Simulation Reset                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define MAC1_SOFT_RES       0x00008000  </span><span class="comment">/* Soft Reset MAC                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* MAC Configuration Register 2 */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define MAC2_FULL_DUP       0x00000001  </span><span class="comment">/* Full Duplex Mode                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define MAC2_FRM_LEN_CHK    0x00000002  </span><span class="comment">/* Frame Length Checking             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define MAC2_HUGE_FRM_EN    0x00000004  </span><span class="comment">/* Huge Frame Enable                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define MAC2_DLY_CRC        0x00000008  </span><span class="comment">/* Delayed CRC Mode                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define MAC2_CRC_EN         0x00000010  </span><span class="comment">/* Append CRC to every Frame         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define MAC2_PAD_EN         0x00000020  </span><span class="comment">/* Pad all Short Frames              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define MAC2_VLAN_PAD_EN    0x00000040  </span><span class="comment">/* VLAN Pad Enable                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define MAC2_ADET_PAD_EN    0x00000080  </span><span class="comment">/* Auto Detect Pad Enable            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define MAC2_PPREAM_ENF     0x00000100  </span><span class="comment">/* Pure Preamble Enforcement         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define MAC2_LPREAM_ENF     0x00000200  </span><span class="comment">/* Long Preamble Enforcement         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define MAC2_NO_BACKOFF     0x00001000  </span><span class="comment">/* No Backoff Algorithm              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define MAC2_BACK_PRESSURE  0x00002000  </span><span class="comment">/* Backoff Presurre / No Backoff     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define MAC2_EXCESS_DEF     0x00004000  </span><span class="comment">/* Excess Defer                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Back-to-Back Inter-Packet-Gap Register */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define IPGT_FULL_DUP       0x00000015  </span><span class="comment">/* Recommended value for Full Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define IPGT_HALF_DUP       0x00000012  </span><span class="comment">/* Recommended value for Half Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* Non Back-to-Back Inter-Packet-Gap Register */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define IPGR_DEF            0x00000012  </span><span class="comment">/* Recommended value                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Collision Window/Retry Register */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define CLRT_DEF            0x0000370F  </span><span class="comment">/* Default value                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* PHY Support Register */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SUPP_SPEED          0x00000100  </span><span class="comment">/* Reduced MII Logic Current Speed   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SUPP_RES_RMII       0x00000800  </span><span class="comment">/* Reset Reduced MII Logic           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Test Register */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define TEST_SHCUT_PQUANTA  0x00000001  </span><span class="comment">/* Shortcut Pause Quanta             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define TEST_TST_PAUSE      0x00000002  </span><span class="comment">/* Test Pause                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define TEST_TST_BACKP      0x00000004  </span><span class="comment">/* Test Back Pressure                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* MII Management Configuration Register */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define MCFG_SCAN_INC       0x00000001  </span><span class="comment">/* Scan Increment PHY Address        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define MCFG_SUPP_PREAM     0x00000002  </span><span class="comment">/* Suppress Preamble                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define MCFG_CLK_SEL        0x0000001C  </span><span class="comment">/* Clock Select Mask                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define MCFG_RES_MII        0x00008000  </span><span class="comment">/* Reset MII Management Hardware     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* MII Management Command Register */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define MCMD_READ           0x00000001  </span><span class="comment">/* MII Read                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define MCMD_SCAN           0x00000002  </span><span class="comment">/* MII Scan continuously             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define MII_WR_TOUT         0x00050000  </span><span class="comment">/* MII Write timeout count           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define MII_RD_TOUT         0x00050000  </span><span class="comment">/* MII Read timeout count            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* MII Management Address Register */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define MADR_REG_ADR        0x0000001F  </span><span class="comment">/* MII Register Address Mask         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define MADR_PHY_ADR        0x00001F00  </span><span class="comment">/* PHY Address Mask                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* MII Management Indicators Register */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define MIND_BUSY           0x00000001  </span><span class="comment">/* MII is Busy                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define MIND_SCAN           0x00000002  </span><span class="comment">/* MII Scanning in Progress          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define MIND_NOT_VAL        0x00000004  </span><span class="comment">/* MII Read Data not valid           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define MIND_MII_LINK_FAIL  0x00000008  </span><span class="comment">/* MII Link Failed                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Command Register */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define CR_RX_EN            0x00000001  </span><span class="comment">/* Enable Receive                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define CR_TX_EN            0x00000002  </span><span class="comment">/* Enable Transmit                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define CR_REG_RES          0x00000008  </span><span class="comment">/* Reset Host Registers              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define CR_TX_RES           0x00000010  </span><span class="comment">/* Reset Transmit Datapath           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define CR_RX_RES           0x00000020  </span><span class="comment">/* Reset Receive Datapath            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define CR_PASS_RUNT_FRM    0x00000040  </span><span class="comment">/* Pass Runt Frames                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define CR_PASS_RX_FILT     0x00000080  </span><span class="comment">/* Pass RX Filter                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define CR_TX_FLOW_CTRL     0x00000100  </span><span class="comment">/* TX Flow Control                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define CR_RMII             0x00000200  </span><span class="comment">/* Reduced MII Interface             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define CR_FULL_DUP         0x00000400  </span><span class="comment">/* Full Duplex                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Status Register */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SR_RX_EN            0x00000001  </span><span class="comment">/* Enable Receive                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SR_TX_EN            0x00000002  </span><span class="comment">/* Enable Transmit                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Transmit Status Vector 0 Register */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define TSV0_CRC_ERR        0x00000001  </span><span class="comment">/* CRC error                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define TSV0_LEN_CHKERR     0x00000002  </span><span class="comment">/* Length Check Error                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define TSV0_LEN_OUTRNG     0x00000004  </span><span class="comment">/* Length Out of Range               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define TSV0_DONE           0x00000008  </span><span class="comment">/* Tramsmission Completed            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define TSV0_MCAST          0x00000010  </span><span class="comment">/* Multicast Destination             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define TSV0_BCAST          0x00000020  </span><span class="comment">/* Broadcast Destination             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define TSV0_PKT_DEFER      0x00000040  </span><span class="comment">/* Packet Deferred                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define TSV0_EXC_DEFER      0x00000080  </span><span class="comment">/* Excessive Packet Deferral         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define TSV0_EXC_COLL       0x00000100  </span><span class="comment">/* Excessive Collision               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define TSV0_LATE_COLL      0x00000200  </span><span class="comment">/* Late Collision Occured            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define TSV0_GIANT          0x00000400  </span><span class="comment">/* Giant Frame                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define TSV0_UNDERRUN       0x00000800  </span><span class="comment">/* Buffer Underrun                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define TSV0_BYTES          0x0FFFF000  </span><span class="comment">/* Total Bytes Transferred           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define TSV0_CTRL_FRAME     0x10000000  </span><span class="comment">/* Control Frame                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define TSV0_PAUSE          0x20000000  </span><span class="comment">/* Pause Frame                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define TSV0_BACK_PRESS     0x40000000  </span><span class="comment">/* Backpressure Method Applied       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define TSV0_VLAN           0x80000000  </span><span class="comment">/* VLAN Frame                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Transmit Status Vector 1 Register */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define TSV1_BYTE_CNT       0x0000FFFF  </span><span class="comment">/* Transmit Byte Count               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define TSV1_COLL_CNT       0x000F0000  </span><span class="comment">/* Transmit Collision Count          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Receive Status Vector Register */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define RSV_BYTE_CNT        0x0000FFFF  </span><span class="comment">/* Receive Byte Count                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RSV_PKT_IGNORED     0x00010000  </span><span class="comment">/* Packet Previously Ignored         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RSV_RXDV_SEEN       0x00020000  </span><span class="comment">/* RXDV Event Previously Seen        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RSV_CARR_SEEN       0x00040000  </span><span class="comment">/* Carrier Event Previously Seen     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define RSV_REC_CODEV       0x00080000  </span><span class="comment">/* Receive Code Violation            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define RSV_CRC_ERR         0x00100000  </span><span class="comment">/* CRC Error                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define RSV_LEN_CHKERR      0x00200000  </span><span class="comment">/* Length Check Error                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define RSV_LEN_OUTRNG      0x00400000  </span><span class="comment">/* Length Out of Range               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define RSV_REC_OK          0x00800000  </span><span class="comment">/* Frame Received OK                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define RSV_MCAST           0x01000000  </span><span class="comment">/* Multicast Frame                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define RSV_BCAST           0x02000000  </span><span class="comment">/* Broadcast Frame                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define RSV_DRIB_NIBB       0x04000000  </span><span class="comment">/* Dribble Nibble                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define RSV_CTRL_FRAME      0x08000000  </span><span class="comment">/* Control Frame                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define RSV_PAUSE           0x10000000  </span><span class="comment">/* Pause Frame                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define RSV_UNSUPP_OPC      0x20000000  </span><span class="comment">/* Unsupported Opcode                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define RSV_VLAN            0x40000000  </span><span class="comment">/* VLAN Frame                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* Flow Control Counter Register */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define FCC_MIRR_CNT        0x0000FFFF  </span><span class="comment">/* Mirror Counter                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define FCC_PAUSE_TIM       0xFFFF0000  </span><span class="comment">/* Pause Timer                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* Flow Control Status Register */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define FCS_MIRR_CNT        0x0000FFFF  </span><span class="comment">/* Mirror Counter Current            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* Receive Filter Control Register */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define RFC_UCAST_EN        0x00000001  </span><span class="comment">/* Accept Unicast Frames Enable      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define RFC_BCAST_EN        0x00000002  </span><span class="comment">/* Accept Broadcast Frames Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define RFC_MCAST_EN        0x00000004  </span><span class="comment">/* Accept Multicast Frames Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define RFC_UCAST_HASH_EN   0x00000008  </span><span class="comment">/* Accept Unicast Hash Filter Frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define RFC_MCAST_HASH_EN   0x00000010  </span><span class="comment">/* Accept Multicast Hash Filter Fram.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define RFC_PERFECT_EN      0x00000020  </span><span class="comment">/* Accept Perfect Match Enable       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define RFC_MAGP_WOL_EN     0x00001000  </span><span class="comment">/* Magic Packet Filter WoL Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define RFC_PFILT_WOL_EN    0x00002000  </span><span class="comment">/* Perfect Filter WoL Enable         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Receive Filter WoL Status/Clear Registers */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define WOL_UCAST           0x00000001  </span><span class="comment">/* Unicast Frame caused WoL          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define WOL_BCAST           0x00000002  </span><span class="comment">/* Broadcast Frame caused WoL        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define WOL_MCAST           0x00000004  </span><span class="comment">/* Multicast Frame caused WoL        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define WOL_UCAST_HASH      0x00000008  </span><span class="comment">/* Unicast Hash Filter Frame WoL     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define WOL_MCAST_HASH      0x00000010  </span><span class="comment">/* Multicast Hash Filter Frame WoL   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define WOL_PERFECT         0x00000020  </span><span class="comment">/* Perfect Filter WoL                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define WOL_RX_FILTER       0x00000080  </span><span class="comment">/* RX Filter caused WoL              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define WOL_MAG_PACKET      0x00000100  </span><span class="comment">/* Magic Packet Filter caused WoL    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Interrupt Status/Enable/Clear/Set Registers */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define INT_RX_OVERRUN      0x00000001  </span><span class="comment">/* Overrun Error in RX Queue         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define INT_RX_ERR          0x00000002  </span><span class="comment">/* Receive Error                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define INT_RX_FIN          0x00000004  </span><span class="comment">/* RX Finished Process Descriptors   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define INT_RX_DONE         0x00000008  </span><span class="comment">/* Receive Done                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define INT_TX_UNDERRUN     0x00000010  </span><span class="comment">/* Transmit Underrun                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define INT_TX_ERR          0x00000020  </span><span class="comment">/* Transmit Error                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define INT_TX_FIN          0x00000040  </span><span class="comment">/* TX Finished Process Descriptors   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define INT_TX_DONE         0x00000080  </span><span class="comment">/* Transmit Done                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define INT_SOFT_INT        0x00001000  </span><span class="comment">/* Software Triggered Interrupt      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define INT_WAKEUP          0x00002000  </span><span class="comment">/* Wakeup Event Interrupt            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* Power Down Register */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define PD_POWER_DOWN       0x80000000  </span><span class="comment">/* Power Down MAC                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* RX Descriptor Control Word */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define RCTRL_SIZE          0x000007FF  </span><span class="comment">/* Buffer size mask                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define RCTRL_INT           0x80000000  </span><span class="comment">/* Generate RxDone Interrupt         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* RX Status Hash CRC Word */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define RHASH_SA            0x000001FF  </span><span class="comment">/* Hash CRC for Source Address       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define RHASH_DA            0x001FF000  </span><span class="comment">/* Hash CRC for Destination Address  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* RX Status Information Word */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define RINFO_SIZE          0x000007FF  </span><span class="comment">/* Data size in bytes                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define RINFO_CTRL_FRAME    0x00040000  </span><span class="comment">/* Control Frame                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define RINFO_VLAN          0x00080000  </span><span class="comment">/* VLAN Frame                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define RINFO_FAIL_FILT     0x00100000  </span><span class="comment">/* RX Filter Failed                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define RINFO_MCAST         0x00200000  </span><span class="comment">/* Multicast Frame                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define RINFO_BCAST         0x00400000  </span><span class="comment">/* Broadcast Frame                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define RINFO_CRC_ERR       0x00800000  </span><span class="comment">/* CRC Error in Frame                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define RINFO_SYM_ERR       0x01000000  </span><span class="comment">/* Symbol Error from PHY             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define RINFO_LEN_ERR       0x02000000  </span><span class="comment">/* Length Error                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define RINFO_RANGE_ERR     0x04000000  </span><span class="comment">/* Range Error (exceeded max. size)  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define RINFO_ALIGN_ERR     0x08000000  </span><span class="comment">/* Alignment Error                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define RINFO_OVERRUN       0x10000000  </span><span class="comment">/* Receive overrun                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define RINFO_NO_DESCR      0x20000000  </span><span class="comment">/* No new Descriptor available       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define RINFO_LAST_FLAG     0x40000000  </span><span class="comment">/* Last Fragment in Frame            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define RINFO_ERR           0x80000000  </span><span class="comment">/* Error Occured (OR of all errors)  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define RINFO_ERR_MASK     (RINFO_FAIL_FILT | RINFO_CRC_ERR   | RINFO_SYM_ERR | \</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">                            RINFO_LEN_ERR   | RINFO_ALIGN_ERR | RINFO_OVERRUN)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* TX Descriptor Control Word */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define TCTRL_SIZE          0x000007FF  </span><span class="comment">/* Size of data buffer in bytes      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define TCTRL_OVERRIDE      0x04000000  </span><span class="comment">/* Override Default MAC Registers    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define TCTRL_HUGE          0x08000000  </span><span class="comment">/* Enable Huge Frame                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define TCTRL_PAD           0x10000000  </span><span class="comment">/* Pad short Frames to 64 bytes      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define TCTRL_CRC           0x20000000  </span><span class="comment">/* Append a hardware CRC to Frame    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define TCTRL_LAST          0x40000000  </span><span class="comment">/* Last Descriptor for TX Frame      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define TCTRL_INT           0x80000000  </span><span class="comment">/* Generate TxDone Interrupt         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* TX Status Information Word */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define TINFO_COL_CNT       0x01E00000  </span><span class="comment">/* Collision Count                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define TINFO_DEFER         0x02000000  </span><span class="comment">/* Packet Deferred (not an error)    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define TINFO_EXCESS_DEF    0x04000000  </span><span class="comment">/* Excessive Deferral                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define TINFO_EXCESS_COL    0x08000000  </span><span class="comment">/* Excessive Collision               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define TINFO_LATE_COL      0x10000000  </span><span class="comment">/* Late Collision Occured            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define TINFO_UNDERRUN      0x20000000  </span><span class="comment">/* Transmit Underrun                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define TINFO_NO_DESCR      0x40000000  </span><span class="comment">/* No new Descriptor available       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define TINFO_ERR           0x80000000  </span><span class="comment">/* Error Occured (OR of all errors)  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* DP83848C PHY Registers */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define PHY_REG_BMCR        0x00        </span><span class="comment">/* Basic Mode Control Register       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define PHY_REG_BMSR        0x01        </span><span class="comment">/* Basic Mode Status Register        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define PHY_REG_IDR1        0x02        </span><span class="comment">/* PHY Identifier 1                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define PHY_REG_IDR2        0x03        </span><span class="comment">/* PHY Identifier 2                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define PHY_REG_ANAR        0x04        </span><span class="comment">/* Auto-Negotiation Advertisement    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define PHY_REG_ANLPAR      0x05        </span><span class="comment">/* Auto-Neg. Link Partner Abitily    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define PHY_REG_ANER        0x06        </span><span class="comment">/* Auto-Neg. Expansion Register      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define PHY_REG_ANNPTR      0x07        </span><span class="comment">/* Auto-Neg. Next Page TX            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* PHY Extended Registers */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PHY_REG_STS         0x10        </span><span class="comment">/* Status Register                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define PHY_REG_MICR        0x11        </span><span class="comment">/* MII Interrupt Control Register    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PHY_REG_MISR        0x12        </span><span class="comment">/* MII Interrupt Status Register     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define PHY_REG_FCSCR       0x14        </span><span class="comment">/* False Carrier Sense Counter       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PHY_REG_RECR        0x15        </span><span class="comment">/* Receive Error Counter             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define PHY_REG_PCSR        0x16        </span><span class="comment">/* PCS Sublayer Config. and Status   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PHY_REG_RBR         0x17        </span><span class="comment">/* RMII and Bypass Register          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define PHY_REG_LEDCR       0x18        </span><span class="comment">/* LED Direct Control Register       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define PHY_REG_PHYCR       0x19        </span><span class="comment">/* PHY Control Register              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define PHY_REG_10BTSCR     0x1A        </span><span class="comment">/* 10Base-T Status/Control Register  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define PHY_REG_CDCTRL1     0x1B        </span><span class="comment">/* CD Test Control and BIST Extens.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define PHY_REG_EDCR        0x1D        </span><span class="comment">/* Energy Detect Control Register    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define PHY_FULLD_100M      0x2100      </span><span class="comment">/* Full Duplex 100Mbit               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define PHY_HALFD_100M      0x2000      </span><span class="comment">/* Half Duplex 100Mbit               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define PHY_FULLD_10M       0x0100      </span><span class="comment">/* Full Duplex 10Mbit                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define PHY_HALFD_10M       0x0000      </span><span class="comment">/* Half Duplex 10MBit                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define PHY_AUTO_NEG        0x3000      </span><span class="comment">/* Select Auto Negotiation           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define DP83848C_DEF_ADR    0x0100      </span><span class="comment">/* Default PHY device address        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define DP83848C_ID         0x20005C90  </span><span class="comment">/* PHY Identifier                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">class cARP;</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">class cDHCP;</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">class cIP;</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">class cICMP;</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classc_hw_ethernet___e_m_a_c.html">  307</a></span>&#160;<span class="keyword">class </span><a class="code" href="classc_hw_ethernet___e_m_a_c.html">cHwEthernet_EMAC</a>: <span class="keyword">public</span> <a class="code" href="classc_hw_ethernet.html">cHwEthernet</a></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <span class="keyword">public</span>:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;          <a class="code" href="classc_hw_ethernet___e_m_a_c.html">cHwEthernet_EMAC</a>( <span class="keyword">const</span> <a class="code" href="classc_net_addr.html">cNetAddr&lt;6&gt;</a> &amp;addrPhyIn );</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> create( <span class="keyword">const</span> <a class="code" href="classc_net_addr.html">cNetAddr&lt;6&gt;</a> destAddr, <span class="keyword">const</span> WORD type );</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span>     PacketSend   (uint8_t* packet, uint16_t len);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                <span class="keyword">virtual</span> <span class="keywordtype">bool</span>     PacketReceive();</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keyword">virtual</span> WORD getType(  );</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                <span class="keywordtype">void</span> Init(uint8_t* macaddr);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordtype">void</span> InitPhy (<span class="keywordtype">void</span>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordtype">void</span> delay(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;          uint8_t ReadOp(uint8_t op, uint8_t address);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                <span class="keywordtype">void</span> WriteOp(uint8_t op, uint8_t address, uint8_t data);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                <span class="keywordtype">void</span> ReadBuffer(uint16_t len, uint8_t* data);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                <span class="keywordtype">void</span> WriteBuffer(uint16_t len, uint8_t* data);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                <span class="keywordtype">void</span> SetBank(uint8_t address);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                uint8_t Read(uint8_t address);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                <span class="keywordtype">void</span> WriteByte(uint8_t address, uint8_t data);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                <span class="keywordtype">void</span> WriteWord(uint8_t address, WORD data);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                <span class="keywordtype">void</span> PhyWrite(uint8_t address, uint16_t data);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                <span class="keywordtype">void</span> clkout(uint8_t clk);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                uint8_t getrev(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                <span class="keyword">private</span>:</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">//  cHwSPImaster &amp;spi;</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keywordtype">void</span> output_MDIO (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> val, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> n);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keywordtype">void</span> turnaround_MDIO (<span class="keywordtype">void</span>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> input_MDIO (<span class="keywordtype">void</span>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keywordtype">void</span> write_PHY (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> PhyReg, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="union_value.html">Value</a>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> read_PHY (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> PhyReg);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keywordtype">void</span> rx_descr_init (<span class="keywordtype">void</span>);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keywordtype">void</span> tx_descr_init (<span class="keywordtype">void</span>);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="keywordtype">void</span> Init_EMAC(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> ReadFrame_EMAC(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> ReadFrameBE_EMAC(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keywordtype">void</span> CopyFromFrame_EMAC(<span class="keywordtype">void</span> *Dest, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Size);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="keywordtype">void</span> DummyReadFrame_EMAC(<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Size);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> StartReadFrame(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keywordtype">void</span> EndReadFrame(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> CheckFrameReceived(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keywordtype">void</span> RequestSend(<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> FrameSize);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> Rdy4Tx(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="keywordtype">void</span> WriteFrame_EMAC(<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Data);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keywordtype">void</span> CopyToFrame_EMAC(<span class="keywordtype">void</span> *Source, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> Size);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    uint8_t  Bank;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    uint16_t NextPacketPtr;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> *rptr;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> *tptr;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;};</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="ttc" id="classc_net_addr_html"><div class="ttname"><a href="classc_net_addr.html">cNetAddr&lt; 6 &gt;</a></div></div>
<div class="ttc" id="classc_hw_ethernet_html"><div class="ttname"><a href="classc_hw_ethernet.html">cHwEthernet</a></div><div class="ttdef"><b>Definition:</b> <a href="_ethernet_8h_source.html#l00026">Ethernet.h:26</a></div></div>
<div class="ttc" id="union_value_html"><div class="ttname"><a href="union_value.html">Value</a></div><div class="ttdef"><b>Definition:</b> <a href="lobject_8h_source.html#l00100">lobject.h:100</a></div></div>
<div class="ttc" id="classc_hw_ethernet___e_m_a_c_html"><div class="ttname"><a href="classc_hw_ethernet___e_m_a_c.html">cHwEthernet_EMAC</a></div><div class="ttdef"><b>Definition:</b> <a href="_ethernet___m_c_u_8h_source.html#l00307">Ethernet_MCU.h:307</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li><li class="navelem"><a class="el" href="dir_9c07b6f6cc004f3a3b80dfa585542b38.html">MCU</a></li><li class="navelem"><a class="el" href="dir_80cd481ee16186e16e8c29b5be05252c.html">LPC17xx</a></li><li class="navelem"><a class="el" href="dir_844e36ec0d28f1f993a50309ef519823.html">Src</a></li><li class="navelem"><b>Ethernet_MCU.h</b></li>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:45 for Embedded-System-Library (LPC17xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
