<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:49" VARIABLE="icmp_ln49" MODULE="set_tile_broadcast_Pipeline_init_seen" LOOP="init_seen" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:49" VARIABLE="add_ln49" MODULE="set_tile_broadcast_Pipeline_init_seen" LOOP="init_seen" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln57_fu_416_p2" SOURCE="src/spmm_device_fpga.cpp:57" VARIABLE="icmp_ln57" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_422_p2" SOURCE="src/spmm_device_fpga.cpp:57" VARIABLE="add_ln57" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="idx_fu_436_p2" SOURCE="src/spmm_device_fpga.cpp:59" VARIABLE="idx" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln60_fu_442_p2" SOURCE="src/spmm_device_fpga.cpp:60" VARIABLE="icmp_ln60" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_460_p2" SOURCE="src/spmm_device_fpga.cpp:62" VARIABLE="add_ln62" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_486_p2" SOURCE="src/spmm_device_fpga.cpp:63" VARIABLE="add_ln63" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_fu_558_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="dup_fu_563_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="dup" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_1_fu_569_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_fu_574_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_2_fu_580_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_1_fu_585_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_3_fu_591_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_2_fu_596_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_fu_602_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="or_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_1_fu_608_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="or_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="dup_1_fu_614_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="dup_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln81_fu_622_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="xor_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln81_fu_638_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="icmp_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln81_fu_644_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="and_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_fu_654_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_9_fu_660_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_9" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_1_fu_667_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_10_fu_673_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_10" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_2_fu_680_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_11_fu_686_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_fu_693_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="or_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_1_fu_699_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="or_ln82_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_12_fu_705_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_12" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_fu_712_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="xor_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_14_fu_718_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_14" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_13_fu_724_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_13" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_12_fu_730_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_12" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_11_fu_736_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="used_3_fu_742_p2" SOURCE="src/spmm_device_fpga.cpp:84" VARIABLE="used_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln90_fu_835_p2" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="icmp_ln90" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln90_1_fu_840_p2" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="icmp_ln90_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln90_2_fu_845_p2" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="icmp_ln90_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln90_fu_850_p2" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="or_ln90" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln90_1_fu_856_p2" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="or_ln90_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_v_value_3_fu_862_p3" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="pkt_v_value_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_v_value_3_9_fu_870_p3" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="pkt_v_value_3_9" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_v_value_3_10_fu_878_p3" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="pkt_v_value_3_10" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_v_value_3_11_fu_886_p3" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="pkt_v_value_3_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_v_y_3_fu_894_p3" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="pkt_v_y_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_v_y_3_9_fu_902_p3" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="pkt_v_y_3_9" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_v_y_3_10_fu_910_p3" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="pkt_v_y_3_10" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_v_y_3_11_fu_918_p3" SOURCE="src/spmm_device_fpga.cpp:90" VARIABLE="pkt_v_y_3_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_ref_3_fu_926_p3" SOURCE="src/spmm_device_fpga.cpp:91" VARIABLE="pkt_ref_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_ref_3_9_fu_934_p3" SOURCE="src/spmm_device_fpga.cpp:91" VARIABLE="pkt_ref_3_9" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_ref_3_10_fu_942_p3" SOURCE="src/spmm_device_fpga.cpp:91" VARIABLE="pkt_ref_3_10" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="pkt_ref_3_11_fu_950_p3" SOURCE="src/spmm_device_fpga.cpp:91" VARIABLE="pkt_ref_3_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln241_fu_310_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="icmp_ln241" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_316_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="add_ln241" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_32_1_1_U37" SOURCE="src/spmm_device_fpga.cpp:243" VARIABLE="tile_value_1_5" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_32_1_1_U38" SOURCE="src/spmm_device_fpga.cpp:243" VARIABLE="tile_y_1_5" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_1_1_1_U39" SOURCE="src/spmm_device_fpga.cpp:244" VARIABLE="tile_ref_1_5" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln114_fu_116_p2" SOURCE="src/spmm_device_fpga.cpp:114" VARIABLE="icmp_ln114" MODULE="dfm_Pipeline_VITIS_LOOP_114_2" LOOP="VITIS_LOOP_114_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_122_p2" SOURCE="src/spmm_device_fpga.cpp:114" VARIABLE="add_ln114" MODULE="dfm_Pipeline_VITIS_LOOP_114_2" LOOP="VITIS_LOOP_114_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_132_p2" SOURCE="src/spmm_device_fpga.cpp:116" VARIABLE="add_ln116" MODULE="dfm_Pipeline_VITIS_LOOP_114_2" LOOP="VITIS_LOOP_114_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln111_fu_246_p2" SOURCE="src/spmm_device_fpga.cpp:111" VARIABLE="icmp_ln111" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_252_p2" SOURCE="src/spmm_device_fpga.cpp:111" VARIABLE="add_ln111" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_1_1_1_U71" SOURCE="src/spmm_device_fpga.cpp:113" VARIABLE="tmp" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_32_1_1_U72" SOURCE="src/spmm_device_fpga.cpp:112" VARIABLE="tmp_3" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_30ns_32_2_1_U73" SOURCE="src/spmm_device_fpga.cpp:112" VARIABLE="mul" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_343_p2" SOURCE="src/spmm_device_fpga.cpp:114" VARIABLE="add_ln114" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_384_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln121_fu_291_p2" SOURCE="src/spmm_device_fpga.cpp:121" VARIABLE="icmp_ln121" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_32_1_1_U74" SOURCE="src/spmm_device_fpga.cpp:112" VARIABLE="tmp_4" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln121_1_fu_397_p2" SOURCE="src/spmm_device_fpga.cpp:121" VARIABLE="icmp_ln121_1" MODULE="dfm" LOOP="VITIS_LOOP_121_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_402_p2" SOURCE="src/spmm_device_fpga.cpp:121" VARIABLE="add_ln121" MODULE="dfm" LOOP="VITIS_LOOP_121_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_32_1_1_U75" SOURCE="src/spmm_device_fpga.cpp:122" VARIABLE="tmp_5" MODULE="dfm" LOOP="VITIS_LOOP_121_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln122_fu_418_p2" SOURCE="src/spmm_device_fpga.cpp:122" VARIABLE="icmp_ln122" MODULE="dfm" LOOP="VITIS_LOOP_121_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_32_1_1_U76" SOURCE="src/spmm_device_fpga.cpp:122" VARIABLE="tmp_6" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln256_fu_82_p2" SOURCE="src/spmm_device_fpga.cpp:256" VARIABLE="icmp_ln256" MODULE="pu_kernel_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_88_p2" SOURCE="src/spmm_device_fpga.cpp:256" VARIABLE="add_ln256" MODULE="pu_kernel_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln136_fu_108_p2" SOURCE="src/spmm_device_fpga.cpp:136" VARIABLE="icmp_ln136" MODULE="pu_comp" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_114_p2" SOURCE="src/spmm_device_fpga.cpp:136" VARIABLE="add_ln136" MODULE="pu_comp" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_124_p2" SOURCE="src/spmm_device_fpga.cpp:138" VARIABLE="add_ln138" MODULE="pu_comp" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U93" SOURCE="src/spmm_device_fpga.cpp:138" VARIABLE="mul" MODULE="pu_comp" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln176_fu_120_p2" SOURCE="src/spmm_device_fpga.cpp:176" VARIABLE="icmp_ln176" MODULE="au_merge_Pipeline_VITIS_LOOP_176_13" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_126_p2" SOURCE="src/spmm_device_fpga.cpp:176" VARIABLE="add_ln176" MODULE="au_merge_Pipeline_VITIS_LOOP_176_13" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U100" SOURCE="src/spmm_device_fpga.cpp:177" VARIABLE="add_i3" MODULE="au_merge_Pipeline_VITIS_LOOP_176_13" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U101" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="add4_i2" MODULE="au_merge_Pipeline_VITIS_LOOP_176_13" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln157_fu_101_p2" SOURCE="src/spmm_device_fpga.cpp:157" VARIABLE="icmp_ln157" MODULE="au_merge_Pipeline_VITIS_LOOP_157_12" LOOP="VITIS_LOOP_157_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_107_p2" SOURCE="src/spmm_device_fpga.cpp:157" VARIABLE="add_ln157" MODULE="au_merge_Pipeline_VITIS_LOOP_157_12" LOOP="VITIS_LOOP_157_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U108" SOURCE="src/spmm_device_fpga.cpp:158" VARIABLE="add_i2" MODULE="au_merge_Pipeline_VITIS_LOOP_157_12" LOOP="VITIS_LOOP_157_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U109" SOURCE="src/spmm_device_fpga.cpp:158" VARIABLE="add2_i1" MODULE="au_merge_Pipeline_VITIS_LOOP_157_12" LOOP="VITIS_LOOP_157_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln176_fu_120_p2" SOURCE="src/spmm_device_fpga.cpp:176" VARIABLE="icmp_ln176" MODULE="au_merge_Pipeline_VITIS_LOOP_176_11" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_126_p2" SOURCE="src/spmm_device_fpga.cpp:176" VARIABLE="add_ln176" MODULE="au_merge_Pipeline_VITIS_LOOP_176_11" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U114" SOURCE="src/spmm_device_fpga.cpp:177" VARIABLE="add_i1" MODULE="au_merge_Pipeline_VITIS_LOOP_176_11" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U115" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="add4_i1" MODULE="au_merge_Pipeline_VITIS_LOOP_176_11" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln176_fu_120_p2" SOURCE="src/spmm_device_fpga.cpp:176" VARIABLE="icmp_ln176" MODULE="au_merge_Pipeline_VITIS_LOOP_176_1" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_126_p2" SOURCE="src/spmm_device_fpga.cpp:176" VARIABLE="add_ln176" MODULE="au_merge_Pipeline_VITIS_LOOP_176_1" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U121" SOURCE="src/spmm_device_fpga.cpp:177" VARIABLE="add_i9" MODULE="au_merge_Pipeline_VITIS_LOOP_176_1" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U122" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="add4_i" MODULE="au_merge_Pipeline_VITIS_LOOP_176_1" LOOP="VITIS_LOOP_176_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln157_fu_101_p2" SOURCE="src/spmm_device_fpga.cpp:157" VARIABLE="icmp_ln157" MODULE="au_merge_Pipeline_VITIS_LOOP_157_1" LOOP="VITIS_LOOP_157_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_107_p2" SOURCE="src/spmm_device_fpga.cpp:157" VARIABLE="add_ln157" MODULE="au_merge_Pipeline_VITIS_LOOP_157_1" LOOP="VITIS_LOOP_157_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U128" SOURCE="src/spmm_device_fpga.cpp:158" VARIABLE="add_i" MODULE="au_merge_Pipeline_VITIS_LOOP_157_1" LOOP="VITIS_LOOP_157_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U129" SOURCE="src/spmm_device_fpga.cpp:158" VARIABLE="add2_i" MODULE="au_merge_Pipeline_VITIS_LOOP_157_1" LOOP="VITIS_LOOP_157_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln193_fu_182_p2" SOURCE="src/spmm_device_fpga.cpp:193" VARIABLE="icmp_ln193" MODULE="au_merge" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_fu_188_p2" SOURCE="src/spmm_device_fpga.cpp:193" VARIABLE="and_ln193" MODULE="au_merge" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln193_1_fu_194_p2" SOURCE="src/spmm_device_fpga.cpp:193" VARIABLE="icmp_ln193_1" MODULE="au_merge" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln196_fu_200_p2" SOURCE="src/spmm_device_fpga.cpp:196" VARIABLE="icmp_ln196" MODULE="au_merge" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln196_fu_206_p2" SOURCE="src/spmm_device_fpga.cpp:196" VARIABLE="and_ln196" MODULE="au_merge" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln197_fu_212_p2" SOURCE="src/spmm_device_fpga.cpp:197" VARIABLE="icmp_ln197" MODULE="au_merge" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="grp_fu_176_p2" SOURCE="src/spmm_device_fpga.cpp:199" VARIABLE="icmp_ln199" MODULE="au_merge" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="grp_fu_176_p2" SOURCE="src/spmm_device_fpga.cpp:194" VARIABLE="icmp_ln194" MODULE="au_merge" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="streamA_fifo_U" SOURCE="src/spmm_device_fpga.cpp:249" VARIABLE="streamA" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="streamB_fifo_U" SOURCE="src/spmm_device_fpga.cpp:249" VARIABLE="streamB" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:218" VARIABLE="Dbuf" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:252" VARIABLE="AU0" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU1_U" SOURCE="src/spmm_device_fpga.cpp:252" VARIABLE="AU1" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln263_fu_506_p2" SOURCE="src/spmm_device_fpga.cpp:263" VARIABLE="icmp_ln263" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_512_p2" SOURCE="src/spmm_device_fpga.cpp:263" VARIABLE="add_ln263" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln266_fu_528_p3" SOURCE="src/spmm_device_fpga.cpp:266" VARIABLE="select_ln266" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln266_1_fu_535_p3" SOURCE="src/spmm_device_fpga.cpp:266" VARIABLE="select_ln266_1" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln266_2_fu_547_p3" SOURCE="src/spmm_device_fpga.cpp:266" VARIABLE="select_ln266_2" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln267_fu_562_p2" SOURCE="src/spmm_device_fpga.cpp:267" VARIABLE="icmp_ln267" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln267_fu_568_p3" SOURCE="src/spmm_device_fpga.cpp:267" VARIABLE="select_ln267" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln267_1_fu_574_p3" SOURCE="src/spmm_device_fpga.cpp:267" VARIABLE="select_ln267_1" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln267_2_fu_586_p3" SOURCE="src/spmm_device_fpga.cpp:267" VARIABLE="select_ln267_2" MODULE="pu_kernel" LOOP="VITIS_LOOP_263_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_0_fifo_U" SOURCE="" VARIABLE="s_0" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_fifo_U" SOURCE="" VARIABLE="s_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_2_fifo_U" SOURCE="" VARIABLE="s_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_3_fifo_U" SOURCE="" VARIABLE="s_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln323_fu_284_p2" SOURCE="src/spmm_device_fpga.cpp:323" VARIABLE="icmp_ln323" MODULE="spmm_hls" LOOP="VITIS_LOOP_323_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_289_p2" SOURCE="src/spmm_device_fpga.cpp:323" VARIABLE="i_3" MODULE="spmm_hls" LOOP="VITIS_LOOP_323_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem2_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem3_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem3" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem4_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem5_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem5" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem6_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem6" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
