// Seed: 260194942
module module_0;
  assign id_1 = 1'h0 == id_1;
endmodule
module module_1 (
    input logic id_0,
    output supply1 id_1,
    output uwire id_2,
    output wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    output logic id_6,
    input supply0 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input wor id_14,
    input wand id_15,
    output supply1 id_16,
    input uwire id_17,
    output wor id_18
);
  initial begin : LABEL_0
    id_3 = 1;
    id_6 = #(id_0) 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
