{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741464534402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741464534408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 22:08:54 2025 " "Processing started: Sat Mar 08 22:08:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741464534408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741464534408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counterHw -c counterHw " "Command: quartus_map --read_settings_files=on --write_settings_files=off counterHw -c counterHw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741464534408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741464534686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741464534686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHw-counterHw_ARCH " "Found design unit 1: counterHw-counterHw_ARCH" {  } { { "counterHw.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/counterHw.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541393 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHw " "Found entity 1: counterHw" {  } { { "counterHw.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/counterHw.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741464541393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextosevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hextosevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexToSevenSegment-hexToSevenSegment_arch " "Found design unit 1: hexToSevenSegment-hexToSevenSegment_arch" {  } { { "hexToSevenSegment.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/hexToSevenSegment.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541394 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexToSevenSegment " "Found entity 1: hexToSevenSegment" {  } { { "hexToSevenSegment.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/hexToSevenSegment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741464541394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_2ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_2ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_2ff-sync_2ff_ARCH " "Found design unit 1: sync_2ff-sync_2ff_ARCH" {  } { { "sync_2ff.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/sync_2ff.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541395 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_2ff " "Found entity 1: sync_2ff" {  } { { "sync_2ff.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/sync_2ff.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741464541395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg37bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg37bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg37Bit-reg37Bit_ARCH " "Found design unit 1: reg37Bit-reg37Bit_ARCH" {  } { { "reg37Bit.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/reg37Bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541396 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg37Bit " "Found entity 1: reg37Bit" {  } { { "reg37Bit.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/reg37Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741464541396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counterhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counterhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_counterHw-behavioral " "Found design unit 1: tb_counterHw-behavioral" {  } { { "tb_counterHw.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/tb_counterHw.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541398 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_counterHw " "Found entity 1: tb_counterHw" {  } { { "tb_counterHw.vhd" "" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/tb_counterHw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741464541398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741464541398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counterHw " "Elaborating entity \"counterHw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741464541428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_2ff sync_2ff:rst_sync " "Elaborating entity \"sync_2ff\" for hierarchy \"sync_2ff:rst_sync\"" {  } { { "counterHw.vhd" "rst_sync" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/counterHw.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741464541435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg37Bit reg37Bit:reg_inst " "Elaborating entity \"reg37Bit\" for hierarchy \"reg37Bit:reg_inst\"" {  } { { "counterHw.vhd" "reg_inst" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/counterHw.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741464541436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexToSevenSegment hexToSevenSegment:hex2_inst " "Elaborating entity \"hexToSevenSegment\" for hierarchy \"hexToSevenSegment:hex2_inst\"" {  } { { "counterHw.vhd" "hex2_inst" { Text "E:/\[CMPS301\] Computer Architecture/Lab Requirements/Lab #4/Lab_04 Folder/counterHw.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741464541438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741464542810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741464543117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741464543117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741464543174 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741464543174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741464543174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741464543174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741464543180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 22:09:03 2025 " "Processing ended: Sat Mar 08 22:09:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741464543180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741464543180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741464543180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741464543180 ""}
