###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID en4192789rl)
#  Generated on:      Sat Mar 30 17:33:32 2024
#  Design:            adder16
#  Command:           report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

-------------------------------------------------------------------------
Skew Group            Sources    Constrained Sinks    Unconstrained Sinks
-------------------------------------------------------------------------
adder16_clk/common       1              17                     0
-------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew    Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delayCorner_slow:setup.early    adder16_clk/common        -         10.3      17.5      16.0         1.8        ignored                  -         7.2               -
delayCorner_slow:setup.late     adder16_clk/common    none          11.7      20.2      18.5         2.1        auto computed        28.5          8.5     100% {11.7, 20.2}
delayCorner_fast:hold.early     adder16_clk/common        -         10.3      17.5      16.0         1.8        ignored                  -         7.2               -
delayCorner_fast:hold.late      adder16_clk/common        -         11.7      20.2      18.5         2.1        ignored                  -         8.5               -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

------------------------------------------------------------------------------------------
Timing Corner                   Skew Group            Min ID    PathID    Max ID    PathID
------------------------------------------------------------------------------------------
delayCorner_slow:setup.early    adder16_clk/common     10.3       1        17.5       2
-    min out_ready_reg/CLK
-    max Z_reg_10_0/CLK
delayCorner_slow:setup.late     adder16_clk/common     11.7       3        20.2       4
-    min out_ready_reg/CLK
-    max Z_reg_10_0/CLK
delayCorner_fast:hold.early     adder16_clk/common     10.3       5        17.5       6
-    min out_ready_reg/CLK
-    max Z_reg_10_0/CLK
delayCorner_fast:hold.late      adder16_clk/common     11.7       7        20.2       8
-    min out_ready_reg/CLK
-    max Z_reg_10_0/CLK
------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, min clock_path:
======================================================================

PathID    :  1
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 10.3

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    28.7  9.813  (0.144,88.704)   -           17    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   10.3   10.3    48.8  -      (64.584,66.780)   86.364   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, max clock_path:
======================================================================

PathID    :  2
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_12_0/CLK
Delay     : 17.5

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    28.7  9.813  (0.144,88.704)   -           17    
Z_reg_12_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   17.5   17.5    51.8  -      (26.424,21.420)   93.564   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, min clock_path:
=====================================================================

PathID    :  3
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 11.7

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    32.7  9.813  (0.144,88.704)   -           17    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   11.7   11.7    56.0  -      (64.584,66.780)   86.364   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, max clock_path:
=====================================================================

PathID    :  4
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_11_0/CLK
Delay     : 20.2

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    32.7  9.813  (0.144,88.704)   -           17    
Z_reg_11_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   20.2   20.2    59.4  -      (27.072,20.772)   94.860   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, min clock_path:
=====================================================================

PathID    :  5
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 10.3

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    28.7  9.813  (0.144,88.704)   -           17    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   10.3   10.3    48.8  -      (64.584,66.780)   86.364   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, max clock_path:
=====================================================================

PathID    :  6
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_12_0/CLK
Delay     : 17.5

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    28.7  9.813  (0.144,88.704)   -           17    
Z_reg_12_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   17.5   17.5    51.8  -      (26.424,21.420)   93.564   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, min clock_path:
====================================================================

PathID    :  7
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 11.7

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    32.7  9.813  (0.144,88.704)   -           17    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   11.7   11.7    56.0  -      (64.584,66.780)   86.364   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, max clock_path:
====================================================================

PathID    :  8
Path type : skew group adder16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_11_0/CLK
Delay     : 20.2

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    32.7  9.813  (0.144,88.704)   -           17    
Z_reg_11_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   20.2   20.2    59.4  -      (27.072,20.772)   94.860   -       
--------------------------------------------------------------------------------------------------------

