# compile vhdl design source files
vhdl xil_defaultlib  "../../../MAIN PROJECT.srcs/sources_1/new/REGOUT.vhd"
vhdl xil_defaultlib  "../../../MAIN PROJECT.srcs/sources_1/new/NBitLongDivision.vhd"
vhdl xil_defaultlib  "../../../MAIN PROJECT.srcs/sim_1/new/TopLevel_LongDivision_TB.vhd"

# Do not sort compile order
nosort
