#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb  7 00:58:17 2022
# Process ID: 14588
# Current directory: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.runs/synth_1/ALU.vds
# Journal file: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/bakuboys101/desktop/jr_year_spring/ece_1195/lab_2/lab_2.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Arith_Unit'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top ALU -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 369.770 ; gain = 102.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:16]
INFO: [Synth 8-3491] module 'LogicalUnit' declared at 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/LogicalUnit.vhd:4' bound to instance 'U1' of component 'LogicalUnit' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:69]
INFO: [Synth 8-638] synthesizing module 'LogicalUnit' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/LogicalUnit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'LogicalUnit' (1#1) [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/LogicalUnit.vhd:13]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Arith_Unit' declared at 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:9' bound to instance 'U2' of component 'Arith_Unit' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Arith_Unit' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:27]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Arith_Unit' (2#1) [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:27]
INFO: [Synth 8-3491] module 'ComparatorUnit' declared at 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ComparatorUnit.vhd:5' bound to instance 'U3' of component 'ComparatorUnit' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:86]
INFO: [Synth 8-638] synthesizing module 'ComparatorUnit' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ComparatorUnit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ComparatorUnit' (3#1) [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ComparatorUnit.vhd:16]
INFO: [Synth 8-3491] module 'ShifterUnit' declared at 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ShifterUnit.vhd:4' bound to instance 'U4' of component 'ShifterUnit' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ShifterUnit' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ShifterUnit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ShifterUnit' (4#1) [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ShifterUnit.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 425.254 ; gain = 158.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 425.254 ; gain = 158.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 425.254 ; gain = 158.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/constrs_1/imports/ECE_1195/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 778.051 ; gain = 1.383
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.051 ; gain = 511.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.051 ; gain = 511.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.051 ; gain = 511.031
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/LogicalUnit.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.051 ; gain = 511.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module LogicalUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Arith_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ComparatorUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ShifterUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[31]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[30]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[29]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[28]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[27]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[26]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[25]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[24]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[23]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[22]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[21]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[20]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[19]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[18]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[17]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[16]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[1]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (U1/R_reg[0]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 778.051 ; gain = 511.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 779.664 ; gain = 512.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 779.961 ; gain = 512.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 799.402 ; gain = 532.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.402 ; gain = 532.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.402 ; gain = 532.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.402 ; gain = 532.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.402 ; gain = 532.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.402 ; gain = 532.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.402 ; gain = 532.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT2   |     5|
|3     |LUT3   |    90|
|4     |LUT4   |    11|
|5     |LUT5   |    44|
|6     |LUT6   |   195|
|7     |IBUF   |    73|
|8     |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   461|
|2     |  U2     |Arith_Unit |    41|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.402 ; gain = 532.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 799.402 ; gain = 179.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.402 ; gain = 532.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 42 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 804.184 ; gain = 545.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  7 00:58:36 2022...
