0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sim_1/new/order_matching_engine_tb.v,1727261627,verilog,,,,order_matching_engine_tb,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sim_1/new/testbench.v,1727528790,verilog,,,,testbench,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/fifo.v,1727536109,verilog,,C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v,,fifo,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v,1727451630,verilog,,C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/top_module.v,,match_engine,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/order_buffer.v,1727261095,verilog,,C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/order_matching_engine.v,,order_buffer,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/order_matching_engine.v,1727261099,verilog,,C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sim_1/new/order_matching_engine_tb.v,,order_matching_engine,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/top_module.v,1727451364,verilog,,C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v,,top_module,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v,1727451615,verilog,,C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_tx.v,1727451537,verilog,,C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sim_1/new/testbench.v,,uart_tx,,,,,,,,
