#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: QA3JPRE
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue Jul  2 22:45:29 2024
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/longxindaima/test2/source/top.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue Jul  2 22:45:39 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/top.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/top.v
I: Verilog-0002: [F:/longxindaima/test2/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/div.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/div.v
I: Verilog-0002: [F:/longxindaima/test2/source/div.v(line number: 1)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/div.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/AN9238.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/AN9238.v
I: Verilog-0002: [F:/longxindaima/test2/source/AN9238.v(line number: 29)] Analyzing module an9238_sample (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/AN9238.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/SPI_slave_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/SPI_slave_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/SPI_slave_module.v(line number: 23)] Analyzing module SPI_slave_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/SPI_slave_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/detect_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/detect_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/detect_module.v(line number: 23)] Analyzing module detect_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/detect_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/mux2_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/mux2_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/mux2_module.v(line number: 23)] Analyzing module mux2_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/mux2_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/cymometer_direct.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/cymometer_direct.v
I: Verilog-0002: [F:/longxindaima/test2/source/cymometer_direct.v(line number: 2)] Analyzing module cymometer_direct (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/cymometer_direct.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/MyFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/MyFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/source/MyFIFO.v(line number: 1)] Analyzing module MyFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/MyFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/source/fifo_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/source/fifo_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 23)] Analyzing module fifo_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/source/fifo_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/ADC_get_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/ADC_get_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/ADC_get_module.v(line number: 23)] Analyzing module ADC_get_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/ADC_get_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/divFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/divFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/source/divFIFO.v(line number: 1)] Analyzing module divFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/divFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/88rev.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/88rev.v
I: Verilog-0002: [F:/longxindaima/test2/source/88rev.v(line number: 1)] Analyzing module rev88 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/88rev.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/FIFORST.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/FIFORST.v
I: Verilog-0002: [F:/longxindaima/test2/source/FIFORST.v(line number: 1)] Analyzing module FIFORST (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/FIFORST.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Analyzing module DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Analyzing module clk_wiz_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DRMFIFO (library work)
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v successfully.
 0.010294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (151.8%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/longxindaima/test2/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0003: [F:/longxindaima/test2/source/FIFORST.v(line number: 1)] Elaborating module FIFORST
I: Verilog-0003: [F:/longxindaima/test2/source/88rev.v(line number: 1)] Elaborating module rev88
I: Verilog-0003: [F:/longxindaima/test2/source/ADC_get_module.v(line number: 23)] Elaborating module ADC_get_module
I: Verilog-0003: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 23)] Elaborating module fifo_module
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Elaborating module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DRMFIFO
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 482)] Case condition never applies
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 678)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 680)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 680)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[4] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[5] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[6] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[7] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[22] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[23] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[24] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[25] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 112)] Net wr_byte_en in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 120)] Net rd_oce in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2019: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_full and signal bound to it for instantiated module DRMFIFO
W: Verilog-2019: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_empty and signal bound to it for instantiated module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/source/mux2_module.v(line number: 23)] Elaborating module mux2_module
W: Verilog-2021: [F:/longxindaima/test2/source/mux2_module.v(line number: 33)] Net sel in module mux2_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/source/div.v(line number: 1)] Elaborating module div
I: Verilog-0003: [F:/longxindaima/test2/source/divFIFO.v(line number: 1)] Elaborating module divFIFO
I: Verilog-0003: [F:/longxindaima/test2/source/cymometer_direct.v(line number: 2)] Elaborating module cymometer_direct
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 129)] Width mismatch between port fre and signal bound to it for instantiated module cymometer_direct
I: Verilog-0003: [F:/longxindaima/test2/source/AN9238.v(line number: 29)] Elaborating module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_data and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_buf_addr and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_buf_data and signal bound to it for instantiated module an9238_sample
I: Verilog-0003: [F:/longxindaima/test2/source/SPI_slave_module.v(line number: 23)] Elaborating module SPI_slave_module
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 158)] Width mismatch between port data_out and signal bound to it for instantiated module SPI_slave_module
I: Verilog-0003: [F:/longxindaima/test2/source/detect_module.v(line number: 23)] Elaborating module detect_module
W: Verilog-2021: [F:/longxindaima/test2/source/detect_module.v(line number: 33)] Net spi_sck_r0 in module detect_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/detect_module.v(line number: 33)] Net spi_sck_r1 in module detect_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Elaborating module clk_wiz_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 126)] Net clkfb in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 129)] Net pfden in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 130)] Net clkout0_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 131)] Net clkout0_2pad_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 132)] Net clkout1_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 133)] Net clkout2_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 134)] Net clkout3_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 135)] Net clkout4_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 136)] Net clkout5_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 137)] Net dyn_idiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 138)] Net dyn_odiv0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 139)] Net dyn_odiv1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 140)] Net dyn_odiv2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 141)] Net dyn_odiv3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 142)] Net dyn_odiv4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 143)] Net dyn_fdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 144)] Net dyn_duty0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 145)] Net dyn_duty1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 146)] Net dyn_duty2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 147)] Net dyn_duty3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 148)] Net dyn_duty4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 157)] Net icp_base in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 158)] Net icp_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 159)] Net lpfres_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 160)] Net cripple_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 161)] Net phase_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 162)] Net phase_dir in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 163)] Net phase_step_n in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 164)] Net load_phase in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 165)] Net dyn_mdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin adc_data_reve in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin LEDTEST in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin uart_tx in graph of sdm module top
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 27)] Net adc2_buf_wr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 28)] Net adc2_buf_addr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 29)] Net adc2_buf_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 36)] Net tx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 37)] Net tx_str in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 38)] Net tx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 39)] Net tx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 40)] Net tx_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 41)] Net rx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 42)] Net rx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 43)] Net rx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 44)] Net wait_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 45)] Net state in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 126)] Net data_fx_reg in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 127)] Net flag in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 157)] Net outdata in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 140)] Net adc_data in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.036920s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (84.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.007802s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Removed inst rstFlag that is redundant to fifo_rd_rst.
Executing : rtl-infer successfully.
 0.329660s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (99.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.008958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.055336s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.9%)
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N63 N85 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1

Executing : FSM inference successfully.
 0.018888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.7%)
Start sdm2adm.
I: Constant propagation done on N7_12 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N111 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N121 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
I: Constant propagation done on N151 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N131 (bmsREDXOR).
Executing : sdm2adm successfully.
 0.060414s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.5%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.328 sec
Current time: Tue Jul  2 22:45:41 2024
Action compile: Peak memory pool usage is 81,072,128 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jul  2 22:45:41 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 45)] Attribute PAP_IO_LOC value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 46)] Attribute PAP_IO_VCCIO value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 47)] Attribute PAP_IO_STANDARD value is same with the old value on port p:sys_clk. Repeat command is found.
C: UserConstraintEditor-2001: [F:/longxindaima/test2/source/test.fdc(line number: 25)] IO Direction INPUT is incorrect, change it to OUTPUT.
C: ConstraintEditor-2002: [F:/longxindaima/test2/source/test.fdc(line number: 107)] | Port cs_n_i has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [F:/longxindaima/test2/source/test.fdc(line number: 111)] | Port mosi_i has been placed at location G13, whose type is share pin.
Constraint check end.
Executing : get_pins {divadf/clk_out:Q[0]}
Executing : get_pins {divadf/clk_out:Q[0]} successfully.
Executing : create_clock -name {divadf/clk_out/Q[0]_Inferred} [get_pins {divadf/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {divadf/clk_out/Q[0]_Inferred} [get_pins {divadf/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports clk_fx
Executing : get_ports clk_fx successfully.
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {f_measure/gate:Q[0]}
Executing : get_pins {f_measure/gate:Q[0]} successfully.
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins fifo/N29:Z
Executing : get_pins fifo/N29:Z successfully.
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins csget/N7:Z
Executing : get_pins csget/N7:Z successfully.
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred successfully.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'rev88'. The design is empty.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  ad9226_sample_m2/state[2] ad9226_sample_m2/state[1] ad9226_sample_m2/state[0]
I: to  ad9226_sample_m2/state_2 ad9226_sample_m2/state_1 ad9226_sample_m2/state_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 0.059476s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.8%)
Start mod-gen.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rd_water_level[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/wait_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_buf_wr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_narrow[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_offset[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_reve[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/sample_cnt[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/clk_out' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/rd_out_vld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/rx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/spi_mosi_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/tx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/cnt_rxbit[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r0 that is redundant to csget/spi_cs_r0
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r1 that is redundant to csget/spi_cs_r1
W: Register f_measure/fre[0] is reduced to constant 0.
I: Constant propagation done on adget/N16_bc0 (bmsREDAND).
I: Constant propagation done on adget/N16_sum0 (bmsREDXOR).
I: Constant propagation done on adget/N16_ab0 (bmsREDAND).
I: Constant propagation done on adget/N16_ab1 (bmsREDAND).
I: Constant propagation done on adget/N16_bc1 (bmsREDAND).
I: Constant propagation done on adget/N16_sum2 (bmsREDXOR).
I: Constant propagation done on adget/N16_ac0 (bmsREDAND).
I: Constant propagation done on adget/N16_sum1 (bmsREDXOR).
Executing : mod-gen successfully.
 0.107581s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.7%)
Start logic-optimization.
Executing : logic-optimization successfully.
 0.103774s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.4%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'f_measure/cnt_fx[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.016824s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.248329s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (100.7%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.049780s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.2%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000093s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.035614s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.7%)

Cell Usage:
GTP_DFF_C                   355 uses
GTP_DFF_CE                   31 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     9 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    2 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                      9 uses
GTP_LUT2                      8 uses
GTP_LUT3                     35 uses
GTP_LUT4                     26 uses
GTP_LUT5                    114 uses
GTP_LUT5CARRY               156 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  8 uses
GTP_MUX2LUT7                  4 uses
GTP_MUX2LUT8                  2 uses
GTP_PLL_E1                    1 use

I/O ports: 23
GTP_INBUF                  13 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 364 of 17536 (2.08%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 364
Total Registers: 396 of 26304 (1.51%)
Total Latches: 1

DRM18K:
Total DRM18K = 2.0 of 48 (4.17%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 23 of 240 (9.58%)


Number of unique control sets : 16
  CLK(clk_200m), CE(nt_rst)                        : 1
  CLK(fifo.empty_pos_edge), C(fifo.N45)            : 1
  CLK(fifo.empty_pos_edge), C(~nt_rst)             : 1
  CLK(clk_200m), CP(~locked)                       : 6
      CLK(clk_200m), C(~locked)                    : 4
      CLK(clk_200m), P(~locked)                    : 2
  CLK(rd_en), C(~nt_rst)                           : 9
  CLK(nt_clk_fx), C(~locked)                       : 31
  CLK(~f_measure.gate), C(~locked)                 : 31
  CLK(clk_50m), C(~locked)                         : 33
  CLK(nt_sys_clk), C(~locked)                      : 33
  CLK(nt_test), CP(~nt_rst)                        : 48
      CLK(nt_test), C(~nt_rst)                     : 44
      CLK(nt_test), P(~nt_rst)                     : 4
  CLK(rd_en), CP(~locked)                          : 75
      CLK(rd_en), C(~locked)                       : 74
      CLK(rd_en), P(~locked)                       : 1
  CLK(clk_200m), CP(~nt_rst)                       : 96
      CLK(clk_200m), C(~nt_rst)                    : 94
      CLK(clk_200m), P(~nt_rst)                    : 2
  CLK(clk_200m), C(~locked), CE(spi_slave.add_cnt_txbit)       : 8
  CLK(clk_200m), C(~nt_rst), CE(~fifo.rd_empty)    : 10
  CLK(nt_test), C(~nt_rst), CE(~fifo.wr_full)      : 13
  G(~nt_rst), C(fifo.N45)                          : 1


Number of DFF:CE Signals : 4
  nt_rst(from GTP_INBUF:O)                         : 1
  spi_slave.add_cnt_txbit(from GTP_LUT3:Z)         : 8
  ~fifo.rd_empty(from GTP_INV:Z)                   : 10
  ~fifo.wr_full(from GTP_INV:Z)                    : 13

Number of DFF:CLK Signals : 8
  fifo.empty_pos_edge(from GTP_LUT2:Z)             : 2
  nt_clk_fx(from GTP_INBUF:O)                      : 31
  ~f_measure.gate(from GTP_INV:Z)                  : 31
  clk_50m(from GTP_PLL_E1:CLKOUT1)                 : 33
  nt_sys_clk(from GTP_INBUF:O)                     : 33
  nt_test(from GTP_DFF_C:Q)                        : 61
  rd_en(from GTP_LUT2:Z)                           : 84
  clk_200m(from GTP_PLL_E1:CLKOUT0)                : 121

Number of DFF:CP Signals : 3
  fifo.N45(from GTP_LUT3:Z)                        : 1
  ~nt_rst(from GTP_INV:Z)                          : 177
  ~locked(from GTP_INV:Z)                          : 217

Number of DLATCH:CP Signals : 1
  fifo.N45(from GTP_LUT3:Z)                        : 1

Number of DLATCH:G Signals : 1
  ~nt_rst(from GTP_INV:Z)                          : 1

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I1->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_1/I1' to: 'f_measure/N14_1/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/CIN' to: 'f_measure/N14_2/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/CIN' to: 'f_measure/N14_3/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/CIN' to: 'f_measure/N14_4/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/CIN' to: 'f_measure/N14_5/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/CIN' to: 'f_measure/N14_6/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/CIN' to: 'f_measure/N14_7/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/CIN' to: 'f_measure/N14_8/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/CIN' to: 'f_measure/N14_9/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/CIN' to: 'f_measure/N14_10/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/CIN' to: 'f_measure/N14_11/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/CIN' to: 'f_measure/N14_12/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/CIN' to: 'f_measure/N14_13/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/CIN' to: 'f_measure/N14_14/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/CIN' to: 'f_measure/N14_15/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/CIN' to: 'f_measure/N14_16/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/CIN' to: 'f_measure/N14_17/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/CIN' to: 'f_measure/N14_18/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/CIN' to: 'f_measure/N14_19/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/CIN' to: 'f_measure/N14_20/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/CIN' to: 'f_measure/N14_21/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_22/CIN' to: 'f_measure/N14_22/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_23/CIN' to: 'f_measure/N14_23/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_24/CIN' to: 'f_measure/N14_24/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_25/CIN' to: 'f_measure/N14_25/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_26/CIN' to: 'f_measure/N14_26/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_27/CIN' to: 'f_measure/N14_27/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_28/CIN' to: 'f_measure/N14_28/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_29/CIN' to: 'f_measure/N14_29/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_30/CIN' to: 'f_measure/N14_30/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_31/CIN' to: 'f_measure/N14_31/COUT'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_31/CIN' to: 'f_measure/N14_31/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_30/CIN' to: 'f_measure/N14_30/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_29/CIN' to: 'f_measure/N14_29/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_28/CIN' to: 'f_measure/N14_28/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_27/CIN' to: 'f_measure/N14_27/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_26/CIN' to: 'f_measure/N14_26/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_25/CIN' to: 'f_measure/N14_25/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_24/CIN' to: 'f_measure/N14_24/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_23/CIN' to: 'f_measure/N14_23/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_22/CIN' to: 'f_measure/N14_22/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/CIN' to: 'f_measure/N14_21/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/CIN' to: 'f_measure/N14_20/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/CIN' to: 'f_measure/N14_19/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/CIN' to: 'f_measure/N14_18/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/CIN' to: 'f_measure/N14_17/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/CIN' to: 'f_measure/N14_16/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/CIN' to: 'f_measure/N14_15/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/CIN' to: 'f_measure/N14_14/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/CIN' to: 'f_measure/N14_13/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/CIN' to: 'f_measure/N14_12/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/CIN' to: 'f_measure/N14_11/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/CIN' to: 'f_measure/N14_10/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/CIN' to: 'f_measure/N14_9/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/CIN' to: 'f_measure/N14_8/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/CIN' to: 'f_measure/N14_7/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/CIN' to: 'f_measure/N14_6/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/CIN' to: 'f_measure/N14_5/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/CIN' to: 'f_measure/N14_4/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/CIN' to: 'f_measure/N14_3/Z'
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_1/I1' to: 'f_measure/N14_1/Z'
C: STA-3003: The timing arc 'I1->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/I1' to: 'f_measure/N14_2/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_2/COUT from different propagation path.
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/I1' to: 'f_measure/N14_2/Z'
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/I3' to: 'f_measure/N14_3/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/I3' to: 'f_measure/N14_3/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/I3' to: 'f_measure/N14_4/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/I3' to: 'f_measure/N14_4/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/I3' to: 'f_measure/N14_5/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/I3' to: 'f_measure/N14_5/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/I3' to: 'f_measure/N14_6/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/I3' to: 'f_measure/N14_6/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/I3' to: 'f_measure/N14_7/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/I3' to: 'f_measure/N14_7/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/I3' to: 'f_measure/N14_8/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/I3' to: 'f_measure/N14_8/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/I3' to: 'f_measure/N14_9/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/I3' to: 'f_measure/N14_9/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/I3' to: 'f_measure/N14_10/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/I3' to: 'f_measure/N14_10/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/I3' to: 'f_measure/N14_11/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/I3' to: 'f_measure/N14_11/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/I3' to: 'f_measure/N14_12/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/I3' to: 'f_measure/N14_12/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/I3' to: 'f_measure/N14_13/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/I3' to: 'f_measure/N14_13/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/I3' to: 'f_measure/N14_14/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/I3' to: 'f_measure/N14_14/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/I3' to: 'f_measure/N14_15/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/I3' to: 'f_measure/N14_15/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/I3' to: 'f_measure/N14_16/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/I3' to: 'f_measure/N14_16/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/I3' to: 'f_measure/N14_17/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/I3' to: 'f_measure/N14_17/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/I3' to: 'f_measure/N14_18/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/I3' to: 'f_measure/N14_18/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/I3' to: 'f_measure/N14_19/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_23/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_23/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_24/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_24/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_25/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_25/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_26/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_26/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_27/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_27/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_28/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_28/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_29/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_29/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_30/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_30/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_31/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_31/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_2/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/Z from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                63           3  {divadf/clk_out/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                33           1  {sys_clk}
 clk_fx_Inferred          1000.000     {0 500}        Declared                31           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_0        asynchronous               sys_clk_Inferred                        
 Inferred_clock_group_1        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_2        asynchronous               f_measure/gate/Q[0]_Inferred            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     229.938 MHz       1000.000          4.349        995.651
 sys_clk_Inferred             1.000 MHz     224.115 MHz       1000.000          4.462        995.538
 clk_fx_Inferred              1.000 MHz     453.721 MHz       1000.000          2.204        997.796
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.651       0.000              0             91
 sys_clk_Inferred       sys_clk_Inferred           995.538       0.000              0             33
 clk_fx_Inferred        clk_fx_Inferred            997.796       0.000              0             31
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.550       0.000              0             91
 sys_clk_Inferred       sys_clk_Inferred             0.990       0.000              0             33
 clk_fx_Inferred        clk_fx_Inferred              0.990       0.000              0             31
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      499.102       0.000              0             63
 sys_clk_Inferred                                  499.279       0.000              0             33
 clk_fx_Inferred                                   499.279       0.000              0             31
 f_measure/gate/Q[0]_Inferred                      499.380       0.000              0             31
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.888
  Launch Clock Delay      :  0.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888       0.888         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.213 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.993         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.175 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.616         fifo/_N433       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.802 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.802         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N128
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.834 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.834         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.866 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.866         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N130
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.898 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.898         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.930 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.930         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N132
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.962 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.962         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.994 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.994         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N134
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.026 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.026         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.058 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.058         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N136
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.090 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.090         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.122 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.122         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N138
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.338 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.849         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/I2 (GTP_LUT3)
                                   td                    0.174       4.023 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       4.393         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/I2 (GTP_LUT5CARRY)
                                   td                    0.228       4.621 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.991         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/I4 (GTP_LUT5)
                                   td                    0.164       5.155 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.155         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   5.155         Logic Levels: 16 
                                                                                   Logic: 1.795ns(42.067%), Route: 2.472ns(57.933%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888    1000.888         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.888                          
 clock uncertainty                                      -0.050    1000.838                          

 Setup time                                             -0.032    1000.806                          

 Data required time                                               1000.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.806                          
 Data arrival time                                                  -5.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.651                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.888
  Launch Clock Delay      :  0.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888       0.888         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.213 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.993         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.175 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.616         fifo/_N433       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.802 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.802         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N128
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.834 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.834         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.866 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.866         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N130
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.898 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.898         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.930 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.930         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N132
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.962 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.962         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.994 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.994         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N134
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.026 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.026         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.058 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.058         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N136
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.090 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.090         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.122 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.122         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N138
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.338 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.849         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/I0 (GTP_LUT5)
                                   td                    0.239       4.088 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.088         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   4.088         Logic Levels: 14 
                                                                                   Logic: 1.468ns(45.875%), Route: 1.732ns(54.125%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888    1000.888         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.888                          
 clock uncertainty                                      -0.050    1000.838                          

 Setup time                                             -0.017    1000.821                          

 Data required time                                               1000.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.821                          
 Data arrival time                                                  -4.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.733                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.888
  Launch Clock Delay      :  0.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888       0.888         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.213 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.993         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.175 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.616         fifo/_N433       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.802 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.802         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N128
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.834 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.834         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.866 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.866         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N130
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.898 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.898         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.930 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.930         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N132
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.962 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.962         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.994 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.994         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N134
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.026 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.026         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.058 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.058         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N136
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.090 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.090         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.122 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.122         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N138
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.154 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.154         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N139
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.370 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.881         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/I2 (GTP_LUT3)
                                   td                    0.164       4.045 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.045         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [12]
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   4.045         Logic Levels: 15 
                                                                                   Logic: 1.425ns(45.138%), Route: 1.732ns(54.862%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888    1000.888         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.888                          
 clock uncertainty                                      -0.050    1000.838                          

 Setup time                                             -0.032    1000.806                          

 Data required time                                               1000.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.806                          
 Data arrival time                                                  -4.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.761                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.298
  Launch Clock Delay      :  0.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888       0.888         nt_test          
                                                                           r       adget/data_reg[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.205 f       adget/data_reg[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.985         data_reg[0]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   1.985         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       1.298       1.298         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.298                          
 clock uncertainty                                       0.000       1.298                          

 Hold time                                               0.137       1.435                          

 Data required time                                                  1.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.435                          
 Data arrival time                                                  -1.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.298
  Launch Clock Delay      :  0.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888       0.888         nt_test          
                                                                           r       adget/data_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.205 f       adget/data_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.985         data_reg[2]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   1.985         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       1.298       1.298         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.298                          
 clock uncertainty                                       0.000       1.298                          

 Hold time                                               0.137       1.435                          

 Data required time                                                  1.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.435                          
 Data arrival time                                                  -1.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.298
  Launch Clock Delay      :  0.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       0.888       0.888         nt_test          
                                                                           r       adget/data_reg[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.205 f       adget/data_reg[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.985         data_reg[3]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)

 Data arrival time                                                   1.985         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       1.298       1.298         nt_test          
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.298                          
 clock uncertainty                                       0.000       1.298                          

 Hold time                                               0.137       1.435                          

 Data required time                                                  1.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.435                          
 Data arrival time                                                  -1.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[31]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N478     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N484     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N29      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N30      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N31      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N32      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N33      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N34      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N35      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N36      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N37      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N38      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N39      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N40      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N41      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N42      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N43      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N44      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N45      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N46      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N47      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N48      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N49      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N50      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N51      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N52      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N53      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N54      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N55      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N56      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N57      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.913 r       divadf/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.913         divadf/_N58      
                                                                                   divadf/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.945 r       divadf/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.945         divadf/_N59      
                                                                                   divadf/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.161 f       divadf/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.161         divadf/N43 [31]  
                                                                           f       divadf/cnt[31]/D (GTP_DFF_C)

 Data arrival time                                                   8.161         Logic Levels: 35 
                                                                                   Logic: 2.395ns(54.494%), Route: 2.000ns(45.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[31]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.538                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[30]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N478     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N484     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N29      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N30      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N31      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N32      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N33      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N34      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N35      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N36      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N37      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N38      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N39      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N40      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N41      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N42      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N43      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N44      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N45      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N46      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N47      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N48      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N49      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N50      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N51      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N52      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N53      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N54      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N55      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N56      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N57      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.913 r       divadf/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.913         divadf/_N58      
                                                                                   divadf/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.129 f       divadf/N7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.129         divadf/N43 [30]  
                                                                           f       divadf/cnt[30]/D (GTP_DFF_C)

 Data arrival time                                                   8.129         Logic Levels: 34 
                                                                                   Logic: 2.363ns(54.160%), Route: 2.000ns(45.840%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.570                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[29]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N478     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N484     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N29      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N30      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N31      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N32      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N33      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N34      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N35      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N36      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N37      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N38      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N39      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N40      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N41      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N42      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N43      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N44      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N45      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N46      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N47      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N48      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N49      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N50      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N51      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N52      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N53      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N54      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N55      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N56      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N57      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.097 f       divadf/N7_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.097         divadf/N43 [29]  
                                                                           f       divadf/cnt[29]/D (GTP_DFF_C)

 Data arrival time                                                   8.097         Logic Levels: 33 
                                                                                   Logic: 2.331ns(53.821%), Route: 2.000ns(46.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[1]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         divadf/cnt [0]   
                                                                                   divadf/N7_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       divadf/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         divadf/N43 [1]   
                                                                           r       divadf/cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         divadf/cnt [0]   
                                                                                   divadf/N7_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       divadf/N7_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         divadf/N43 [0]   
                                                                           r       divadf/cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[15]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[15]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[15]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         divadf/cnt [15]  
                                                                                   divadf/N7_16/I1 (GTP_LUT5CARRY)
                                   td                    0.351       4.875 f       divadf/N7_16/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.875         divadf/N43 [15]  
                                                                           f       divadf/cnt[15]/D (GTP_DFF_C)

 Data arrival time                                                   4.875         Logic Levels: 1  
                                                                                   Logic: 0.668ns(60.234%), Route: 0.441ns(39.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.076                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[30]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N95   
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N96   
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N97   
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N98   
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N99   
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N100  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N101  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N102  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N103  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N104  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N105  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N106  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N107  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N108  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N109  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N110  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N111  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N112  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N113  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N114  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N115  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N116  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N117  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N118  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N119  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N120  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N121  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N122  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.655 r       f_measure/N14_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         f_measure/_N123  
                                                                                   f_measure/N14_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.687 r       f_measure/N14_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.687         f_measure/_N124  
                                                                                   f_measure/N14_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.903 f       f_measure/N14_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.903         f_measure/N42 [30]
                                                                           f       f_measure/cnt_fx[30]/D (GTP_DFF_C)

 Data arrival time                                                   5.903         Logic Levels: 31 
                                                                                   Logic: 1.655ns(77.445%), Route: 0.482ns(22.555%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.796                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[29]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N95   
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N96   
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N97   
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N98   
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N99   
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N100  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N101  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N102  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N103  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N104  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N105  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N106  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N107  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N108  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N109  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N110  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N111  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N112  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N113  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N114  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N115  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N116  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N117  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N118  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N119  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N120  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N121  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N122  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.655 r       f_measure/N14_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         f_measure/_N123  
                                                                                   f_measure/N14_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.871 f       f_measure/N14_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.871         f_measure/N42 [29]
                                                                           f       f_measure/cnt_fx[29]/D (GTP_DFF_C)

 Data arrival time                                                   5.871         Logic Levels: 30 
                                                                                   Logic: 1.623ns(77.102%), Route: 0.482ns(22.898%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.828                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[28]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N95   
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N96   
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N97   
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N98   
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N99   
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N100  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N101  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N102  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N103  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N104  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N105  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N106  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N107  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N108  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N109  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N110  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N111  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N112  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N113  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N114  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N115  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N116  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N117  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N118  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N119  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N120  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N121  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N122  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.839 f       f_measure/N14_29/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.839         f_measure/N42 [28]
                                                                           f       f_measure/cnt_fx[28]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 29 
                                                                                   Logic: 1.591ns(76.749%), Route: 0.482ns(23.251%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.860                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[0]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       f_measure/N14_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         f_measure/N42 [0]
                                                                           r       f_measure/cnt_fx[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[1]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       f_measure/N14_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         f_measure/N42 [1]
                                                                           r       f_measure/cnt_fx[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[2]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[2]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         f_measure/cnt_fx [2]
                                                                                   f_measure/N14_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       4.805 f       f_measure/N14_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.805         f_measure/N42 [2]
                                                                           f       f_measure/cnt_fx[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.805         Logic Levels: 1  
                                                                                   Logic: 0.598ns(57.555%), Route: 0.441ns(42.445%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.006                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/CLK (GTP_DFF_C)
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/clk_out/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       1.388       5.471         nt_test          
                                                                                   adc_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.880 f       adc_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.880         adc_clk          
 adc_clk                                                                   f       adc_clk (port)   

 Data arrival time                                                   7.880         Logic Levels: 1  
                                                                                   Logic: 2.726ns(66.262%), Route: 1.388ns(33.738%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/CLK (GTP_DFF_C)
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/clk_out/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       1.388       5.471         nt_test          
                                                                                   adc_clk2_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.880 f       adc_clk2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.880         adc_clk2         
 adc_clk2                                                                  f       adc_clk2 (port)  

 Data arrival time                                                   7.880         Logic Levels: 1  
                                                                                   Logic: 2.726ns(66.262%), Route: 1.388ns(33.738%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/CLK (GTP_DFF_C)
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/clk_out/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=67)       1.388       5.471         nt_test          
                                                                                   test_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.880 f       test_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.880         test             
 test                                                                      f       test (port)      

 Data arrival time                                                   7.880         Logic Levels: 1  
                                                                                   Logic: 2.726ns(66.262%), Route: 1.388ns(33.738%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[6]                                            0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[6]     
                                                                                   adc_data1_ibuf[6]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[6]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[6]  
                                                                           r       adget/data_reg[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[10]                                           0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[10]    
                                                                                   adc_data1_ibuf[10]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[10]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[10] 
                                                                           r       adget/data_reg[6]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[9]                                            0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[9]     
                                                                                   adc_data1_ibuf[9]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[9]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[9]  
                                                                           r       adget/data_reg[5]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 4.000 sec
Action synthesize: CPU time elapsed is 3.125 sec
Current time: Tue Jul  2 22:45:44 2024
Action synthesize: Peak memory pool usage is 200,155,136 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jul  2 22:45:45 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/longxindaima/test2/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_fx in design, driver pin O(instance clk_fx_ibuf) -> load pin CLK(instance f_measure/cnt_fx[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT1(instance clk_wiz_0_inst/u_pll_e1) -> load pin CLK(instance f_measure/cnt_gate[0]).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance divadf/clk_out).
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT0(instance clk_wiz_0_inst/u_pll_e1) -> load pin CLK(instance csget/spi_cs_r0).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.109375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 396      | 26304         | 2                   
| LUT                   | 358      | 17536         | 3                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 2        | 48            | 5                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 23       | 240           | 10                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 4        | 20            | 20                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/longxindaima/test2/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.422 sec
Current time: Tue Jul  2 22:45:48 2024
Action dev_map: Peak memory pool usage is 172,601,344 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jul  2 22:45:48 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/longxindaima/test2/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/longxindaima/test2/device_map/top.pcf
Executing : def_port LEDTEST -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port LEDTEST -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port adc_clk -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port adc_clk -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port adc_clk2 -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port adc_clk2 -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port miso_o -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port miso_o -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port test -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port test -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data1[0]} -LOC T17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 13)] Object 'adc_data1[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[0]} -LOC T17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[1]} -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 14)] Object 'adc_data1[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[1]} -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[2]} -LOC U17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 15)] Object 'adc_data1[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[2]} -LOC U17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[3]} -LOC U18 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 16)] Object 'adc_data1[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[3]} -LOC U18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[4]} -LOC M13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[4]} -LOC M13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[5]} -LOC M14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[5]} -LOC M14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[6]} -LOC L14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[6]} -LOC L14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[7]} -LOC L15 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[7]} -LOC L15 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[8]} -LOC N18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[8]} -LOC N18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[9]} -LOC L18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[9]} -LOC L18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[10]} -LOC L17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[10]} -LOC L17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[11]} -LOC N16 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[11]} -LOC N16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[0]} -LOC R11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 25)] Object 'adc_data2[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[0]} -LOC R11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 26)] Object 'adc_data2[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 27)] Object 'adc_data2[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 28)] Object 'adc_data2[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[4]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 29)] Object 'adc_data2[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[4]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[5]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 30)] Object 'adc_data2[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[5]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[6]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 31)] Object 'adc_data2[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[6]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[7]} -LOC R15 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 32)] Object 'adc_data2[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[7]} -LOC R15 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[8]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 33)] Object 'adc_data2[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[8]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[9]} -LOC T16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 34)] Object 'adc_data2[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[9]} -LOC T16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[10]} -LOC R16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 35)] Object 'adc_data2[10]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[10]} -LOC R16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[11]} -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 36)] Object 'adc_data2[11]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[11]} -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port clk_fx -LOC J17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port clk_fx -LOC J17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port cs_n_i -LOC F14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/longxindaima/test2/device_map/top.pcf(line number: 38)] | Port cs_n_i has been placed at location F14, whose type is share pin.
Executing : def_port cs_n_i -LOC F14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port fifo_rst_n -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 39)] Object 'fifo_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port fifo_rst_n -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port mosi_i -LOC G13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 40)] Object 'mosi_i' is dangling, which has no connection. it will be ignored.
Executing : def_port mosi_i -LOC G13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC V12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst -LOC V12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port sclk_i -LOC F13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port sclk_i -LOC F13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/longxindaima/test2/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_wiz_0_inst/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_107.
Pre global placement takes 1.05 sec.
Run super clustering :
	Initial slack 991262.
	1 iterations finished.
	Final slack 991262.
Super clustering done.
Design Utilization : 3%.
Global placement takes 0.23 sec.
Wirelength after global placement is 3176.
Placed fixed group with base inst LEDTEST/opit_1 on IOL_7_253.
Placed fixed group with base inst adc_clk2_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst adc_clk_obuf/opit_1 on IOL_151_89.
Placed fixed group with base inst adc_data1_ibuf[4]/opit_1 on IOL_151_146.
Placed fixed group with base inst adc_data1_ibuf[5]/opit_1 on IOL_151_145.
Placed fixed group with base inst adc_data1_ibuf[6]/opit_1 on IOL_151_129.
Placed fixed group with base inst adc_data1_ibuf[7]/opit_1 on IOL_151_130.
Placed fixed group with base inst adc_data1_ibuf[8]/opit_1 on IOL_151_138.
Placed fixed group with base inst adc_data1_ibuf[9]/opit_1 on IOL_151_166.
Placed fixed group with base inst adc_data1_ibuf[10]/opit_1 on IOL_151_165.
Placed fixed group with base inst adc_data1_ibuf[11]/opit_1 on IOL_151_133.
Placed fixed group with base inst adc_data_reve[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst adc_data_reve[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst adc_data_reve[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst adc_data_reve[3]/opit_1 on IOL_151_101.
Placed fixed group with base inst clk_fx_ibuf/opit_1 on IOL_151_173.
Placed fixed instance clk_wiz_0_inst/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_104.
Placed fixed group with base inst cs_n_i_ibuf/opit_1 on IOL_151_242.
Placed fixed group with base inst miso_o_obuf/opit_1 on IOL_151_234.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst sclk_i_ibuf/opit_1 on IOL_151_241.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst test_obuf/opit_1 on IOL_151_253.
Placed fixed group with base inst uart_tx/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 4366.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack 991262.
	1 iterations finished.
	Final slack 991262.
Super clustering done.
Design Utilization : 3%.
Wirelength after post global placement is 4005.
Post global placement takes 0.22 sec.
Wirelength after legalization is 4159.
Legalization takes 0.05 sec.
Worst slack before Replication Place is 995434.
Wirelength after replication placement is 4159.
Legalized cost 995434.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 4159.
Timing-driven detailed placement takes 0.36 sec.
Placement done.
Total placement takes 2.02 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.69 sec.
Worst slack is 995729.
Processing design graph takes 0.11 sec.
Total memory for routing:
	47.147900 M.
Total nets for routing : 772.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 16 nets, it takes 0.03 sec.
Global routing takes 0.03 sec.
Total 810 subnets.
    forward max bucket size 111 , backward 194.
        Unrouted nets 544 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 212 , backward 194.
        Unrouted nets 446 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 92 , backward 62.
        Unrouted nets 414 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 100 , backward 90.
        Unrouted nets 335 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 103 , backward 86.
        Unrouted nets 285 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 101 , backward 194.
        Unrouted nets 226 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 93 , backward 150.
        Unrouted nets 150 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 95 , backward 110.
        Unrouted nets 94 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 98.
        Unrouted nets 83 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 122.
        Unrouted nets 67 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 38.
        Unrouted nets 39 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 108.
        Unrouted nets 21 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 59.
        Unrouted nets 15 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 62.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 25.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from f_measure/gate/opit_0_inv:Q to f_measure/fre[19]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from csget/N7/gateop:Z to fiforst/num[6]/opit_0_inv_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from divadf/clk_out/opit_0_inv:Q to fifo/full_first/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 0.38 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_98_180.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used srb routing arc is 5649.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.55 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 118      | 3274          | 4                   
|   FF                     | 262      | 19644         | 1                   
|   LUT                    | 257      | 13096         | 2                   
|   LUT-FF pairs           | 80       | 13096         | 1                   
| Use of CLMS              | 42       | 1110          | 4                   
|   FF                     | 134      | 6660          | 2                   
|   LUT                    | 122      | 4440          | 3                   
|   LUT-FF pairs           | 25       | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 2        | 48            | 4                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 23       | 240           | 10                  
|   IOBD                   | 10       | 120           | 8                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 13       | 114           | 11                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 23       | 240           | 10                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 4        | 20            | 20                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 8.000 sec
Action pnr: CPU time elapsed is 6.641 sec
Current time: Tue Jul  2 22:45:55 2024
Action pnr: Peak memory pool usage is 389,406,720 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:04s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jul  2 22:45:56 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'I01->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopAQ|devCLCQ_S|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cout'
C: STA-3003: The timing arc 'Cin->Y' of 'gopAQ|devCLCQ_S|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Y'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I01->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I11->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I11->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ_S|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ/Y from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'csget/spi_cs_r0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_A2Q20/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/opit_0_inv_L5Q/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue Jul  2 22:46:00 2024
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                57           3  {divadf/clk_out/opit_0_inv/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                17           1  {sys_clk}
 clk_fx_Inferred          1000.000     {0 500}        Declared                16           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_0        asynchronous               sys_clk_Inferred                        
 Inferred_clock_group_1        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_2        asynchronous               f_measure/gate/Q[0]_Inferred            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     184.877 MHz       1000.000          5.409        994.591
 sys_clk_Inferred             1.000 MHz     201.654 MHz       1000.000          4.959        995.041
 clk_fx_Inferred              1.000 MHz     403.551 MHz       1000.000          2.478        997.522
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   994.591       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred           995.041       0.000              0             81
 clk_fx_Inferred        clk_fx_Inferred            997.522       0.000              0             47
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                    -0.278      -0.777              6            145
 sys_clk_Inferred       sys_clk_Inferred             0.492       0.000              0             81
 clk_fx_Inferred        clk_fx_Inferred              0.492       0.000              0             47
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      498.848       0.000              0             57
 sys_clk_Inferred                                  499.491       0.000              0             17
 clk_fx_Inferred                                   499.289       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.380       0.000              0             31
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.736       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred           995.995       0.000              0             81
 clk_fx_Inferred        clk_fx_Inferred            997.933       0.000              0             47
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.001       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred             0.417       0.000              0             81
 clk_fx_Inferred        clk_fx_Inferred              0.417       0.000              0             47
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      499.426       0.000              0             57
 sys_clk_Inferred                                  499.657       0.000              0             17
 clk_fx_Inferred                                   499.655       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.649       0.000              0             31
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.882
  Launch Clock Delay      :  1.243
  Clock Pessimism Removal :  0.122

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.243       1.243         nt_test          
 CLMS_94_157/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_94_157/Q1                    tco                   0.261       1.504 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.579       2.083         wr_en            
 CLMA_90_165/Y0                    td                    0.282       2.365 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.432       2.797         fifo/_N433       
                                                         0.238       3.035 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.035         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_173/COUT                  td                    0.097       3.132 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.132         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
 CLMA_90_177/Y1                    td                    0.381       3.513 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.581       4.094         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMS_86_169/Y0                    td                    0.164       4.258 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.883       5.141         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_94_168/COUT                  td                    0.326       5.467 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.467         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_94_172/Y1                    td                    0.340       5.807 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.426       6.233         _N0              
 CLMA_94_164/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.233         Logic Levels: 6  
                                                                                   Logic: 2.089ns(41.864%), Route: 2.901ns(58.136%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_173/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.882    1000.882         nt_test          
 CLMA_94_164/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.122    1001.004                          
 clock uncertainty                                      -0.050    1000.954                          

 Setup time                                             -0.130    1000.824                          

 Data required time                                               1000.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.824                          
 Data arrival time                                                  -6.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.591                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L2
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.843
  Launch Clock Delay      :  1.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.243       1.243         nt_test          
 CLMS_94_157/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_94_157/Q1                    tco                   0.261       1.504 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.579       2.083         wr_en            
 CLMA_90_165/Y0                    td                    0.282       2.365 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.432       2.797         fifo/_N433       
                                                         0.238       3.035 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.035         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_173/COUT                  td                    0.097       3.132 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.132         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                         0.060       3.192 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.192         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
 CLMA_90_177/COUT                  td                    0.097       3.289 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.289         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
 CLMA_90_181/Y0                    td                    0.198       3.487 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.738       4.225         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [8]
 CLMA_90_172/D2                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.225         Logic Levels: 4  
                                                                                   Logic: 1.233ns(41.348%), Route: 1.749ns(58.652%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_173/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.843    1000.843         nt_test          
 CLMA_90_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.843                          
 clock uncertainty                                      -0.050    1000.793                          

 Setup time                                             -0.344    1000.449                          

 Data required time                                               1000.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.449                          
 Data arrival time                                                  -4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.224                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.946
  Launch Clock Delay      :  1.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.243       1.243         nt_test          
 CLMS_94_157/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_94_157/Q1                    tco                   0.261       1.504 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.579       2.083         wr_en            
 CLMA_90_165/Y0                    td                    0.282       2.365 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.432       2.797         fifo/_N433       
                                                         0.238       3.035 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.035         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_173/COUT                  td                    0.097       3.132 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.132         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                         0.060       3.192 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.192         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
 CLMA_90_177/COUT                  td                    0.097       3.289 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.289         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                         0.060       3.349 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.349         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
 CLMA_90_181/Y3                    td                    0.380       3.729 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.587       4.316         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_168/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.316         Logic Levels: 4  
                                                                                   Logic: 1.475ns(47.999%), Route: 1.598ns(52.001%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_173/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.946    1000.946         nt_test          
 CLMA_90_168/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.946                          
 clock uncertainty                                      -0.050    1000.896                          

 Setup time                                             -0.130    1000.766                          

 Data required time                                               1000.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.766                          
 Data arrival time                                                  -4.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.450                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.640
  Launch Clock Delay      :  0.329
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.329       0.329         nt_test          
 CLMA_126_164/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_126_164/Q1                   tco                   0.223       0.552 f       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.947       1.499         data_reg[0]      
 DRM_62_164/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   1.499         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.060%), Route: 0.947ns(80.940%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.640       1.640         nt_test          
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       1.640                          
 clock uncertainty                                       0.000       1.640                          

 Hold time                                               0.137       1.777                          

 Data required time                                                  1.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.777                          
 Data arrival time                                                  -1.499                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.278                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.797  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.640
  Launch Clock Delay      :  0.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.843       0.843         nt_test          
 CLMA_90_173/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_90_173/Q2                    tco                   0.223       1.066 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.563       1.629         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [2]
 DRM_62_164/ADA0[4]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   1.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.372%), Route: 0.563ns(71.628%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.640       1.640         nt_test          
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       1.640                          
 clock uncertainty                                       0.000       1.640                          

 Hold time                                               0.142       1.782                          

 Data required time                                                  1.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.782                          
 Data arrival time                                                  -1.629                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.153                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[1]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.640
  Launch Clock Delay      :  0.329
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.329       0.329         nt_test          
 CLMA_126_164/CLK                                                          r       adget/data_reg[1]/opit_0_inv/CLK

 CLMA_126_164/Q2                   tco                   0.223       0.552 f       adget/data_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        1.103       1.655         data_reg[1]      
 DRM_62_164/DA0[1]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   1.655         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.817%), Route: 1.103ns(83.183%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.640       1.640         nt_test          
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       1.640                          
 clock uncertainty                                       0.000       1.640                          

 Hold time                                               0.137       1.777                          

 Data required time                                                  1.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.777                          
 Data arrival time                                                  -1.655                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.122                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  4.363
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_196/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_196/Q1                   tco                   0.261       4.624 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.613       5.237         divadf/cnt [21]  
 CLMA_130_177/Y1                   td                    0.377       5.614 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.420       6.034         divadf/_N478     
 CLMA_130_181/Y0                   td                    0.164       6.198 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.746       6.944         divadf/_N484     
 CLMS_126_173/Y0                   td                    0.214       7.158 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.597       7.755         divadf/N41       
                                                         0.382       8.137 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.137         divadf/_N34      
 CLMA_130_176/COUT                 td                    0.097       8.234 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.234         divadf/_N36      
                                                         0.060       8.294 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.294         divadf/_N38      
 CLMA_130_180/COUT                 td                    0.097       8.391 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.391         divadf/_N40      
                                                         0.060       8.451 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.451         divadf/_N42      
 CLMA_130_188/COUT                 td                    0.097       8.548 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.548         divadf/_N44      
                                                         0.060       8.608 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.608         divadf/_N46      
 CLMA_130_192/COUT                 td                    0.097       8.705 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.705         divadf/_N48      
                                                         0.060       8.765 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.765         divadf/_N50      
 CLMA_130_196/COUT                 td                    0.097       8.862 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.862         divadf/_N52      
                                                         0.060       8.922 r       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.922         divadf/_N54      
 CLMA_130_200/COUT                 td                    0.097       9.019 r       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.019         divadf/_N56      
                                                         0.059       9.078 f       divadf/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.078         divadf/_N58      
                                                                           f       divadf/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.078         Logic Levels: 9  
                                                                                   Logic: 2.339ns(49.608%), Route: 2.376ns(50.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.531    1003.723         ntclkbufg_2      
 CLMA_130_204/CLK                                                          r       divadf/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.340                          
 clock uncertainty                                      -0.050    1004.290                          

 Setup time                                             -0.171    1004.119                          

 Data required time                                               1004.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.119                          
 Data arrival time                                                  -9.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.041                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  4.363
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_196/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_196/Q1                   tco                   0.261       4.624 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.613       5.237         divadf/cnt [21]  
 CLMA_130_177/Y1                   td                    0.377       5.614 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.420       6.034         divadf/_N478     
 CLMA_130_181/Y0                   td                    0.164       6.198 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.746       6.944         divadf/_N484     
 CLMS_126_173/Y0                   td                    0.214       7.158 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.597       7.755         divadf/N41       
                                                         0.382       8.137 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.137         divadf/_N34      
 CLMA_130_176/COUT                 td                    0.097       8.234 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.234         divadf/_N36      
                                                         0.060       8.294 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.294         divadf/_N38      
 CLMA_130_180/COUT                 td                    0.097       8.391 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.391         divadf/_N40      
                                                         0.060       8.451 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.451         divadf/_N42      
 CLMA_130_188/COUT                 td                    0.097       8.548 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.548         divadf/_N44      
                                                         0.060       8.608 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.608         divadf/_N46      
 CLMA_130_192/COUT                 td                    0.097       8.705 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.705         divadf/_N48      
                                                         0.060       8.765 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.765         divadf/_N50      
 CLMA_130_196/COUT                 td                    0.097       8.862 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.862         divadf/_N52      
                                                         0.060       8.922 r       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.922         divadf/_N54      
 CLMA_130_200/COUT                 td                    0.095       9.017 f       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.017         divadf/_N56      
 CLMA_130_204/CIN                                                          f       divadf/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.017         Logic Levels: 9  
                                                                                   Logic: 2.278ns(48.947%), Route: 2.376ns(51.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.531    1003.723         ntclkbufg_2      
 CLMA_130_204/CLK                                                          r       divadf/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.340                          
 clock uncertainty                                      -0.050    1004.290                          

 Setup time                                             -0.171    1004.119                          

 Data required time                                               1004.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.119                          
 Data arrival time                                                  -9.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.102                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.718
  Launch Clock Delay      :  4.363
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_196/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_196/Q1                   tco                   0.261       4.624 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.613       5.237         divadf/cnt [21]  
 CLMA_130_177/Y1                   td                    0.377       5.614 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.420       6.034         divadf/_N478     
 CLMA_130_181/Y0                   td                    0.164       6.198 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.746       6.944         divadf/_N484     
 CLMS_126_173/Y0                   td                    0.214       7.158 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.597       7.755         divadf/N41       
                                                         0.382       8.137 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.137         divadf/_N34      
 CLMA_130_176/COUT                 td                    0.097       8.234 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.234         divadf/_N36      
                                                         0.060       8.294 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.294         divadf/_N38      
 CLMA_130_180/COUT                 td                    0.097       8.391 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.391         divadf/_N40      
                                                         0.060       8.451 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.451         divadf/_N42      
 CLMA_130_188/COUT                 td                    0.097       8.548 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.548         divadf/_N44      
                                                         0.060       8.608 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.608         divadf/_N46      
 CLMA_130_192/COUT                 td                    0.097       8.705 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.705         divadf/_N48      
                                                         0.060       8.765 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.765         divadf/_N50      
 CLMA_130_196/COUT                 td                    0.097       8.862 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.862         divadf/_N52      
                                                         0.059       8.921 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.921         divadf/_N54      
                                                                           f       divadf/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.921         Logic Levels: 8  
                                                                                   Logic: 2.182ns(47.872%), Route: 2.376ns(52.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.526    1003.718         ntclkbufg_2      
 CLMA_130_200/CLK                                                          r       divadf/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.335                          
 clock uncertainty                                      -0.050    1004.285                          

 Setup time                                             -0.171    1004.114                          

 Data required time                                               1004.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.114                          
 Data arrival time                                                  -8.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.193                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.363
  Launch Clock Delay      :  3.713
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.521       3.713         ntclkbufg_2      
 CLMA_130_172/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_172/Q0                   tco                   0.223       3.936 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       4.080         divadf/cnt [0]   
 CLMA_130_172/A0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.080         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_172/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.713                          
 clock uncertainty                                       0.000       3.713                          

 Hold time                                              -0.125       3.588                          

 Data required time                                                  3.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.588                          
 Data arrival time                                                  -4.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.363
  Launch Clock Delay      :  3.713
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.521       3.713         ntclkbufg_2      
 CLMA_130_172/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_172/Q0                   tco                   0.223       3.936 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       4.080         divadf/cnt [0]   
 CLMA_130_172/B0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   4.080         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_172/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.713                          
 clock uncertainty                                       0.000       3.713                          

 Hold time                                              -0.127       3.586                          

 Data required time                                                  3.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.586                          
 Data arrival time                                                  -4.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[25]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[25]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.368
  Launch Clock Delay      :  3.718
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.526       3.718         ntclkbufg_2      
 CLMA_130_200/CLK                                                          r       divadf/cnt[25]/opit_0_inv_A2Q21/CLK

 CLMA_130_200/Q0                   tco                   0.223       3.941 f       divadf/cnt[25]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.144       4.085         divadf/cnt [24]  
 CLMA_130_200/A1                                                           f       divadf/cnt[25]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.085         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.804       4.368         ntclkbufg_2      
 CLMA_130_200/CLK                                                          r       divadf/cnt[25]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.718                          
 clock uncertainty                                       0.000       3.718                          

 Hold time                                              -0.166       3.552                          

 Data required time                                                  3.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.552                          
 Data arrival time                                                  -4.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.827       3.963         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q1                   tco                   0.261       4.224 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.443       4.667         f_measure/cnt_fx [1]
                                                         0.387       5.054 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.054         f_measure/_N96   
 CLMS_102_153/COUT                 td                    0.097       5.151 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.151         f_measure/_N98   
                                                         0.060       5.211 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.211         f_measure/_N100  
 CLMS_102_157/COUT                 td                    0.097       5.308 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.308         f_measure/_N102  
                                                         0.060       5.368 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.368         f_measure/_N104  
 CLMS_102_161/COUT                 td                    0.097       5.465 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.465         f_measure/_N106  
                                                         0.060       5.525 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.525         f_measure/_N108  
 CLMS_102_165/COUT                 td                    0.097       5.622 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.622         f_measure/_N110  
                                                         0.060       5.682 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.682         f_measure/_N112  
 CLMS_102_169/COUT                 td                    0.097       5.779 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.779         f_measure/_N114  
                                                         0.060       5.839 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.839         f_measure/_N116  
 CLMS_102_173/COUT                 td                    0.097       5.936 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.936         f_measure/_N118  
                                                         0.060       5.996 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.996         f_measure/_N120  
 CLMS_102_177/COUT                 td                    0.097       6.093 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.093         f_measure/_N122  
                                                         0.059       6.152 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.152         f_measure/_N124  
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin

 Data arrival time                                                   6.152         Logic Levels: 7  
                                                                                   Logic: 1.746ns(79.762%), Route: 0.443ns(20.238%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.514    1003.338         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.557    1003.895                          
 clock uncertainty                                      -0.050    1003.845                          

 Setup time                                             -0.171    1003.674                          

 Data required time                                               1003.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.674                          
 Data arrival time                                                  -6.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.522                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.827       3.963         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q1                   tco                   0.261       4.224 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.443       4.667         f_measure/cnt_fx [1]
                                                         0.387       5.054 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.054         f_measure/_N96   
 CLMS_102_153/COUT                 td                    0.097       5.151 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.151         f_measure/_N98   
                                                         0.060       5.211 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.211         f_measure/_N100  
 CLMS_102_157/COUT                 td                    0.097       5.308 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.308         f_measure/_N102  
                                                         0.060       5.368 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.368         f_measure/_N104  
 CLMS_102_161/COUT                 td                    0.097       5.465 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.465         f_measure/_N106  
                                                         0.060       5.525 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.525         f_measure/_N108  
 CLMS_102_165/COUT                 td                    0.097       5.622 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.622         f_measure/_N110  
                                                         0.060       5.682 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.682         f_measure/_N112  
 CLMS_102_169/COUT                 td                    0.097       5.779 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.779         f_measure/_N114  
                                                         0.060       5.839 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.839         f_measure/_N116  
 CLMS_102_173/COUT                 td                    0.097       5.936 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.936         f_measure/_N118  
                                                         0.060       5.996 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.996         f_measure/_N120  
 CLMS_102_177/COUT                 td                    0.095       6.091 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.091         f_measure/_N122  
 CLMS_102_181/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.091         Logic Levels: 7  
                                                                                   Logic: 1.685ns(79.182%), Route: 0.443ns(20.818%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.514    1003.338         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.895                          
 clock uncertainty                                      -0.050    1003.845                          

 Setup time                                             -0.171    1003.674                          

 Data required time                                               1003.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.674                          
 Data arrival time                                                  -6.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.583                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.827       3.963         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q1                   tco                   0.261       4.224 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.443       4.667         f_measure/cnt_fx [1]
                                                         0.387       5.054 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.054         f_measure/_N96   
 CLMS_102_153/COUT                 td                    0.097       5.151 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.151         f_measure/_N98   
                                                         0.060       5.211 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.211         f_measure/_N100  
 CLMS_102_157/COUT                 td                    0.097       5.308 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.308         f_measure/_N102  
                                                         0.060       5.368 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.368         f_measure/_N104  
 CLMS_102_161/COUT                 td                    0.097       5.465 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.465         f_measure/_N106  
                                                         0.060       5.525 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.525         f_measure/_N108  
 CLMS_102_165/COUT                 td                    0.097       5.622 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.622         f_measure/_N110  
                                                         0.060       5.682 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.682         f_measure/_N112  
 CLMS_102_169/COUT                 td                    0.097       5.779 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.779         f_measure/_N114  
                                                         0.060       5.839 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.839         f_measure/_N116  
 CLMS_102_173/COUT                 td                    0.097       5.936 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.936         f_measure/_N118  
                                                         0.059       5.995 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.995         f_measure/_N120  
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.995         Logic Levels: 6  
                                                                                   Logic: 1.589ns(78.199%), Route: 0.443ns(21.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.519    1003.343         ntclkbufg_0      
 CLMS_102_177/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.900                          
 clock uncertainty                                      -0.050    1003.850                          

 Setup time                                             -0.171    1003.679                          

 Data required time                                               1003.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.679                          
 Data arrival time                                                  -5.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.684                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.963
  Launch Clock Delay      :  3.373
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.549       3.373         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q0                   tco                   0.223       3.596 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.740         f_measure/cnt_fx [0]
 CLMS_102_153/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.740         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.827       3.963         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.373                          
 clock uncertainty                                       0.000       3.373                          

 Hold time                                              -0.125       3.248                          

 Data required time                                                  3.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.248                          
 Data arrival time                                                  -3.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.963
  Launch Clock Delay      :  3.373
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.549       3.373         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q0                   tco                   0.223       3.596 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.740         f_measure/cnt_fx [0]
 CLMS_102_153/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.740         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.827       3.963         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.373                          
 clock uncertainty                                       0.000       3.373                          

 Hold time                                              -0.127       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  -3.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/I1
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.928
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.514       3.338         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK

 CLMS_102_181/Q2                   tco                   0.223       3.561 f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.144       3.705         f_measure/cnt_fx [30]
 CLMS_102_181/C1                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/I1

 Data arrival time                                                   3.705         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.792       3.928         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.590       3.338                          
 clock uncertainty                                       0.000       3.338                          

 Hold time                                              -0.166       3.172                          

 Data required time                                                  3.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.172                          
 Data arrival time                                                  -3.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_173/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_173/Q0                   tco                   0.258       4.621 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.306       5.927         nt_test          
 IOL_151_89/DO                     td                    0.122       6.049 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.049         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.788       8.837 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       8.994         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   8.994         Logic Levels: 2  
                                                                                   Logic: 3.168ns(68.409%), Route: 1.463ns(31.591%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_173/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_173/Q0                   tco                   0.258       4.621 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.359       5.980         nt_test          
 IOL_151_253/DO                    td                    0.122       6.102 f       test_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.102         test_obuf/ntO    
 IOBS_152_253/PAD                  td                    2.788       8.890 f       test_obuf/opit_0/O
                                   net (fanout=1)        0.069       8.959         test             
 E17                                                                       f       test (port)      

 Data arrival time                                                   8.959         Logic Levels: 2  
                                                                                   Logic: 3.168ns(68.930%), Route: 1.428ns(31.070%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_173/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_173/Q0                   tco                   0.258       4.621 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.758       5.379         nt_test          
 IOL_151_134/DO                    td                    0.122       5.501 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.501         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.788       8.289 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       8.360         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   8.360         Logic Levels: 2  
                                                                                   Logic: 3.168ns(79.259%), Route: 0.829ns(20.741%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[9]     
 IOBD_152_166/DIN                  td                    0.935       1.009 r       adc_data1_ibuf[9]/opit_0/O
                                   net (fanout=1)        0.000       1.009         adc_data1_ibuf[9]/ntD
 IOL_151_166/RX_DATA_DD            td                    0.094       1.103 r       adc_data1_ibuf[9]/opit_1/OUT
                                   net (fanout=1)        0.294       1.397         nt_adc_data1[9]  
 CLMA_126_164/M3                                                           r       adget/data_reg[5]/opit_0_inv/D

 Data arrival time                                                   1.397         Logic Levels: 2  
                                                                                   Logic: 1.029ns(73.658%), Route: 0.368ns(26.342%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.072       0.072         adc_data1[10]    
 IOBS_152_165/DIN                  td                    0.935       1.007 r       adc_data1_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       1.007         adc_data1_ibuf[10]/ntD
 IOL_151_165/RX_DATA_DD            td                    0.094       1.101 r       adc_data1_ibuf[10]/opit_1/OUT
                                   net (fanout=1)        0.531       1.632         nt_adc_data1[10] 
 CLMA_126_164/CD                                                           r       adget/data_reg[6]/opit_0_inv/D

 Data arrival time                                                   1.632         Logic Levels: 2  
                                                                                   Logic: 1.029ns(63.051%), Route: 0.603ns(36.949%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.935       0.980 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.980         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.094       1.074 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.615       1.689         nt_adc_data1[5]  
 CLMA_126_164/M1                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.689         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.924%), Route: 0.660ns(39.076%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.733
  Launch Clock Delay      :  0.915
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.915       0.915         nt_test          
 CLMS_94_157/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_94_157/Q1                    tco                   0.209       1.124 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.477       1.601         wr_en            
 CLMA_90_165/Y0                    td                    0.226       1.827 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.369       2.196         fifo/_N433       
                                                         0.190       2.386 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.386         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_173/COUT                  td                    0.083       2.469 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.469         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
 CLMA_90_177/Y1                    td                    0.305       2.774 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.451       3.225         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMS_86_169/Y0                    td                    0.131       3.356 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.669       4.025         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_94_168/COUT                  td                    0.262       4.287 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.287         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_94_172/Y1                    td                    0.272       4.559 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.363       4.922         _N0              
 CLMA_94_164/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 6  
                                                                                   Logic: 1.678ns(41.877%), Route: 2.329ns(58.123%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_173/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.733    1000.733         nt_test          
 CLMA_94_164/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.046    1000.779                          
 clock uncertainty                                      -0.050    1000.729                          

 Setup time                                             -0.071    1000.658                          

 Data required time                                               1000.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.658                          
 Data arrival time                                                  -4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.736                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L2
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.700
  Launch Clock Delay      :  0.915
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.915       0.915         nt_test          
 CLMS_94_157/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_94_157/Q1                    tco                   0.209       1.124 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.477       1.601         wr_en            
 CLMA_90_165/Y0                    td                    0.226       1.827 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.369       2.196         fifo/_N433       
                                                         0.190       2.386 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.386         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_173/COUT                  td                    0.083       2.469 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.469         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                         0.055       2.524 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.524         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
 CLMA_90_177/COUT                  td                    0.083       2.607 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.607         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
 CLMA_90_181/Y0                    td                    0.158       2.765 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.592       3.357         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [8]
 CLMA_90_172/D2                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.357         Logic Levels: 4  
                                                                                   Logic: 1.004ns(41.114%), Route: 1.438ns(58.886%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_173/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.700    1000.700         nt_test          
 CLMA_90_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.700                          
 clock uncertainty                                      -0.050    1000.650                          

 Setup time                                             -0.219    1000.431                          

 Data required time                                               1000.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.431                          
 Data arrival time                                                  -3.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.074                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L2
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.733
  Launch Clock Delay      :  0.915
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.915       0.915         nt_test          
 CLMS_94_157/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_94_157/Q1                    tco                   0.209       1.124 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.477       1.601         wr_en            
 CLMA_90_165/Y0                    td                    0.226       1.827 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.369       2.196         fifo/_N433       
                                                         0.190       2.386 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.386         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_173/COUT                  td                    0.083       2.469 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.469         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                         0.055       2.524 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.524         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
 CLMA_90_177/COUT                  td                    0.083       2.607 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.607         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                         0.055       2.662 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.662         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
 CLMA_90_181/COUT                  td                    0.083       2.745 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.745         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N139
 CLMA_90_189/Y0                    td                    0.158       2.903 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.389       3.292         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_94_164/A2                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.292         Logic Levels: 5  
                                                                                   Logic: 1.142ns(48.044%), Route: 1.235ns(51.956%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_173/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.733    1000.733         nt_test          
 CLMA_94_164/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.046    1000.779                          
 clock uncertainty                                      -0.050    1000.729                          

 Setup time                                             -0.225    1000.504                          

 Data required time                                               1000.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.504                          
 Data arrival time                                                  -3.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.212                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.321
  Launch Clock Delay      :  0.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.277       0.277         nt_test          
 CLMA_126_164/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_126_164/Q1                   tco                   0.197       0.474 f       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.923       1.397         data_reg[0]      
 DRM_62_164/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   1.397         Logic Levels: 0  
                                                                                   Logic: 0.197ns(17.589%), Route: 0.923ns(82.411%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.321       1.321         nt_test          
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       1.321                          
 clock uncertainty                                       0.000       1.321                          

 Hold time                                               0.075       1.396                          

 Data required time                                                  1.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.396                          
 Data arrival time                                                  -1.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.001                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.321
  Launch Clock Delay      :  0.700
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.700       0.700         nt_test          
 CLMA_90_173/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_90_173/Q2                    tco                   0.197       0.897 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.541       1.438         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [2]
 DRM_62_164/ADA0[4]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   1.438         Logic Levels: 0  
                                                                                   Logic: 0.197ns(26.694%), Route: 0.541ns(73.306%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.321       1.321         nt_test          
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.000       1.321                          
 clock uncertainty                                       0.000       1.321                          

 Hold time                                               0.063       1.384                          

 Data required time                                                  1.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.384                          
 Data arrival time                                                  -1.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.054                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.321
  Launch Clock Delay      :  0.710
  Clock Pessimism Removal :  -0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.710       0.710         nt_test          
 CLMA_90_177/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_90_177/Q0                    tco                   0.197       0.907 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.525       1.432         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [4]
 DRM_62_164/ADA0[6]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   1.432         Logic Levels: 0  
                                                                                   Logic: 0.197ns(27.285%), Route: 0.525ns(72.715%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_173/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.321       1.321         nt_test          
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.064       1.257                          
 clock uncertainty                                       0.000       1.257                          

 Hold time                                               0.063       1.320                          

 Data required time                                                  1.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.320                          
 Data arrival time                                                  -1.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.524
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.457       3.524         ntclkbufg_2      
 CLMA_130_196/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_196/Q1                   tco                   0.209       3.733 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.476       4.209         divadf/cnt [21]  
 CLMA_130_177/Y1                   td                    0.302       4.511 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.355       4.866         divadf/_N478     
 CLMA_130_181/Y0                   td                    0.139       5.005 f       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.556       5.561         divadf/_N484     
 CLMS_126_173/Y0                   td                    0.171       5.732 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.484       6.216         divadf/N41       
                                                         0.307       6.523 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.523         divadf/_N34      
 CLMA_130_176/COUT                 td                    0.083       6.606 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.606         divadf/_N36      
                                                         0.055       6.661 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.661         divadf/_N38      
 CLMA_130_180/COUT                 td                    0.083       6.744 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.744         divadf/_N40      
                                                         0.055       6.799 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.799         divadf/_N42      
 CLMA_130_188/COUT                 td                    0.083       6.882 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.882         divadf/_N44      
                                                         0.055       6.937 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.937         divadf/_N46      
 CLMA_130_192/COUT                 td                    0.083       7.020 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.020         divadf/_N48      
                                                         0.055       7.075 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.075         divadf/_N50      
 CLMA_130_196/COUT                 td                    0.083       7.158 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         divadf/_N52      
                                                         0.055       7.213 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.213         divadf/_N54      
 CLMA_130_200/COUT                 td                    0.083       7.296 r       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.296         divadf/_N56      
                                                         0.055       7.351 f       divadf/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.351         divadf/_N58      
                                                                           f       divadf/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.351         Logic Levels: 9  
                                                                                   Logic: 1.956ns(51.111%), Route: 1.871ns(48.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.269    1003.078         ntclkbufg_2      
 CLMA_130_204/CLK                                                          r       divadf/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.506                          
 clock uncertainty                                      -0.050    1003.456                          

 Setup time                                             -0.110    1003.346                          

 Data required time                                               1003.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.346                          
 Data arrival time                                                  -7.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.995                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.524
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.457       3.524         ntclkbufg_2      
 CLMA_130_196/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_196/Q1                   tco                   0.209       3.733 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.476       4.209         divadf/cnt [21]  
 CLMA_130_177/Y1                   td                    0.302       4.511 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.355       4.866         divadf/_N478     
 CLMA_130_181/Y0                   td                    0.139       5.005 f       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.556       5.561         divadf/_N484     
 CLMS_126_173/Y0                   td                    0.171       5.732 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.484       6.216         divadf/N41       
                                                         0.307       6.523 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.523         divadf/_N34      
 CLMA_130_176/COUT                 td                    0.083       6.606 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.606         divadf/_N36      
                                                         0.055       6.661 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.661         divadf/_N38      
 CLMA_130_180/COUT                 td                    0.083       6.744 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.744         divadf/_N40      
                                                         0.055       6.799 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.799         divadf/_N42      
 CLMA_130_188/COUT                 td                    0.083       6.882 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.882         divadf/_N44      
                                                         0.055       6.937 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.937         divadf/_N46      
 CLMA_130_192/COUT                 td                    0.083       7.020 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.020         divadf/_N48      
                                                         0.055       7.075 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.075         divadf/_N50      
 CLMA_130_196/COUT                 td                    0.083       7.158 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         divadf/_N52      
                                                         0.055       7.213 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.213         divadf/_N54      
 CLMA_130_200/COUT                 td                    0.082       7.295 f       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.295         divadf/_N56      
 CLMA_130_204/CIN                                                          f       divadf/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.295         Logic Levels: 9  
                                                                                   Logic: 1.900ns(50.385%), Route: 1.871ns(49.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.269    1003.078         ntclkbufg_2      
 CLMA_130_204/CLK                                                          r       divadf/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.506                          
 clock uncertainty                                      -0.050    1003.456                          

 Setup time                                             -0.110    1003.346                          

 Data required time                                               1003.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.346                          
 Data arrival time                                                  -7.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.051                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.073
  Launch Clock Delay      :  3.524
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.457       3.524         ntclkbufg_2      
 CLMA_130_196/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_196/Q1                   tco                   0.209       3.733 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.476       4.209         divadf/cnt [21]  
 CLMA_130_177/Y1                   td                    0.302       4.511 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.355       4.866         divadf/_N478     
 CLMA_130_181/Y0                   td                    0.139       5.005 f       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.556       5.561         divadf/_N484     
 CLMS_126_173/Y0                   td                    0.171       5.732 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.484       6.216         divadf/N41       
                                                         0.307       6.523 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.523         divadf/_N34      
 CLMA_130_176/COUT                 td                    0.083       6.606 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.606         divadf/_N36      
                                                         0.055       6.661 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.661         divadf/_N38      
 CLMA_130_180/COUT                 td                    0.083       6.744 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.744         divadf/_N40      
                                                         0.055       6.799 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.799         divadf/_N42      
 CLMA_130_188/COUT                 td                    0.083       6.882 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.882         divadf/_N44      
                                                         0.055       6.937 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.937         divadf/_N46      
 CLMA_130_192/COUT                 td                    0.083       7.020 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.020         divadf/_N48      
                                                         0.055       7.075 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.075         divadf/_N50      
 CLMA_130_196/COUT                 td                    0.083       7.158 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         divadf/_N52      
                                                         0.055       7.213 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.213         divadf/_N54      
                                                                           f       divadf/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.213         Logic Levels: 8  
                                                                                   Logic: 1.818ns(49.282%), Route: 1.871ns(50.718%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.264    1003.073         ntclkbufg_2      
 CLMA_130_200/CLK                                                          r       divadf/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.501                          
 clock uncertainty                                      -0.050    1003.451                          

 Setup time                                             -0.110    1003.341                          

 Data required time                                               1003.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.341                          
 Data arrival time                                                  -7.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.128                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.524
  Launch Clock Delay      :  3.069
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.260       3.069         ntclkbufg_2      
 CLMA_130_172/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_172/Q0                   tco                   0.197       3.266 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.404         divadf/cnt [0]   
 CLMA_130_172/B0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.457       3.524         ntclkbufg_2      
 CLMA_130_172/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.069                          
 clock uncertainty                                       0.000       3.069                          

 Hold time                                              -0.082       2.987                          

 Data required time                                                  2.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.987                          
 Data arrival time                                                  -3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.524
  Launch Clock Delay      :  3.069
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.260       3.069         ntclkbufg_2      
 CLMA_130_172/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_172/Q0                   tco                   0.197       3.266 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.404         divadf/cnt [0]   
 CLMA_130_172/A0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.457       3.524         ntclkbufg_2      
 CLMA_130_172/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.069                          
 clock uncertainty                                       0.000       3.069                          

 Hold time                                              -0.082       2.987                          

 Data required time                                                  2.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.987                          
 Data arrival time                                                  -3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[25]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[25]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.073
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.264       3.073         ntclkbufg_2      
 CLMA_130_200/CLK                                                          r       divadf/cnt[25]/opit_0_inv_A2Q21/CLK

 CLMA_130_200/Q0                   tco                   0.197       3.270 f       divadf/cnt[25]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.138       3.408         divadf/cnt [24]  
 CLMA_130_200/A1                                                           f       divadf/cnt[25]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.461       3.528         ntclkbufg_2      
 CLMA_130_200/CLK                                                          r       divadf/cnt[25]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.073                          
 clock uncertainty                                       0.000       3.073                          

 Hold time                                              -0.112       2.961                          

 Data required time                                                  2.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.961                          
 Data arrival time                                                  -3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  3.212
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.483       3.212         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q1                   tco                   0.209       3.421 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.349       3.770         f_measure/cnt_fx [1]
                                                         0.310       4.080 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.080         f_measure/_N96   
 CLMS_102_153/COUT                 td                    0.083       4.163 f       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.163         f_measure/_N98   
                                                         0.057       4.220 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.220         f_measure/_N100  
 CLMS_102_157/COUT                 td                    0.083       4.303 f       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.303         f_measure/_N102  
                                                         0.057       4.360 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.360         f_measure/_N104  
 CLMS_102_161/COUT                 td                    0.083       4.443 f       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.443         f_measure/_N106  
                                                         0.057       4.500 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.500         f_measure/_N108  
 CLMS_102_165/COUT                 td                    0.083       4.583 f       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.583         f_measure/_N110  
                                                         0.057       4.640 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.640         f_measure/_N112  
 CLMS_102_169/COUT                 td                    0.083       4.723 f       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.723         f_measure/_N114  
                                                         0.057       4.780 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.780         f_measure/_N116  
 CLMS_102_173/COUT                 td                    0.083       4.863 f       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.863         f_measure/_N118  
                                                         0.057       4.920 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.920         f_measure/_N120  
 CLMS_102_177/COUT                 td                    0.083       5.003 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.003         f_measure/_N122  
                                                         0.057       5.060 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.060         f_measure/_N124  
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin

 Data arrival time                                                   5.060         Logic Levels: 7  
                                                                                   Logic: 1.499ns(81.115%), Route: 0.349ns(18.885%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.254    1002.765         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.388    1003.153                          
 clock uncertainty                                      -0.050    1003.103                          

 Setup time                                             -0.110    1002.993                          

 Data required time                                               1002.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.993                          
 Data arrival time                                                  -5.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.933                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  3.212
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.483       3.212         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q1                   tco                   0.209       3.421 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.349       3.770         f_measure/cnt_fx [1]
                                                         0.310       4.080 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.080         f_measure/_N96   
 CLMS_102_153/COUT                 td                    0.083       4.163 f       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.163         f_measure/_N98   
                                                         0.057       4.220 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.220         f_measure/_N100  
 CLMS_102_157/COUT                 td                    0.083       4.303 f       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.303         f_measure/_N102  
                                                         0.057       4.360 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.360         f_measure/_N104  
 CLMS_102_161/COUT                 td                    0.083       4.443 f       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.443         f_measure/_N106  
                                                         0.057       4.500 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.500         f_measure/_N108  
 CLMS_102_165/COUT                 td                    0.083       4.583 f       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.583         f_measure/_N110  
                                                         0.057       4.640 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.640         f_measure/_N112  
 CLMS_102_169/COUT                 td                    0.083       4.723 f       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.723         f_measure/_N114  
                                                         0.057       4.780 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.780         f_measure/_N116  
 CLMS_102_173/COUT                 td                    0.083       4.863 f       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.863         f_measure/_N118  
                                                         0.057       4.920 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.920         f_measure/_N120  
 CLMS_102_177/COUT                 td                    0.083       5.003 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.003         f_measure/_N122  
 CLMS_102_181/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.003         Logic Levels: 7  
                                                                                   Logic: 1.442ns(80.514%), Route: 0.349ns(19.486%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.254    1002.765         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.153                          
 clock uncertainty                                      -0.050    1003.103                          

 Setup time                                             -0.110    1002.993                          

 Data required time                                               1002.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.993                          
 Data arrival time                                                  -5.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.770
  Launch Clock Delay      :  3.212
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.483       3.212         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q1                   tco                   0.209       3.421 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.349       3.770         f_measure/cnt_fx [1]
                                                         0.310       4.080 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.080         f_measure/_N96   
 CLMS_102_153/COUT                 td                    0.083       4.163 f       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.163         f_measure/_N98   
                                                         0.057       4.220 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.220         f_measure/_N100  
 CLMS_102_157/COUT                 td                    0.083       4.303 f       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.303         f_measure/_N102  
                                                         0.057       4.360 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.360         f_measure/_N104  
 CLMS_102_161/COUT                 td                    0.083       4.443 f       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.443         f_measure/_N106  
                                                         0.057       4.500 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.500         f_measure/_N108  
 CLMS_102_165/COUT                 td                    0.083       4.583 f       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.583         f_measure/_N110  
                                                         0.057       4.640 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.640         f_measure/_N112  
 CLMS_102_169/COUT                 td                    0.083       4.723 f       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.723         f_measure/_N114  
                                                         0.057       4.780 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.780         f_measure/_N116  
 CLMS_102_173/COUT                 td                    0.083       4.863 f       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.863         f_measure/_N118  
                                                         0.057       4.920 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.920         f_measure/_N120  
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.920         Logic Levels: 6  
                                                                                   Logic: 1.359ns(79.567%), Route: 0.349ns(20.433%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.259    1002.770         ntclkbufg_0      
 CLMS_102_177/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.158                          
 clock uncertainty                                      -0.050    1003.108                          

 Setup time                                             -0.110    1002.998                          

 Data required time                                               1002.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.998                          
 Data arrival time                                                  -4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.078                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  2.797
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.286       2.797         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q0                   tco                   0.197       2.994 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.132         f_measure/cnt_fx [0]
 CLMS_102_153/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.132         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.483       3.212         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.797                          
 clock uncertainty                                       0.000       2.797                          

 Hold time                                              -0.082       2.715                          

 Data required time                                                  2.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.715                          
 Data arrival time                                                  -3.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  2.797
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.286       2.797         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMS_102_153/Q0                   tco                   0.197       2.994 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.132         f_measure/cnt_fx [0]
 CLMS_102_153/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.132         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.483       3.212         ntclkbufg_0      
 CLMS_102_153/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.797                          
 clock uncertainty                                       0.000       2.797                          

 Hold time                                              -0.082       2.715                          

 Data required time                                                  2.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.715                          
 Data arrival time                                                  -3.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/I1
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.254       2.765         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK

 CLMS_102_181/Q2                   tco                   0.197       2.962 f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.138       3.100         f_measure/cnt_fx [30]
 CLMS_102_181/C1                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/I1

 Data arrival time                                                   3.100         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.451       3.180         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.415       2.765                          
 clock uncertainty                                       0.000       2.765                          

 Hold time                                              -0.112       2.653                          

 Data required time                                                  2.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.653                          
 Data arrival time                                                  -3.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.457       3.524         ntclkbufg_2      
 CLMA_130_173/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_173/Q0                   tco                   0.206       3.730 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.203       4.933         nt_test          
 IOL_151_89/DO                     td                    0.081       5.014 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.014         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.049       7.063 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       7.220         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   7.220         Logic Levels: 2  
                                                                                   Logic: 2.336ns(63.203%), Route: 1.360ns(36.797%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.457       3.524         ntclkbufg_2      
 CLMA_130_173/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_173/Q0                   tco                   0.206       3.730 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       1.250       4.980         nt_test          
 IOL_151_253/DO                    td                    0.081       5.061 f       test_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.061         test_obuf/ntO    
 IOBS_152_253/PAD                  td                    2.049       7.110 f       test_obuf/opit_0/O
                                   net (fanout=1)        0.069       7.179         test             
 E17                                                                       f       test (port)      

 Data arrival time                                                   7.179         Logic Levels: 2  
                                                                                   Logic: 2.336ns(63.912%), Route: 1.319ns(36.088%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.457       3.524         ntclkbufg_2      
 CLMA_130_173/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_173/Q0                   tco                   0.206       3.730 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=61)       0.700       4.430         nt_test          
 IOL_151_134/DO                    td                    0.081       4.511 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.511         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.049       6.560 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       6.631         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   6.631         Logic Levels: 2  
                                                                                   Logic: 2.336ns(75.185%), Route: 0.771ns(24.815%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[9]     
 IOBD_152_166/DIN                  td                    0.781       0.855 r       adc_data1_ibuf[9]/opit_0/O
                                   net (fanout=1)        0.000       0.855         adc_data1_ibuf[9]/ntD
 IOL_151_166/RX_DATA_DD            td                    0.071       0.926 r       adc_data1_ibuf[9]/opit_1/OUT
                                   net (fanout=1)        0.282       1.208         nt_adc_data1[9]  
 CLMA_126_164/M3                                                           r       adget/data_reg[5]/opit_0_inv/D

 Data arrival time                                                   1.208         Logic Levels: 2  
                                                                                   Logic: 0.852ns(70.530%), Route: 0.356ns(29.470%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.072       0.072         adc_data1[10]    
 IOBS_152_165/DIN                  td                    0.781       0.853 r       adc_data1_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       0.853         adc_data1_ibuf[10]/ntD
 IOL_151_165/RX_DATA_DD            td                    0.071       0.924 r       adc_data1_ibuf[10]/opit_1/OUT
                                   net (fanout=1)        0.483       1.407         nt_adc_data1[10] 
 CLMA_126_164/CD                                                           r       adget/data_reg[6]/opit_0_inv/D

 Data arrival time                                                   1.407         Logic Levels: 2  
                                                                                   Logic: 0.852ns(60.554%), Route: 0.555ns(39.446%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[7] (port)
Endpoint    : adget/data_reg[3]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L15                                                     0.000       0.000 r       adc_data1[7] (port)
                                   net (fanout=1)        0.033       0.033         adc_data1[7]     
 IOBD_152_130/DIN                  td                    0.781       0.814 r       adc_data1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.814         adc_data1_ibuf[7]/ntD
 IOL_151_130/RX_DATA_DD            td                    0.071       0.885 r       adc_data1_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        0.563       1.448         nt_adc_data1[7]  
 CLMA_126_152/M0                                                           r       adget/data_reg[3]/opit_0_inv/D

 Data arrival time                                                   1.448         Logic Levels: 2  
                                                                                   Logic: 0.852ns(58.840%), Route: 0.596ns(41.160%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.313 sec
Current time: Tue Jul  2 22:46:00 2024
Action report_timing: Peak memory pool usage is 285,110,272 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jul  2 22:46:01 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.203125 sec.
Generating architecture configuration.
The bitstream file is "F:/longxindaima/test2/generate_bitstream/top.sbit"
Generate programming file takes 3.484375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 7.000 sec
Action gen_bit_stream: CPU time elapsed is 5.891 sec
Current time: Tue Jul  2 22:46:07 2024
Action gen_bit_stream: Peak memory pool usage is 294,887,424 bytes
Process "Generate Bitstream" done.
Process exit normally.
