

================================================================
== Vitis HLS Report for 'cholesky_kernel'
================================================================
* Date:           Fri Oct 21 07:35:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        cholesky_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_cholesky_kernel_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_174  |cholesky_kernel_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_cholesky_kernel_Pipeline_Loop_first_col_fu_184                   |cholesky_kernel_Pipeline_Loop_first_col                   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_cholesky_kernel_Pipeline_Loop_diag_fu_191                        |cholesky_kernel_Pipeline_Loop_diag                        |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
        |grp_cholesky_kernel_Pipeline_Loop_vec_mul_fu_199                     |cholesky_kernel_Pipeline_Loop_vec_mul                     |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
        |grp_cholesky_kernel_Pipeline_VITIS_LOOP_68_3_VITIS_LOOP_69_4_fu_208  |cholesky_kernel_Pipeline_VITIS_LOOP_68_3_VITIS_LOOP_69_4  |        5|        ?|  16.665 ns|         ?|    5|    ?|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_col   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + Loop_row  |        ?|        ?|    40 ~ ?|          -|          -|     ?|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     298|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    14|     2784|    3406|    0|
|Memory               |       16|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|    1663|    -|
|Register             |        -|     -|      996|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       16|    14|     3780|    5367|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_cholesky_kernel_Pipeline_Loop_diag_fu_191                        |cholesky_kernel_Pipeline_Loop_diag                        |        0|   0|  170|   196|    0|
    |grp_cholesky_kernel_Pipeline_Loop_first_col_fu_184                   |cholesky_kernel_Pipeline_Loop_first_col                   |        0|   0|  197|   134|    0|
    |grp_cholesky_kernel_Pipeline_Loop_vec_mul_fu_199                     |cholesky_kernel_Pipeline_Loop_vec_mul                     |        0|   0|  202|   221|    0|
    |grp_cholesky_kernel_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_174  |cholesky_kernel_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2  |        0|   0|  169|   332|    0|
    |grp_cholesky_kernel_Pipeline_VITIS_LOOP_68_3_VITIS_LOOP_69_4_fu_208  |cholesky_kernel_Pipeline_VITIS_LOOP_68_3_VITIS_LOOP_69_4  |        0|   0|  184|   354|    0|
    |control_s_axi_U                                                      |control_s_axi                                             |        0|   0|  144|   232|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U28                               |faddfsub_32ns_32ns_32_7_full_dsp_1                        |        0|   2|  318|   198|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U29                                    |fdiv_32ns_32ns_32_12_no_dsp_1                             |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34                                    |fmul_32ns_32ns_32_4_max_dsp_1                             |        0|   3|  143|    78|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U30                                   |fsqrt_32ns_32ns_32_12_no_dsp_1                            |        0|   0|    0|     0|    0|
    |gmem0_m_axi_U                                                        |gmem0_m_axi                                               |        0|   0|  766|  1516|    0|
    |mul_31ns_31ns_62_2_1_U32                                             |mul_31ns_31ns_62_2_1                                      |        0|   3|  161|    47|    0|
    |mul_32ns_32ns_62_2_1_U33                                             |mul_32ns_32ns_62_2_1                                      |        0|   3|  165|    49|    0|
    |mul_32s_32s_32_2_1_U31                                               |mul_32s_32s_32_2_1                                        |        0|   3|  165|    49|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                |                                                          |        0|  14| 2784|  3406|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+--------+-----+------+-------------+
    |dataA_U  |dataA_RAM_AUTO_1R1W  |       16|  0|   0|    0|  262144|   32|     1|      8388608|
    +---------+---------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total    |                     |       16|  0|   0|    0|  262144|   32|     1|      8388608|
    +---------+---------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_397_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln48_fu_373_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln54_fu_355_p2                |         +|   0|  0|  25|          18|          18|
    |add_ln57_fu_391_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln63_fu_420_p2                |         +|   0|  0|  25|          18|          18|
    |sub63_fu_318_p2                   |         +|   0|  0|  39|          32|           2|
    |ap_block_state214                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state75_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |icmp_ln32_fu_282_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln48_fu_334_p2               |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln55_fu_339_p2               |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln57_fu_386_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 298|         297|         147|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+------+-----------+-----+-----------+
    |         Name        |  LUT | Input Size| Bits| Total Bits|
    +---------------------+------+-----------+-----+-----------+
    |ap_NS_fsm            |  1141|        215|    1|        215|
    |ap_done              |     9|          2|    1|          2|
    |dataA_address0       |    59|         11|   18|        198|
    |dataA_address1       |    14|          3|   18|         54|
    |dataA_ce0            |    37|          7|    1|          7|
    |dataA_ce1            |    14|          3|    1|          3|
    |dataA_d0             |    26|          5|   32|        160|
    |dataA_we0            |    20|          4|    1|          4|
    |gmem0_ARADDR         |    14|          3|   64|        192|
    |gmem0_ARLEN          |    14|          3|   32|         96|
    |gmem0_ARVALID        |    14|          3|    1|          3|
    |gmem0_AWADDR         |    14|          3|   64|        192|
    |gmem0_AWLEN          |    14|          3|   32|         96|
    |gmem0_AWVALID        |    14|          3|    1|          3|
    |gmem0_BREADY         |    14|          3|    1|          3|
    |gmem0_RREADY         |     9|          2|    1|          2|
    |gmem0_WVALID         |     9|          2|    1|          2|
    |gmem0_blk_n_AR       |     9|          2|    1|          2|
    |gmem0_blk_n_AW       |     9|          2|    1|          2|
    |gmem0_blk_n_B        |     9|          2|    1|          2|
    |grp_fu_218_ce        |    14|          3|    1|          3|
    |grp_fu_218_opcode    |    20|          4|    2|          8|
    |grp_fu_218_p0        |    20|          4|   32|        128|
    |grp_fu_218_p1        |    26|          5|   32|        160|
    |grp_fu_222_ce        |     9|          2|    1|          2|
    |grp_fu_222_p0        |    14|          3|   32|         96|
    |grp_fu_222_p1        |    14|          3|   32|         96|
    |grp_fu_226_p1        |    14|          3|   32|         96|
    |grp_fu_633_ce        |    14|          3|    1|          3|
    |grp_fu_633_p0        |    14|          3|   32|         96|
    |grp_fu_633_p1        |    14|          3|   32|         96|
    |i_reg_165            |     9|          2|   31|         62|
    |indvars_iv50_fu_106  |     9|          2|   32|         64|
    |j_1_fu_110           |     9|          2|   31|         62|
    +---------------------+------+-----------+-----+-----------+
    |Total                |  1663|        323|  596|       2210|
    +---------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                       Name                                       |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln48_reg_576                                                                  |   31|   0|   31|          0|
    |add_ln57_reg_589                                                                  |   31|   0|   31|          0|
    |add_ln63_reg_599                                                                  |   18|   0|   18|          0|
    |ap_CS_fsm                                                                         |  214|   0|  214|          0|
    |ap_done_reg                                                                       |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                                             |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                                                             |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                      |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                      |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                      |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                                                             |    1|   0|    1|          0|
    |dataA_addr_2_reg_563                                                              |   18|   0|   18|          0|
    |dataA_addr_3_reg_604                                                              |   18|   0|   18|          0|
    |div1_reg_612                                                                      |   32|   0|   32|          0|
    |empty_reg_466                                                                     |   31|   0|   31|          0|
    |grp_cholesky_kernel_Pipeline_Loop_diag_fu_191_ap_start_reg                        |    1|   0|    1|          0|
    |grp_cholesky_kernel_Pipeline_Loop_first_col_fu_184_ap_start_reg                   |    1|   0|    1|          0|
    |grp_cholesky_kernel_Pipeline_Loop_vec_mul_fu_199_ap_start_reg                     |    1|   0|    1|          0|
    |grp_cholesky_kernel_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_174_ap_start_reg  |    1|   0|    1|          0|
    |grp_cholesky_kernel_Pipeline_VITIS_LOOP_68_3_VITIS_LOOP_69_4_fu_208_ap_start_reg  |    1|   0|    1|          0|
    |i_reg_165                                                                         |   31|   0|   31|          0|
    |icmp_ln32_reg_495                                                                 |    1|   0|    1|          0|
    |icmp_ln55_reg_547                                                                 |    1|   0|    1|          0|
    |indvars_iv50_fu_106                                                               |   32|   0|   32|          0|
    |j_1_fu_110                                                                        |   31|   0|   31|          0|
    |j_reg_534                                                                         |   31|   0|   31|          0|
    |matrixA_read_reg_485                                                              |   64|   0|   64|          0|
    |mul_ln32_1_reg_510                                                                |   62|   0|   62|          0|
    |mul_ln68_1_reg_628                                                                |   62|   0|   62|          0|
    |reg_247                                                                           |   32|   0|   32|          0|
    |reg_253                                                                           |   62|   0|   62|          0|
    |reg_259                                                                           |   32|   0|   32|          0|
    |reg_266                                                                           |   32|   0|   32|          0|
    |reg_272                                                                           |   32|   0|   32|          0|
    |sub63_reg_529                                                                     |   32|   0|   32|          0|
    |tmp_4_reg_551                                                                     |    9|   0|   18|          9|
    |tmp_6_reg_594                                                                     |    9|   0|   18|          9|
    |trunc_ln48_reg_539                                                                |    9|   0|    9|          0|
    |trunc_ln52_reg_558                                                                |   18|   0|   18|          0|
    |trunc_ln57_reg_581                                                                |    9|   0|    9|          0|
    +----------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                             |  996|   0| 1014|         18|
    +----------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|            gmem0|       pointer|
+-----------------------+-----+-----+---------------+-----------------+--------------+

