Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\test.qsys --block-symbol-file --output-directory=C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\test --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading nios-party/test.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module Alpha_Blender
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_Clk [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module Audio_Clk
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module Char_Buffer
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding IO_Bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module IO_Bridge
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding Onchip_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_Memory
Progress: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module RGB_Resampler
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module Scaler
Progress: Adding Sys_Clk [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Clk [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_Clk
Progress: Adding WIFI_Serial_Port [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module WIFI_Serial_Port
Progress: Adding button_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module button_1
Progress: Adding button_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module button_2
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test.Char_Buffer: Character Resolution: 80 x 60
Info: test.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: test.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: test.Sys_Clk: Refclk Freq: 50.0
Info: test.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: test.button_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: test.button_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: test.Char_Buffer.avalon_char_source/Dual_Clock_FIFO.avalon_dc_buffer_sink: The source data signal is 40 bits, but the sink is 30 bits. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\test.qsys --synthesis=VERILOG --output-directory=C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\test\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading nios-party/test.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module Alpha_Blender
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_Clk [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module Audio_Clk
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module Char_Buffer
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding IO_Bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module IO_Bridge
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding Onchip_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_Memory
Progress: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module RGB_Resampler
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module Scaler
Progress: Adding Sys_Clk [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Clk [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_Clk
Progress: Adding WIFI_Serial_Port [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module WIFI_Serial_Port
Progress: Adding button_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module button_1
Progress: Adding button_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module button_2
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test.Char_Buffer: Character Resolution: 80 x 60
Info: test.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: test.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: test.Sys_Clk: Refclk Freq: 50.0
Info: test.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: test.button_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: test.button_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: test.Char_Buffer.avalon_char_source/Dual_Clock_FIFO.avalon_dc_buffer_sink: The source data signal is 40 bits, but the sink is 30 bits. Avalon-ST Adapter will be inserted.
Info: test: Generating test "test" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Error: avalon_st_adapter.data_format_adapter_0: Input symbols per beat:(4) not multiple of output symbols per beat:(3).  Output interface symbols per beat is less than input symbols per beat. In this case, input symbols per beat must be an even multiple of output symbols per beat.
Error: Generation stopped, 25 or more modules remaining
Info: test: Done "test" with 19 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
