
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    41    0.136665    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.013795    0.006897    0.006897 ^ _48_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.031875    0.107246    0.452521    0.459418 v _48_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         b_r1[0] (net)
                      0.107246    0.000181    0.459599 v _00_/B (sky130_fd_sc_hd__and2_2)
     1    0.002106    0.034944    0.207458    0.667057 v _00_/X (sky130_fd_sc_hd__and2_2)
                                                         PPs_w[6][6] (net)
                      0.034944    0.000002    0.667059 v _32_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.667059   data arrival time

                                  2.000000    2.000000   clock clk (rise edge)
                                  0.000000    2.000000   clock source latency
    41    0.136665    0.000000    0.000000    2.000000 ^ clk (in)
                                                         clk (net)
                      0.014180    0.007090    2.007090 ^ _32_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.020000    1.987090   clock uncertainty
                                  0.000000    1.987090   clock reconvergence pessimism
                                 -0.118203    1.868887   library setup time
                                              1.868887   data required time
---------------------------------------------------------------------------------------------
                                              1.868887   data required time
                                             -0.667059   data arrival time
---------------------------------------------------------------------------------------------
                                              1.201828   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 b[1]
 b[2]
 b[3]
 b[4]
 b[5]
 b[6]
 b[7]
 _49_/HI
 _50_/HI
 _51_/HI
 _52_/HI
 _53_/HI
 _54_/HI
 _55_/HI
 _56_/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 16 unconstrained endpoints.
  product_out[0]
  product_out[10]
  product_out[11]
  product_out[12]
  product_out[13]
  product_out[14]
  product_out[15]
  product_out[1]
  product_out[2]
  product_out[3]
  product_out[4]
  product_out[5]
  product_out[6]
  product_out[7]
  product_out[8]
  product_out[9]
