Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto afae4e186f14488ba958afd9015cbcb1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tutorial_behav xil_defaultlib.tutorial -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling architecture behavior of entity xil_defaultlib.tutorial
ERROR: [XSIM 43-3238] Failed to link the design.
