INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <vio_4> already exists in the output directory.
   Output products for this core may be overwritten.
Gathering HDL files for vio_4 root...
Creating XST project for vio_4...
Creating XST script file for vio_4...
Creating XST instantiation file for vio_4...
Running XST for vio_4...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for vio_4...
Creating ISE instantiation template for vio_4...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'vio_4'...
Generating metadata file...
Generating ISE project...
XCO file found: vio_4.xco
XMDF file found: vio_4_xmdf.tcl
Adding /home/omshripc/Sem 5/EE2003/ISE/expt4/exp4/ipcore_dir/tmp/_cg/vio_4.asy
-view all -origin_type imported
Adding /home/omshripc/Sem 5/EE2003/ISE/expt4/exp4/ipcore_dir/tmp/_cg/vio_4.ngc
-view all -origin_type created
Checking file "/home/omshripc/Sem
5/EE2003/ISE/expt4/exp4/ipcore_dir/tmp/_cg/vio_4.ngc" for project device match
...
File "/home/omshripc/Sem 5/EE2003/ISE/expt4/exp4/ipcore_dir/tmp/_cg/vio_4.ngc"
device information matches project device.
Adding /home/omshripc/Sem 5/EE2003/ISE/expt4/exp4/ipcore_dir/tmp/_cg/vio_4.sym
-view all -origin_type imported
Adding /home/omshripc/Sem 5/EE2003/ISE/expt4/exp4/ipcore_dir/tmp/_cg/vio_4.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "/home/omshripc/Sem
   5/EE2003/ISE/expt4/exp4/ipcore_dir/tmp/_cg/vio_4.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/omshripc/Sem 5/EE2003/ISE/expt4/exp4/ipcore_dir/tmp/_cg/vio_4.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/vio_4"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'vio_4'.
