// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="aes,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module aes (
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        ap_clk,
        ap_rst_n,
        m_axi_ddr_V_AWVALID,
        m_axi_ddr_V_AWREADY,
        m_axi_ddr_V_AWADDR,
        m_axi_ddr_V_AWID,
        m_axi_ddr_V_AWLEN,
        m_axi_ddr_V_AWSIZE,
        m_axi_ddr_V_AWBURST,
        m_axi_ddr_V_AWLOCK,
        m_axi_ddr_V_AWCACHE,
        m_axi_ddr_V_AWPROT,
        m_axi_ddr_V_AWQOS,
        m_axi_ddr_V_AWREGION,
        m_axi_ddr_V_AWUSER,
        m_axi_ddr_V_WVALID,
        m_axi_ddr_V_WREADY,
        m_axi_ddr_V_WDATA,
        m_axi_ddr_V_WSTRB,
        m_axi_ddr_V_WLAST,
        m_axi_ddr_V_WID,
        m_axi_ddr_V_WUSER,
        m_axi_ddr_V_ARVALID,
        m_axi_ddr_V_ARREADY,
        m_axi_ddr_V_ARADDR,
        m_axi_ddr_V_ARID,
        m_axi_ddr_V_ARLEN,
        m_axi_ddr_V_ARSIZE,
        m_axi_ddr_V_ARBURST,
        m_axi_ddr_V_ARLOCK,
        m_axi_ddr_V_ARCACHE,
        m_axi_ddr_V_ARPROT,
        m_axi_ddr_V_ARQOS,
        m_axi_ddr_V_ARREGION,
        m_axi_ddr_V_ARUSER,
        m_axi_ddr_V_RVALID,
        m_axi_ddr_V_RREADY,
        m_axi_ddr_V_RDATA,
        m_axi_ddr_V_RLAST,
        m_axi_ddr_V_RID,
        m_axi_ddr_V_RUSER,
        m_axi_ddr_V_RRESP,
        m_axi_ddr_V_BVALID,
        m_axi_ddr_V_BREADY,
        m_axi_ddr_V_BRESP,
        m_axi_ddr_V_BID,
        m_axi_ddr_V_BUSER,
        interrupt
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_st6_fsm_5 = 5'b101;
parameter    ap_ST_st7_fsm_6 = 5'b110;
parameter    ap_ST_st8_fsm_7 = 5'b111;
parameter    ap_ST_st9_fsm_8 = 5'b1000;
parameter    ap_ST_st10_fsm_9 = 5'b1001;
parameter    ap_ST_st11_fsm_10 = 5'b1010;
parameter    ap_ST_st12_fsm_11 = 5'b1011;
parameter    ap_ST_st13_fsm_12 = 5'b1100;
parameter    ap_ST_st14_fsm_13 = 5'b1101;
parameter    ap_ST_st15_fsm_14 = 5'b1110;
parameter    ap_ST_st16_fsm_15 = 5'b1111;
parameter    ap_ST_st17_fsm_16 = 5'b10000;
parameter    ap_ST_st18_fsm_17 = 5'b10001;
parameter    ap_ST_st19_fsm_18 = 5'b10010;
parameter    ap_ST_st20_fsm_19 = 5'b10011;
parameter    ap_ST_st21_fsm_20 = 5'b10100;
parameter    ap_ST_st22_fsm_21 = 5'b10101;
parameter    ap_ST_st23_fsm_22 = 5'b10110;
parameter    ap_ST_st24_fsm_23 = 5'b10111;
parameter    ap_ST_st25_fsm_24 = 5'b11000;
parameter    ap_ST_st26_fsm_25 = 5'b11001;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv128_lc_1 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_DATA_WIDTH = 32;
parameter    C_M_AXI_DDR_V_ID_WIDTH = 1;
parameter    C_M_AXI_DDR_V_ADDR_WIDTH = 32;
parameter    C_M_AXI_DDR_V_DATA_WIDTH = 128;
parameter    C_M_AXI_DDR_V_AWUSER_WIDTH = 1;
parameter    C_M_AXI_DDR_V_ARUSER_WIDTH = 1;
parameter    C_M_AXI_DDR_V_WUSER_WIDTH = 1;
parameter    C_M_AXI_DDR_V_RUSER_WIDTH = 1;
parameter    C_M_AXI_DDR_V_BUSER_WIDTH = 1;
parameter    C_M_AXI_DDR_V_TARGET_ADDR = 0;
parameter    C_M_AXI_DDR_V_USER_VALUE = 0;
parameter    C_M_AXI_DDR_V_PROT_VALUE = 0;
parameter    C_M_AXI_DDR_V_CACHE_VALUE = 3;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter    C_WSTRB_WIDTH = (C_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_DDR_V_WSTRB_WIDTH = (C_M_AXI_DDR_V_DATA_WIDTH / ap_const_int64_8);

input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   m_axi_ddr_V_AWVALID;
input   m_axi_ddr_V_AWREADY;
output  [C_M_AXI_DDR_V_ADDR_WIDTH - 1 : 0] m_axi_ddr_V_AWADDR;
output  [C_M_AXI_DDR_V_ID_WIDTH - 1 : 0] m_axi_ddr_V_AWID;
output  [7:0] m_axi_ddr_V_AWLEN;
output  [2:0] m_axi_ddr_V_AWSIZE;
output  [1:0] m_axi_ddr_V_AWBURST;
output  [1:0] m_axi_ddr_V_AWLOCK;
output  [3:0] m_axi_ddr_V_AWCACHE;
output  [2:0] m_axi_ddr_V_AWPROT;
output  [3:0] m_axi_ddr_V_AWQOS;
output  [3:0] m_axi_ddr_V_AWREGION;
output  [C_M_AXI_DDR_V_AWUSER_WIDTH - 1 : 0] m_axi_ddr_V_AWUSER;
output   m_axi_ddr_V_WVALID;
input   m_axi_ddr_V_WREADY;
output  [C_M_AXI_DDR_V_DATA_WIDTH - 1 : 0] m_axi_ddr_V_WDATA;
output  [C_M_AXI_DDR_V_WSTRB_WIDTH - 1 : 0] m_axi_ddr_V_WSTRB;
output   m_axi_ddr_V_WLAST;
output  [C_M_AXI_DDR_V_ID_WIDTH - 1 : 0] m_axi_ddr_V_WID;
output  [C_M_AXI_DDR_V_WUSER_WIDTH - 1 : 0] m_axi_ddr_V_WUSER;
output   m_axi_ddr_V_ARVALID;
input   m_axi_ddr_V_ARREADY;
output  [C_M_AXI_DDR_V_ADDR_WIDTH - 1 : 0] m_axi_ddr_V_ARADDR;
output  [C_M_AXI_DDR_V_ID_WIDTH - 1 : 0] m_axi_ddr_V_ARID;
output  [7:0] m_axi_ddr_V_ARLEN;
output  [2:0] m_axi_ddr_V_ARSIZE;
output  [1:0] m_axi_ddr_V_ARBURST;
output  [1:0] m_axi_ddr_V_ARLOCK;
output  [3:0] m_axi_ddr_V_ARCACHE;
output  [2:0] m_axi_ddr_V_ARPROT;
output  [3:0] m_axi_ddr_V_ARQOS;
output  [3:0] m_axi_ddr_V_ARREGION;
output  [C_M_AXI_DDR_V_ARUSER_WIDTH - 1 : 0] m_axi_ddr_V_ARUSER;
input   m_axi_ddr_V_RVALID;
output   m_axi_ddr_V_RREADY;
input  [C_M_AXI_DDR_V_DATA_WIDTH - 1 : 0] m_axi_ddr_V_RDATA;
input   m_axi_ddr_V_RLAST;
input  [C_M_AXI_DDR_V_ID_WIDTH - 1 : 0] m_axi_ddr_V_RID;
input  [C_M_AXI_DDR_V_RUSER_WIDTH - 1 : 0] m_axi_ddr_V_RUSER;
input  [1:0] m_axi_ddr_V_RRESP;
input   m_axi_ddr_V_BVALID;
output   m_axi_ddr_V_BREADY;
input  [1:0] m_axi_ddr_V_BRESP;
input  [C_M_AXI_DDR_V_ID_WIDTH - 1 : 0] m_axi_ddr_V_BID;
input  [C_M_AXI_DDR_V_BUSER_WIDTH - 1 : 0] m_axi_ddr_V_BUSER;
output   interrupt;

wire    ap_start;
reg    ap_done;
reg    ap_idle;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg    ap_ready;
wire   [31:0] sourceAddress;
reg   [31:0] sourceAddress_in_sig;
reg   [31:0] sourceAddress_preg = 32'b00000000000000000000000000000000;
wire    sourceAddress_ap_vld;
reg    sourceAddress_ap_vld_in_sig;
reg    sourceAddress_ap_vld_preg = 1'b0;
wire   [127:0] key_in_V;
reg   [127:0] key_in_V_in_sig;
reg   [127:0] key_in_V_preg = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire    key_in_V_ap_vld;
reg    key_in_V_ap_vld_in_sig;
reg    key_in_V_ap_vld_preg = 1'b0;
wire   [31:0] destinationAddress;
reg   [31:0] destinationAddress_in_sig;
reg   [31:0] destinationAddress_preg = 32'b00000000000000000000000000000000;
wire    destinationAddress_ap_vld;
reg    destinationAddress_ap_vld_in_sig;
reg    destinationAddress_ap_vld_preg = 1'b0;
wire   [31:0] length_r;
reg   [31:0] length_r_in_sig;
reg   [31:0] length_r_preg = 32'b00000000000000000000000000000000;
wire    length_r_ap_vld;
reg    length_r_ap_vld_in_sig;
reg    length_r_ap_vld_preg = 1'b0;
wire   [0:0] ap_return;
reg    ddr_V_AWVALID;
wire    ddr_V_AWREADY;
wire   [31:0] ddr_V_AWADDR;
wire   [0:0] ddr_V_AWID;
wire   [31:0] ddr_V_AWLEN;
wire   [2:0] ddr_V_AWSIZE;
wire   [1:0] ddr_V_AWBURST;
wire   [1:0] ddr_V_AWLOCK;
wire   [3:0] ddr_V_AWCACHE;
wire   [2:0] ddr_V_AWPROT;
wire   [3:0] ddr_V_AWQOS;
wire   [3:0] ddr_V_AWREGION;
wire   [0:0] ddr_V_AWUSER;
reg    ddr_V_WVALID;
wire    ddr_V_WREADY;
wire   [127:0] ddr_V_WDATA;
wire   [15:0] ddr_V_WSTRB;
wire    ddr_V_WLAST;
wire   [0:0] ddr_V_WID;
wire   [0:0] ddr_V_WUSER;
reg    ddr_V_ARVALID;
wire    ddr_V_ARREADY;
wire   [31:0] ddr_V_ARADDR;
wire   [0:0] ddr_V_ARID;
wire   [31:0] ddr_V_ARLEN;
wire   [2:0] ddr_V_ARSIZE;
wire   [1:0] ddr_V_ARBURST;
wire   [1:0] ddr_V_ARLOCK;
wire   [3:0] ddr_V_ARCACHE;
wire   [2:0] ddr_V_ARPROT;
wire   [3:0] ddr_V_ARQOS;
wire   [3:0] ddr_V_ARREGION;
wire   [0:0] ddr_V_ARUSER;
wire    ddr_V_RVALID;
reg    ddr_V_RREADY;
wire   [127:0] ddr_V_RDATA;
wire    ddr_V_RLAST;
wire   [0:0] ddr_V_RID;
wire   [0:0] ddr_V_RUSER;
wire   [1:0] ddr_V_RRESP;
wire    ddr_V_BVALID;
reg    ddr_V_BREADY;
wire   [1:0] ddr_V_BRESP;
wire   [0:0] ddr_V_BID;
wire   [0:0] ddr_V_BUSER;
reg    ap_sig_bdd_250;
wire   [31:0] sourceAddressLocal_2_fu_236_p1;
wire   [31:0] destinationAddressLocal_2_fu_253_p1;
wire   [31:0] tmp_fu_257_p2;
reg   [31:0] tmp_reg_333;
wire   [0:0] exitcond_fu_262_p2;
reg    ap_sig_ioackin_ddr_V_ARREADY;
wire   [31:0] sourceAddressLocal_1_fu_278_p2;
reg   [31:0] sourceAddressLocal_1_reg_347;
reg   [127:0] data_V_reg_352;
wire   [127:0] grp_aestest_fu_167_ap_return;
reg   [127:0] encrypted_data_V_reg_357;
reg    ap_sig_ioackin_ddr_V_AWREADY;
reg    ap_sig_ioackin_ddr_V_WREADY;
wire   [31:0] destinationAddressLocal_1_fu_295_p2;
reg   [31:0] destinationAddressLocal_1_reg_367;
reg    grp_aestest_fu_167_ap_rst;
wire    grp_aestest_fu_167_ap_start;
wire    grp_aestest_fu_167_ap_done;
wire    grp_aestest_fu_167_ap_idle;
wire    grp_aestest_fu_167_ap_ready;
wire    grp_aestest_fu_167_ap_ce;
wire   [127:0] grp_aestest_fu_167_inptext_V_read;
wire   [127:0] grp_aestest_fu_167_key_V_read;
reg   [31:0] sourceAddressLocal1_reg_147;
reg   [31:0] destinationAddressLocal1_reg_156;
reg    grp_aestest_fu_167_ap_start_ap_start_reg = 1'b0;
reg   [4:0] ap_NS_fsm;
wire   [63:0] tmp_1_fu_267_p1;
wire   [63:0] tmp_2_fu_284_p1;
reg    ap_reg_ioackin_ddr_V_ARREADY = 1'b0;
reg    ap_reg_ioackin_ddr_V_AWREADY = 1'b0;
reg    ap_reg_ioackin_ddr_V_WREADY = 1'b0;
reg   [31:0] sourceAddress_assign_fu_100;
reg   [31:0] destinationAddress_assign_fu_104;
wire   [27:0] sourceAddressLocal_fu_226_p4;
wire   [27:0] destinationAddressLocal_fu_243_p4;
reg    ap_sig_bdd_1781;


aes_AXILiteS_s_axi #(
    .C_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
aes_AXILiteS_s_axi_U(
    .AWVALID( s_axi_AXILiteS_AWVALID ),
    .AWREADY( s_axi_AXILiteS_AWREADY ),
    .AWADDR( s_axi_AXILiteS_AWADDR ),
    .WVALID( s_axi_AXILiteS_WVALID ),
    .WREADY( s_axi_AXILiteS_WREADY ),
    .WDATA( s_axi_AXILiteS_WDATA ),
    .WSTRB( s_axi_AXILiteS_WSTRB ),
    .ARVALID( s_axi_AXILiteS_ARVALID ),
    .ARREADY( s_axi_AXILiteS_ARREADY ),
    .ARADDR( s_axi_AXILiteS_ARADDR ),
    .RVALID( s_axi_AXILiteS_RVALID ),
    .RREADY( s_axi_AXILiteS_RREADY ),
    .RDATA( s_axi_AXILiteS_RDATA ),
    .RRESP( s_axi_AXILiteS_RRESP ),
    .BVALID( s_axi_AXILiteS_BVALID ),
    .BREADY( s_axi_AXILiteS_BREADY ),
    .BRESP( s_axi_AXILiteS_BRESP ),
    .ACLK( ap_clk ),
    .ARESETN( ap_rst_n ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .ap_return( ap_return ),
    .sourceAddress( sourceAddress ),
    .sourceAddress_ap_vld( sourceAddress_ap_vld ),
    .key_in_V( key_in_V ),
    .key_in_V_ap_vld( key_in_V_ap_vld ),
    .destinationAddress( destinationAddress ),
    .destinationAddress_ap_vld( destinationAddress_ap_vld ),
    .length_r( length_r ),
    .length_r_ap_vld( length_r_ap_vld )
);

aes_ddr_V_m_axi #(
    .USER_DW( 128 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 2 ),
    .C_ID_WIDTH( C_M_AXI_DDR_V_ID_WIDTH ),
    .C_ADDR_WIDTH( C_M_AXI_DDR_V_ADDR_WIDTH ),
    .C_DATA_WIDTH( C_M_AXI_DDR_V_DATA_WIDTH ),
    .C_AWUSER_WIDTH( C_M_AXI_DDR_V_AWUSER_WIDTH ),
    .C_ARUSER_WIDTH( C_M_AXI_DDR_V_ARUSER_WIDTH ),
    .C_WUSER_WIDTH( C_M_AXI_DDR_V_WUSER_WIDTH ),
    .C_RUSER_WIDTH( C_M_AXI_DDR_V_RUSER_WIDTH ),
    .C_BUSER_WIDTH( C_M_AXI_DDR_V_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_DDR_V_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_DDR_V_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_DDR_V_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_DDR_V_CACHE_VALUE ))
aes_ddr_V_m_axi_U(
    .AWVALID( m_axi_ddr_V_AWVALID ),
    .AWREADY( m_axi_ddr_V_AWREADY ),
    .AWADDR( m_axi_ddr_V_AWADDR ),
    .AWID( m_axi_ddr_V_AWID ),
    .AWLEN( m_axi_ddr_V_AWLEN ),
    .AWSIZE( m_axi_ddr_V_AWSIZE ),
    .AWBURST( m_axi_ddr_V_AWBURST ),
    .AWLOCK( m_axi_ddr_V_AWLOCK ),
    .AWCACHE( m_axi_ddr_V_AWCACHE ),
    .AWPROT( m_axi_ddr_V_AWPROT ),
    .AWQOS( m_axi_ddr_V_AWQOS ),
    .AWREGION( m_axi_ddr_V_AWREGION ),
    .AWUSER( m_axi_ddr_V_AWUSER ),
    .WVALID( m_axi_ddr_V_WVALID ),
    .WREADY( m_axi_ddr_V_WREADY ),
    .WDATA( m_axi_ddr_V_WDATA ),
    .WSTRB( m_axi_ddr_V_WSTRB ),
    .WLAST( m_axi_ddr_V_WLAST ),
    .WID( m_axi_ddr_V_WID ),
    .WUSER( m_axi_ddr_V_WUSER ),
    .ARVALID( m_axi_ddr_V_ARVALID ),
    .ARREADY( m_axi_ddr_V_ARREADY ),
    .ARADDR( m_axi_ddr_V_ARADDR ),
    .ARID( m_axi_ddr_V_ARID ),
    .ARLEN( m_axi_ddr_V_ARLEN ),
    .ARSIZE( m_axi_ddr_V_ARSIZE ),
    .ARBURST( m_axi_ddr_V_ARBURST ),
    .ARLOCK( m_axi_ddr_V_ARLOCK ),
    .ARCACHE( m_axi_ddr_V_ARCACHE ),
    .ARPROT( m_axi_ddr_V_ARPROT ),
    .ARQOS( m_axi_ddr_V_ARQOS ),
    .ARREGION( m_axi_ddr_V_ARREGION ),
    .ARUSER( m_axi_ddr_V_ARUSER ),
    .RVALID( m_axi_ddr_V_RVALID ),
    .RREADY( m_axi_ddr_V_RREADY ),
    .RDATA( m_axi_ddr_V_RDATA ),
    .RLAST( m_axi_ddr_V_RLAST ),
    .RID( m_axi_ddr_V_RID ),
    .RUSER( m_axi_ddr_V_RUSER ),
    .RRESP( m_axi_ddr_V_RRESP ),
    .BVALID( m_axi_ddr_V_BVALID ),
    .BREADY( m_axi_ddr_V_BREADY ),
    .BRESP( m_axi_ddr_V_BRESP ),
    .BID( m_axi_ddr_V_BID ),
    .BUSER( m_axi_ddr_V_BUSER ),
    .ACLK( ap_clk ),
    .ARESETN( ap_rst_n ),
    .I_ARVALID( ddr_V_ARVALID ),
    .I_ARREADY( ddr_V_ARREADY ),
    .I_ARADDR( ddr_V_ARADDR ),
    .I_ARID( ddr_V_ARID ),
    .I_ARLEN( ddr_V_ARLEN ),
    .I_ARSIZE( ddr_V_ARSIZE ),
    .I_ARLOCK( ddr_V_ARLOCK ),
    .I_ARCACHE( ddr_V_ARCACHE ),
    .I_ARQOS( ddr_V_ARQOS ),
    .I_ARPROT( ddr_V_ARPROT ),
    .I_ARUSER( ddr_V_ARUSER ),
    .I_ARBURST( ddr_V_ARBURST ),
    .I_ARREGION( ddr_V_ARREGION ),
    .I_RVALID( ddr_V_RVALID ),
    .I_RREADY( ddr_V_RREADY ),
    .I_RDATA( ddr_V_RDATA ),
    .I_RID( ddr_V_RID ),
    .I_RUSER( ddr_V_RUSER ),
    .I_RRESP( ddr_V_RRESP ),
    .I_RLAST( ddr_V_RLAST ),
    .I_AWVALID( ddr_V_AWVALID ),
    .I_AWREADY( ddr_V_AWREADY ),
    .I_AWADDR( ddr_V_AWADDR ),
    .I_AWID( ddr_V_AWID ),
    .I_AWLEN( ddr_V_AWLEN ),
    .I_AWSIZE( ddr_V_AWSIZE ),
    .I_AWLOCK( ddr_V_AWLOCK ),
    .I_AWCACHE( ddr_V_AWCACHE ),
    .I_AWQOS( ddr_V_AWQOS ),
    .I_AWPROT( ddr_V_AWPROT ),
    .I_AWUSER( ddr_V_AWUSER ),
    .I_AWBURST( ddr_V_AWBURST ),
    .I_AWREGION( ddr_V_AWREGION ),
    .I_WVALID( ddr_V_WVALID ),
    .I_WREADY( ddr_V_WREADY ),
    .I_WDATA( ddr_V_WDATA ),
    .I_WID( ddr_V_WID ),
    .I_WUSER( ddr_V_WUSER ),
    .I_WLAST( ddr_V_WLAST ),
    .I_WSTRB( ddr_V_WSTRB ),
    .I_BVALID( ddr_V_BVALID ),
    .I_BREADY( ddr_V_BREADY ),
    .I_BRESP( ddr_V_BRESP ),
    .I_BID( ddr_V_BID ),
    .I_BUSER( ddr_V_BUSER )
);

aestest grp_aestest_fu_167(
    .ap_clk( ap_clk ),
    .ap_rst( grp_aestest_fu_167_ap_rst ),
    .ap_start( grp_aestest_fu_167_ap_start ),
    .ap_done( grp_aestest_fu_167_ap_done ),
    .ap_idle( grp_aestest_fu_167_ap_idle ),
    .ap_ready( grp_aestest_fu_167_ap_ready ),
    .ap_ce( grp_aestest_fu_167_ap_ce ),
    .inptext_V_read( grp_aestest_fu_167_inptext_V_read ),
    .key_V_read( grp_aestest_fu_167_key_V_read ),
    .ap_return( grp_aestest_fu_167_ap_return )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst_n == 1'b0) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_ddr_V_ARREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_ddr_V_ARREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_ddr_V_ARREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_1781) begin
            if (~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY))) begin
                ap_reg_ioackin_ddr_V_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ddr_V_ARREADY)) begin
                ap_reg_ioackin_ddr_V_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_ddr_V_AWREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_ddr_V_AWREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_ddr_V_AWREADY <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_ddr_V_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_ddr_V_WREADY))) begin
                ap_reg_ioackin_ddr_V_AWREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ddr_V_AWREADY)) begin
                ap_reg_ioackin_ddr_V_AWREADY <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_ddr_V_WREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_ddr_V_WREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_ddr_V_WREADY <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_ddr_V_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_ddr_V_WREADY))) begin
                ap_reg_ioackin_ddr_V_WREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ddr_V_WREADY)) begin
                ap_reg_ioackin_ddr_V_WREADY <= ap_const_logic_1;
            end
        end
    end
end

/// destinationAddress_ap_vld_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_destinationAddress_ap_vld_preg
    if (ap_rst_n == 1'b0) begin
        destinationAddress_ap_vld_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)) & ~(exitcond_fu_262_p2 == ap_const_lv1_0))) begin
            destinationAddress_ap_vld_preg <= ap_const_logic_0;
        end else if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == destinationAddress_ap_vld))) begin
            destinationAddress_ap_vld_preg <= destinationAddress_ap_vld;
        end
    end
end

/// destinationAddress_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_destinationAddress_preg
    if (ap_rst_n == 1'b0) begin
        destinationAddress_preg <= ap_const_lv32_0;
    end else begin
        if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == destinationAddress_ap_vld))) begin
            destinationAddress_preg <= destinationAddress;
        end
    end
end

/// grp_aestest_fu_167_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_aestest_fu_167_ap_start_ap_start_reg
    if (ap_rst_n == 1'b0) begin
        grp_aestest_fu_167_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_ST_st5_fsm_4 == ap_NS_fsm))) begin
            grp_aestest_fu_167_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_aestest_fu_167_ap_ready)) begin
            grp_aestest_fu_167_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// key_in_V_ap_vld_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_key_in_V_ap_vld_preg
    if (ap_rst_n == 1'b0) begin
        key_in_V_ap_vld_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)) & ~(exitcond_fu_262_p2 == ap_const_lv1_0))) begin
            key_in_V_ap_vld_preg <= ap_const_logic_0;
        end else if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == key_in_V_ap_vld))) begin
            key_in_V_ap_vld_preg <= key_in_V_ap_vld;
        end
    end
end

/// key_in_V_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_key_in_V_preg
    if (ap_rst_n == 1'b0) begin
        key_in_V_preg <= ap_const_lv128_lc_1;
    end else begin
        if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == key_in_V_ap_vld))) begin
            key_in_V_preg <= key_in_V;
        end
    end
end

/// length_r_ap_vld_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_length_r_ap_vld_preg
    if (ap_rst_n == 1'b0) begin
        length_r_ap_vld_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)) & ~(exitcond_fu_262_p2 == ap_const_lv1_0))) begin
            length_r_ap_vld_preg <= ap_const_logic_0;
        end else if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == length_r_ap_vld))) begin
            length_r_ap_vld_preg <= length_r_ap_vld;
        end
    end
end

/// length_r_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_length_r_preg
    if (ap_rst_n == 1'b0) begin
        length_r_preg <= ap_const_lv32_0;
    end else begin
        if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == length_r_ap_vld))) begin
            length_r_preg <= length_r;
        end
    end
end

/// sourceAddress_ap_vld_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_sourceAddress_ap_vld_preg
    if (ap_rst_n == 1'b0) begin
        sourceAddress_ap_vld_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)) & ~(exitcond_fu_262_p2 == ap_const_lv1_0))) begin
            sourceAddress_ap_vld_preg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == sourceAddress_ap_vld) & ~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)))) begin
            sourceAddress_ap_vld_preg <= sourceAddress_ap_vld;
        end
    end
end

/// sourceAddress_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_sourceAddress_preg
    if (ap_rst_n == 1'b0) begin
        sourceAddress_preg <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == sourceAddress_ap_vld) & ~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)))) begin
            sourceAddress_preg <= sourceAddress;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st26_fsm_25 == ap_CS_fsm) & ~(ddr_V_BVALID == ap_const_logic_0))) begin
        destinationAddressLocal1_reg_156 <= destinationAddressLocal_1_reg_367;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        destinationAddressLocal1_reg_156 <= destinationAddressLocal_2_fu_253_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st26_fsm_25 == ap_CS_fsm) & ~(ddr_V_BVALID == ap_const_logic_0))) begin
        sourceAddressLocal1_reg_147 <= sourceAddressLocal_1_reg_347;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        sourceAddressLocal1_reg_147 <= sourceAddressLocal_2_fu_236_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ddr_V_RVALID == ap_const_logic_0))) begin
        data_V_reg_352 <= ddr_V_RDATA;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st25_fsm_24 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_ddr_V_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_ddr_V_WREADY)))) begin
        destinationAddressLocal_1_reg_367 <= destinationAddressLocal_1_fu_295_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_250)) begin
        destinationAddress_assign_fu_104 <= destinationAddress_in_sig;
        sourceAddress_assign_fu_100 <= sourceAddress_in_sig;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st24_fsm_23 == ap_CS_fsm)) begin
        encrypted_data_V_reg_357 <= grp_aestest_fu_167_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_262_p2 == ap_const_lv1_0) & ~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)))) begin
        sourceAddressLocal_1_reg_347 <= sourceAddressLocal_1_fu_278_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        tmp_reg_333 <= tmp_fu_257_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or exitcond_fu_262_p2 or ap_sig_ioackin_ddr_V_ARREADY)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)) & ~(exitcond_fu_262_p2 == ap_const_lv1_0))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond_fu_262_p2 or ap_sig_ioackin_ddr_V_ARREADY)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)) & ~(exitcond_fu_262_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_ddr_V_ARREADY assign process. ///
always @ (ddr_V_ARREADY or ap_reg_ioackin_ddr_V_ARREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_ddr_V_ARREADY)) begin
        ap_sig_ioackin_ddr_V_ARREADY = ddr_V_ARREADY;
    end else begin
        ap_sig_ioackin_ddr_V_ARREADY = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_ddr_V_AWREADY assign process. ///
always @ (ddr_V_AWREADY or ap_reg_ioackin_ddr_V_AWREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_ddr_V_AWREADY)) begin
        ap_sig_ioackin_ddr_V_AWREADY = ddr_V_AWREADY;
    end else begin
        ap_sig_ioackin_ddr_V_AWREADY = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_ddr_V_WREADY assign process. ///
always @ (ddr_V_WREADY or ap_reg_ioackin_ddr_V_WREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_ddr_V_WREADY)) begin
        ap_sig_ioackin_ddr_V_WREADY = ddr_V_WREADY;
    end else begin
        ap_sig_ioackin_ddr_V_WREADY = ap_const_logic_1;
    end
end

/// ddr_V_ARVALID assign process. ///
always @ (ap_CS_fsm or exitcond_fu_262_p2 or ap_reg_ioackin_ddr_V_ARREADY)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_reg_ioackin_ddr_V_ARREADY))) begin
        ddr_V_ARVALID = ap_const_logic_1;
    end else begin
        ddr_V_ARVALID = ap_const_logic_0;
    end
end

/// ddr_V_AWVALID assign process. ///
always @ (ap_CS_fsm or ap_reg_ioackin_ddr_V_AWREADY)
begin
    if (((ap_ST_st25_fsm_24 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ddr_V_AWREADY))) begin
        ddr_V_AWVALID = ap_const_logic_1;
    end else begin
        ddr_V_AWVALID = ap_const_logic_0;
    end
end

/// ddr_V_BREADY assign process. ///
always @ (ap_CS_fsm or ddr_V_BVALID)
begin
    if (((ap_ST_st26_fsm_25 == ap_CS_fsm) & ~(ddr_V_BVALID == ap_const_logic_0))) begin
        ddr_V_BREADY = ap_const_logic_1;
    end else begin
        ddr_V_BREADY = ap_const_logic_0;
    end
end

/// ddr_V_RREADY assign process. ///
always @ (ap_CS_fsm or ddr_V_RVALID)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ddr_V_RVALID == ap_const_logic_0))) begin
        ddr_V_RREADY = ap_const_logic_1;
    end else begin
        ddr_V_RREADY = ap_const_logic_0;
    end
end

/// ddr_V_WVALID assign process. ///
always @ (ap_CS_fsm or ap_reg_ioackin_ddr_V_WREADY)
begin
    if (((ap_ST_st25_fsm_24 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ddr_V_WREADY))) begin
        ddr_V_WVALID = ap_const_logic_1;
    end else begin
        ddr_V_WVALID = ap_const_logic_0;
    end
end

/// destinationAddress_ap_vld_in_sig assign process. ///
always @ (destinationAddress_ap_vld or destinationAddress_ap_vld_preg)
begin
    if ((ap_const_logic_1 == destinationAddress_ap_vld)) begin
        destinationAddress_ap_vld_in_sig = destinationAddress_ap_vld;
    end else begin
        destinationAddress_ap_vld_in_sig = destinationAddress_ap_vld_preg;
    end
end

/// destinationAddress_in_sig assign process. ///
always @ (destinationAddress or destinationAddress_preg or destinationAddress_ap_vld)
begin
    if ((ap_const_logic_1 == destinationAddress_ap_vld)) begin
        destinationAddress_in_sig = destinationAddress;
    end else begin
        destinationAddress_in_sig = destinationAddress_preg;
    end
end

/// key_in_V_ap_vld_in_sig assign process. ///
always @ (key_in_V_ap_vld or key_in_V_ap_vld_preg)
begin
    if ((ap_const_logic_1 == key_in_V_ap_vld)) begin
        key_in_V_ap_vld_in_sig = key_in_V_ap_vld;
    end else begin
        key_in_V_ap_vld_in_sig = key_in_V_ap_vld_preg;
    end
end

/// key_in_V_in_sig assign process. ///
always @ (key_in_V or key_in_V_preg or key_in_V_ap_vld)
begin
    if ((ap_const_logic_1 == key_in_V_ap_vld)) begin
        key_in_V_in_sig = key_in_V;
    end else begin
        key_in_V_in_sig = key_in_V_preg;
    end
end

/// length_r_ap_vld_in_sig assign process. ///
always @ (length_r_ap_vld or length_r_ap_vld_preg)
begin
    if ((ap_const_logic_1 == length_r_ap_vld)) begin
        length_r_ap_vld_in_sig = length_r_ap_vld;
    end else begin
        length_r_ap_vld_in_sig = length_r_ap_vld_preg;
    end
end

/// length_r_in_sig assign process. ///
always @ (length_r or length_r_preg or length_r_ap_vld)
begin
    if ((ap_const_logic_1 == length_r_ap_vld)) begin
        length_r_in_sig = length_r;
    end else begin
        length_r_in_sig = length_r_preg;
    end
end

/// sourceAddress_ap_vld_in_sig assign process. ///
always @ (sourceAddress_ap_vld or sourceAddress_ap_vld_preg)
begin
    if ((ap_const_logic_1 == sourceAddress_ap_vld)) begin
        sourceAddress_ap_vld_in_sig = sourceAddress_ap_vld;
    end else begin
        sourceAddress_ap_vld_in_sig = sourceAddress_ap_vld_preg;
    end
end

/// sourceAddress_in_sig assign process. ///
always @ (sourceAddress or sourceAddress_preg or sourceAddress_ap_vld)
begin
    if ((ap_const_logic_1 == sourceAddress_ap_vld)) begin
        sourceAddress_in_sig = sourceAddress;
    end else begin
        sourceAddress_in_sig = sourceAddress_preg;
    end
end
always @ (ap_CS_fsm or ddr_V_RVALID or ddr_V_BVALID or ap_sig_bdd_250 or exitcond_fu_262_p2 or ap_sig_ioackin_ddr_V_ARREADY or ap_sig_ioackin_ddr_V_AWREADY or ap_sig_ioackin_ddr_V_WREADY)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_250) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if ((~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)) & ~(exitcond_fu_262_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((exitcond_fu_262_p2 == ap_const_lv1_0) & ~((exitcond_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ddr_V_ARREADY)))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ddr_V_RVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st23_fsm_22;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st25_fsm_24;
        ap_ST_st25_fsm_24 : 
            if (~((ap_const_logic_0 == ap_sig_ioackin_ddr_V_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_ddr_V_WREADY))) begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end
        ap_ST_st26_fsm_25 : 
            if (~(ddr_V_BVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ap_return = ap_const_lv1_1;

/// ap_sig_bdd_1781 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_262_p2)
begin
    ap_sig_bdd_1781 = ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond_fu_262_p2 == ap_const_lv1_0));
end

/// ap_sig_bdd_250 assign process. ///
always @ (ap_start or sourceAddress_ap_vld_in_sig or key_in_V_ap_vld_in_sig or destinationAddress_ap_vld_in_sig or length_r_ap_vld_in_sig)
begin
    ap_sig_bdd_250 = ((length_r_ap_vld_in_sig == ap_const_logic_0) | (destinationAddress_ap_vld_in_sig == ap_const_logic_0) | (sourceAddress_ap_vld_in_sig == ap_const_logic_0) | (key_in_V_ap_vld_in_sig == ap_const_logic_0) | (ap_start == ap_const_logic_0));
end
assign ddr_V_ARADDR = tmp_1_fu_267_p1;
assign ddr_V_ARBURST = ap_const_lv2_0;
assign ddr_V_ARCACHE = ap_const_lv4_0;
assign ddr_V_ARID = ap_const_lv1_0;
assign ddr_V_ARLEN = ap_const_lv32_1;
assign ddr_V_ARLOCK = ap_const_lv2_0;
assign ddr_V_ARPROT = ap_const_lv3_0;
assign ddr_V_ARQOS = ap_const_lv4_0;
assign ddr_V_ARREGION = ap_const_lv4_0;
assign ddr_V_ARSIZE = ap_const_lv3_0;
assign ddr_V_ARUSER = ap_const_lv1_0;
assign ddr_V_AWADDR = tmp_2_fu_284_p1;
assign ddr_V_AWBURST = ap_const_lv2_0;
assign ddr_V_AWCACHE = ap_const_lv4_0;
assign ddr_V_AWID = ap_const_lv1_0;
assign ddr_V_AWLEN = ap_const_lv32_1;
assign ddr_V_AWLOCK = ap_const_lv2_0;
assign ddr_V_AWPROT = ap_const_lv3_0;
assign ddr_V_AWQOS = ap_const_lv4_0;
assign ddr_V_AWREGION = ap_const_lv4_0;
assign ddr_V_AWSIZE = ap_const_lv3_0;
assign ddr_V_AWUSER = ap_const_lv1_0;
assign ddr_V_WDATA = encrypted_data_V_reg_357;
assign ddr_V_WID = ap_const_lv1_0;
assign ddr_V_WLAST = ap_const_logic_0;
assign ddr_V_WSTRB = ap_const_lv16_FFFF;
assign ddr_V_WUSER = ap_const_lv1_0;
assign destinationAddressLocal_1_fu_295_p2 = (destinationAddressLocal1_reg_156 + ap_const_lv32_1);
assign destinationAddressLocal_2_fu_253_p1 = $unsigned(destinationAddressLocal_fu_243_p4);
assign destinationAddressLocal_fu_243_p4 = {{destinationAddress_assign_fu_104[ap_const_lv32_1F : ap_const_lv32_4]}};
assign exitcond_fu_262_p2 = (sourceAddressLocal1_reg_147 == tmp_reg_333? 1'b1: 1'b0);
assign grp_aestest_fu_167_ap_ce = ap_const_logic_1;

/// grp_aestest_fu_167_ap_rst assign process. ///
always @ (ap_rst_n)
begin
    grp_aestest_fu_167_ap_rst = ~ap_rst_n;
end
assign grp_aestest_fu_167_ap_start = grp_aestest_fu_167_ap_start_ap_start_reg;
assign grp_aestest_fu_167_inptext_V_read = data_V_reg_352;
assign grp_aestest_fu_167_key_V_read = key_in_V_in_sig;
assign sourceAddressLocal_1_fu_278_p2 = (sourceAddressLocal1_reg_147 + ap_const_lv32_1);
assign sourceAddressLocal_2_fu_236_p1 = $unsigned(sourceAddressLocal_fu_226_p4);
assign sourceAddressLocal_fu_226_p4 = {{sourceAddress_assign_fu_100[ap_const_lv32_1F : ap_const_lv32_4]}};
assign tmp_1_fu_267_p1 = $unsigned(sourceAddressLocal1_reg_147);
assign tmp_2_fu_284_p1 = $unsigned(destinationAddressLocal1_reg_156);
assign tmp_fu_257_p2 = (sourceAddressLocal_2_fu_236_p1 + length_r_in_sig);


endmodule //aes

