

================================================================
== Vitis HLS Report for 'cnn_top'
================================================================
* Date:           Fri Jul 18 13:03:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.071 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  2439577|  2439577|  24.569 ms|  24.569 ms|  2439575|  2439575|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                      |                           |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |               Instance               |           Module          |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |call_ln231_entry_proc_fu_226          |entry_proc                 |        0|        0|       0 ns|       0 ns|        0|        0|                                              no|
        |grp_read_input_top_fu_233             |read_input_top             |     1032|     1032|  10.320 us|  10.320 us|     1024|     1024|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_4_fu_242                  |compute_4                  |    43627|    43627|   0.436 ms|   0.436 ms|    43627|    43627|                                              no|
        |grp_compute_3_fu_254                  |compute_3                  |  2439574|  2439574|  24.569 ms|  24.569 ms|  2439574|  2439574|                                              no|
        |grp_compute_1_fu_266                  |compute_1                  |    24583|    24583|   0.246 ms|   0.246 ms|    24583|    24583|                                              no|
        |grp_compute_2_fu_272                  |compute_2                  |   623750|   623750|   6.282 ms|   6.282 ms|   623750|   623750|                                              no|
        |grp_compute_fu_284                    |compute                    |     6151|     6151|  61.510 us|  61.510 us|     6151|     6151|                                              no|
        |grp_Block_entry_gmem1_wr_proc_fu_290  |Block_entry_gmem1_wr_proc  |     1554|     1554|  15.540 us|  15.540 us|     1554|     1554|                                              no|
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%conv3_bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %conv3_bias" [cnn_layer.cpp:231]   --->   Operation 15 'read' 'conv3_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %conv3_weights" [cnn_layer.cpp:231]   --->   Operation 16 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%conv2_bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %conv2_bias" [cnn_layer.cpp:231]   --->   Operation 17 'read' 'conv2_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %conv2_weights" [cnn_layer.cpp:231]   --->   Operation 18 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%conv1_bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %conv1_bias" [cnn_layer.cpp:231]   --->   Operation 19 'read' 'conv1_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %conv1_weights" [cnn_layer.cpp:231]   --->   Operation 20 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%output_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %output_r" [cnn_layer.cpp:231]   --->   Operation 21 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%input_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_r" [cnn_layer.cpp:231]   --->   Operation 22 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_r_c = alloca i32 1" [cnn_layer.cpp:231]   --->   Operation 23 'alloca' 'output_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_s = alloca i32 1" [cnn_layer.cpp:219]   --->   Operation 24 'alloca' 'input_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_out = alloca i32 1" [cnn_layer.cpp:221]   --->   Operation 25 'alloca' 'conv1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8192> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv2_out = alloca i32 1" [cnn_layer.cpp:223]   --->   Operation 26 'alloca' 'conv2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8192> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pool1_out = alloca i32 1" [cnn_layer.cpp:225]   --->   Operation 27 'alloca' 'pool1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2048> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv3_out = alloca i32 1" [cnn_layer.cpp:227]   --->   Operation 28 'alloca' 'conv3_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2048> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_s = alloca i32 1" [cnn_layer.cpp:229]   --->   Operation 29 'alloca' 'output_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_1 : Operation 30 [1/1] (3.24ns)   --->   "%call_ln231 = call void @entry_proc, i32 %output_r_read, i32 %output_r_c" [cnn_layer.cpp:231]   --->   Operation 30 'call' 'call_ln231' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln233 = call void @read_input_top, i16 %gmem0, i32 %input_r_read, i16 %input_s" [cnn_layer.cpp:233]   --->   Operation 31 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln233 = call void @read_input_top, i16 %gmem0, i32 %input_r_read, i16 %input_s" [cnn_layer.cpp:233]   --->   Operation 32 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [2/2] (7.30ns)   --->   "%call_ln236 = call void @compute.4, i16 %gmem2, i32 %conv1_weights_read, i16 %gmem3, i32 %conv1_bias_read, i16 %input_s, i16 %conv1_out" [cnn_layer.cpp:236]   --->   Operation 33 'call' 'call_ln236' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln236 = call void @compute.4, i16 %gmem2, i32 %conv1_weights_read, i16 %gmem3, i32 %conv1_bias_read, i16 %input_s, i16 %conv1_out" [cnn_layer.cpp:236]   --->   Operation 34 'call' 'call_ln236' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 35 [2/2] (7.30ns)   --->   "%call_ln239 = call void @compute.3, i16 %gmem4, i32 %conv2_weights_read, i16 %gmem5, i32 %conv2_bias_read, i16 %conv1_out, i16 %conv2_out" [cnn_layer.cpp:239]   --->   Operation 35 'call' 'call_ln239' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln239 = call void @compute.3, i16 %gmem4, i32 %conv2_weights_read, i16 %gmem5, i32 %conv2_bias_read, i16 %conv1_out, i16 %conv2_out" [cnn_layer.cpp:239]   --->   Operation 36 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln242 = call void @compute.1, i16 %conv2_out, i16 %pool1_out" [cnn_layer.cpp:242]   --->   Operation 37 'call' 'call_ln242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln242 = call void @compute.1, i16 %conv2_out, i16 %pool1_out" [cnn_layer.cpp:242]   --->   Operation 38 'call' 'call_ln242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 39 [2/2] (7.30ns)   --->   "%call_ln245 = call void @compute.2, i16 %gmem6, i32 %conv3_weights_read, i16 %gmem7, i32 %conv3_bias_read, i16 %pool1_out, i16 %conv3_out" [cnn_layer.cpp:245]   --->   Operation 39 'call' 'call_ln245' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln245 = call void @compute.2, i16 %gmem6, i32 %conv3_weights_read, i16 %gmem7, i32 %conv3_bias_read, i16 %pool1_out, i16 %conv3_out" [cnn_layer.cpp:245]   --->   Operation 40 'call' 'call_ln245' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln248 = call void @compute, i16 %conv3_out, i16 %output_s" [cnn_layer.cpp:248]   --->   Operation 41 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln248 = call void @compute, i16 %conv3_out, i16 %output_s" [cnn_layer.cpp:248]   --->   Operation 42 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln250 = call void @Block_entry_gmem1_wr_proc, i32 %output_r_c, i16 %gmem1, i16 %output_s" [cnn_layer.cpp:250]   --->   Operation 43 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @output_r_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i32 %output_r_c, i32 %output_r_c" [cnn_layer.cpp:231]   --->   Operation 44 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln231 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [cnn_layer.cpp:231]   --->   Operation 45 'specinterface' 'specinterface_ln231' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln231 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13" [cnn_layer.cpp:231]   --->   Operation 46 'specdataflowpipeline' 'specdataflowpipeline_ln231' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%spectopmodule_ln203 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cnn_layer.cpp:203]   --->   Operation 47 'spectopmodule' 'spectopmodule_ln203' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 256, void @empty_12, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 512, void @empty_5, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem3, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem3"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem4"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem5, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem5"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem6, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem6"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem7, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_18, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem7"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_21, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_14, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_26, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_bias, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_27, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_bias, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_28, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_bias, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_29, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_bias, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_10, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_bias, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_bias, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @input_s_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i16 %input_s, i16 %input_s"   --->   Operation 81 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @conv1_out_str, i32 1, void @p_str, void @p_str, i32 8192, i32 8192, i16 %conv1_out, i16 %conv1_out"   --->   Operation 83 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2_out_str, i32 1, void @p_str, void @p_str, i32 8192, i32 8192, i16 %conv2_out, i16 %conv2_out"   --->   Operation 85 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv2_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @pool1_out_str, i32 1, void @p_str, void @p_str, i32 2048, i32 2048, i16 %pool1_out, i16 %pool1_out"   --->   Operation 87 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @conv3_out_str, i32 1, void @p_str, void @p_str, i32 2048, i32 2048, i16 %conv3_out, i16 %conv3_out"   --->   Operation 89 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv3_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @output_s_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i16 %output_s, i16 %output_s"   --->   Operation 91 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln250 = call void @Block_entry_gmem1_wr_proc, i32 %output_r_c, i16 %gmem1, i16 %output_s" [cnn_layer.cpp:250]   --->   Operation 93 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln252 = ret" [cnn_layer.cpp:252]   --->   Operation 94 'ret' 'ret_ln252' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv3_bias_read            (read                ) [ 001111111110000]
conv3_weights_read         (read                ) [ 001111111110000]
conv2_bias_read            (read                ) [ 001111100000000]
conv2_weights_read         (read                ) [ 001111100000000]
conv1_bias_read            (read                ) [ 001110000000000]
conv1_weights_read         (read                ) [ 001110000000000]
output_r_read              (read                ) [ 000000000000000]
input_r_read               (read                ) [ 001000000000000]
output_r_c                 (alloca              ) [ 011111111111111]
input_s                    (alloca              ) [ 011111111111111]
conv1_out                  (alloca              ) [ 001111111111111]
conv2_out                  (alloca              ) [ 001111111111111]
pool1_out                  (alloca              ) [ 001111111111111]
conv3_out                  (alloca              ) [ 001111111111111]
output_s                   (alloca              ) [ 001111111111111]
call_ln231                 (call                ) [ 000000000000000]
call_ln233                 (call                ) [ 000000000000000]
call_ln236                 (call                ) [ 000000000000000]
call_ln239                 (call                ) [ 000000000000000]
call_ln242                 (call                ) [ 000000000000000]
call_ln245                 (call                ) [ 000000000000000]
call_ln248                 (call                ) [ 000000000000000]
empty                      (specchannel         ) [ 000000000000000]
specinterface_ln231        (specinterface       ) [ 000000000000000]
specdataflowpipeline_ln231 (specdataflowpipeline) [ 000000000000000]
spectopmodule_ln203        (spectopmodule       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_79                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_80                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_81                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_82                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_83                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_84                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
call_ln250                 (call                ) [ 000000000000000]
ret_ln252                  (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_weights">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_bias">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_bias"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_weights">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_bias"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv3_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv3_bias">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_bias"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_input_top"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute.4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute.3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute.2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_gmem1_wr_proc"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_s_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_out_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_s_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="output_r_c_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_r_c/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_s_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv1_out_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_out/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv2_out_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_out/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="pool1_out_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_out/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv3_out_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_out/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv3_bias_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_bias_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv3_weights_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv2_bias_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_bias_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="conv2_weights_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv1_bias_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_bias_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv1_weights_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="output_r_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_r_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="call_ln231_entry_proc_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln231/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_read_input_top_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="16" slack="0"/>
<pin id="238" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln233/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_compute_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="2"/>
<pin id="246" dir="0" index="3" bw="16" slack="0"/>
<pin id="247" dir="0" index="4" bw="32" slack="2"/>
<pin id="248" dir="0" index="5" bw="16" slack="2"/>
<pin id="249" dir="0" index="6" bw="16" slack="2"/>
<pin id="250" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln236/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_compute_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="4"/>
<pin id="258" dir="0" index="3" bw="16" slack="0"/>
<pin id="259" dir="0" index="4" bw="32" slack="4"/>
<pin id="260" dir="0" index="5" bw="16" slack="4"/>
<pin id="261" dir="0" index="6" bw="16" slack="4"/>
<pin id="262" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln239/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_compute_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="6"/>
<pin id="269" dir="0" index="2" bw="16" slack="6"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln242/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_compute_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="8"/>
<pin id="276" dir="0" index="3" bw="16" slack="0"/>
<pin id="277" dir="0" index="4" bw="32" slack="8"/>
<pin id="278" dir="0" index="5" bw="16" slack="8"/>
<pin id="279" dir="0" index="6" bw="16" slack="8"/>
<pin id="280" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln245/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_compute_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="10"/>
<pin id="287" dir="0" index="2" bw="16" slack="10"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln248/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_Block_entry_gmem1_wr_proc_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="12"/>
<pin id="293" dir="0" index="2" bw="16" slack="0"/>
<pin id="294" dir="0" index="3" bw="16" slack="12"/>
<pin id="295" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln250/13 "/>
</bind>
</comp>

<comp id="298" class="1005" name="conv3_bias_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="8"/>
<pin id="300" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="conv3_bias_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="conv3_weights_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="8"/>
<pin id="305" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="conv2_bias_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="4"/>
<pin id="310" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv2_bias_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="conv2_weights_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="4"/>
<pin id="315" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="conv1_bias_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2"/>
<pin id="320" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv1_bias_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="conv1_weights_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2"/>
<pin id="325" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="328" class="1005" name="input_r_read_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="333" class="1005" name="output_r_c_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="output_r_c "/>
</bind>
</comp>

<comp id="339" class="1005" name="input_s_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="input_s "/>
</bind>
</comp>

<comp id="345" class="1005" name="conv1_out_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="2"/>
<pin id="347" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv1_out "/>
</bind>
</comp>

<comp id="351" class="1005" name="conv2_out_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="4"/>
<pin id="353" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv2_out "/>
</bind>
</comp>

<comp id="357" class="1005" name="pool1_out_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="6"/>
<pin id="359" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="pool1_out "/>
</bind>
</comp>

<comp id="363" class="1005" name="conv3_out_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="8"/>
<pin id="365" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="conv3_out "/>
</bind>
</comp>

<comp id="369" class="1005" name="output_s_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="10"/>
<pin id="371" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="output_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="214" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="220" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="8" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="2" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="178" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="306"><net_src comp="184" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="311"><net_src comp="190" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="254" pin=4"/></net>

<net id="316"><net_src comp="196" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="321"><net_src comp="202" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="326"><net_src comp="208" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="331"><net_src comp="220" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="336"><net_src comp="150" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="342"><net_src comp="154" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="233" pin=3"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="348"><net_src comp="158" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="254" pin=5"/></net>

<net id="354"><net_src comp="162" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="254" pin=6"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="360"><net_src comp="166" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="272" pin=5"/></net>

<net id="366"><net_src comp="170" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="272" pin=6"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="372"><net_src comp="174" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="290" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {13 14 }
 - Input state : 
	Port: cnn_top : gmem0 | {1 2 }
	Port: cnn_top : gmem2 | {3 4 }
	Port: cnn_top : gmem3 | {3 4 }
	Port: cnn_top : gmem4 | {5 6 }
	Port: cnn_top : gmem5 | {5 6 }
	Port: cnn_top : gmem6 | {9 10 }
	Port: cnn_top : gmem7 | {9 10 }
	Port: cnn_top : input_r | {1 }
	Port: cnn_top : output_r | {1 }
	Port: cnn_top : conv1_weights | {1 }
	Port: cnn_top : conv1_bias | {1 }
	Port: cnn_top : conv2_weights | {1 }
	Port: cnn_top : conv2_bias | {1 }
	Port: cnn_top : conv3_weights | {1 }
	Port: cnn_top : conv3_bias | {1 }
  - Chain level:
	State 1
		call_ln231 : 1
		call_ln233 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|          |     call_ln231_entry_proc_fu_226     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       grp_read_input_top_fu_233      |    0    |    0    |  2.596  |    74   |    34   |    0    |
|          |         grp_compute_4_fu_242         |    8    |    10   | 59.4701 |   2767  |   2499  |    0    |
|   call   |         grp_compute_3_fu_254         |    40   |    1    | 13.0071 |   842   |   1399  |    0    |
|          |         grp_compute_1_fu_266         |    8    |    0    | 2.70429 |   173   |   340   |    0    |
|          |         grp_compute_2_fu_272         |    22   |    1    | 13.0071 |   805   |   1308  |    0    |
|          |          grp_compute_fu_284          |    2    |    0    | 2.70429 |   153   |   314   |    0    |
|          | grp_Block_entry_gmem1_wr_proc_fu_290 |    0    |    0    |    0    |   137   |    20   |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|          |      conv3_bias_read_read_fu_178     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    conv3_weights_read_read_fu_184    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      conv2_bias_read_read_fu_190     |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |    conv2_weights_read_read_fu_196    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      conv1_bias_read_read_fu_202     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    conv1_weights_read_read_fu_208    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       output_r_read_read_fu_214      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       input_r_read_read_fu_220       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                      |    80   |    12   | 93.4888 |   4951  |   5914  |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  conv1_bias_read_reg_318 |   32   |
|     conv1_out_reg_345    |   16   |
|conv1_weights_read_reg_323|   32   |
|  conv2_bias_read_reg_308 |   32   |
|     conv2_out_reg_351    |   16   |
|conv2_weights_read_reg_313|   32   |
|  conv3_bias_read_reg_298 |   32   |
|     conv3_out_reg_363    |   16   |
|conv3_weights_read_reg_303|   32   |
|   input_r_read_reg_328   |   32   |
|      input_s_reg_339     |   16   |
|    output_r_c_reg_333    |   32   |
|     output_s_reg_369     |   16   |
|     pool1_out_reg_357    |   16   |
+--------------------------+--------+
|           Total          |   352  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------||---------|
| grp_read_input_top_fu_233 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------|------|------|------|--------||---------||---------||---------|
|           Total           |      |      |      |   64   ||  1.298  ||    0    ||    9    |
|---------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   80   |   12   |   93   |  4951  |  5914  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    0   |    9   |    -   |
|  Register |    -   |    -   |    -   |   352  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   80   |   12   |   94   |  5303  |  5923  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
