Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr  2 22:35:34 2021
| Host         : DESKTOP-OFV538P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CortexM3_timing_summary_routed.rpt -pb CortexM3_timing_summary_routed.pb -rpx CortexM3_timing_summary_routed.rpx -warn_on_violation
| Design       : CortexM3
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 322 register/latch pins with no clock driven by root clock pin: SWCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 753 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.449        0.000                      0                11726        0.105        0.000                      0                11726        9.500        0.000                       0                  5238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.449        0.000                      0                 8728        0.105        0.000                      0                 8728        9.500        0.000                       0                  5238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      9.302        0.000                      0                 2998        0.368        0.000                      0                 2998  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Davm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.252ns  (logic 6.295ns (32.697%)  route 12.957ns (67.303%))
  Logic Levels:           35  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 r  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 f  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 f  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.488    15.293    ulogic/Foboz6_i_53_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I5_O)        0.264    15.557 r  ulogic/Foboz6_i_17/O
                         net (fo=1, routed)           0.775    16.332    ulogic/Foboz6_i_17_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    16.437 f  ulogic/Foboz6_i_5/O
                         net (fo=1, routed)           0.573    17.011    ulogic/Foboz6_i_5_n_0
    SLICE_X99Y100        LUT6 (Prop_lut6_I1_O)        0.105    17.116 r  ulogic/Foboz6_i_2/O
                         net (fo=3, routed)           0.616    17.731    ulogic/Foboz6_i_2_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.105    17.836 r  ulogic/data_valid_i_4/O
                         net (fo=32, routed)          0.665    18.501    ulogic/Nhonv6
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.108    18.609 f  ulogic/reg_mastlock_i_3/O
                         net (fo=3, routed)           0.810    19.419    ulogic/reg_mastlock_i_3_n_0
    SLICE_X80Y89         LUT6 (Prop_lut6_I1_O)        0.267    19.686 r  ulogic/S0mzz6_i_4/O
                         net (fo=2, routed)           0.467    20.153    ulogic/S0mzz6_i_4_n_0
    SLICE_X80Y89         LUT2 (Prop_lut2_I1_O)        0.105    20.258 f  ulogic/K1nzz6_i_4/O
                         net (fo=9, routed)           0.492    20.750    ulogic/K1nzz6_i_4_n_0
    SLICE_X67Y89         LUT5 (Prop_lut5_I3_O)        0.105    20.855 f  ulogic/Fvjzz6_i_7/O
                         net (fo=3, routed)           0.478    21.333    ulogic/Fvjzz6_i_7_n_0
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.127    21.460 f  ulogic/P5gzz6_i_3/O
                         net (fo=5, routed)           0.377    21.837    ulogic/P5gzz6_i_3_n_0
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.268    22.105 f  ulogic/Ndyf07_i_2/O
                         net (fo=33, routed)          0.613    22.719    ulogic/Ndyf07_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.105    22.824 r  ulogic/Dgyf07_i_5/O
                         net (fo=1, routed)           0.429    23.252    ulogic/Dgyf07_i_5_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    23.670 r  ulogic/Dgyf07_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.670    ulogic/Dgyf07_reg_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.768 r  ulogic/Pqyf07_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.768    ulogic/Pqyf07_reg_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.866 r  ulogic/Jytm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.866    ulogic/Jytm17_reg_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.964 r  ulogic/Z8um17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.964    ulogic/Z8um17_reg_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.062 r  ulogic/Pjum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.062    ulogic/Pjum17_reg_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.160 r  ulogic/Fuum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.160    ulogic/Fuum17_reg_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.258 r  ulogic/E2vm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.258    ulogic/E2vm17_reg_i_1_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.523 r  ulogic/Ucvm17_reg_i_1/O[1]
                         net (fo=1, routed)           0.000    24.523    ulogic/Ucvm17_reg_i_1_n_6
    SLICE_X63Y93         FDRE                                         r  ulogic/Davm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.286    24.664    ulogic/CLK50m_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  ulogic/Davm17_reg/C
                         clock pessimism              0.285    24.949    
                         clock uncertainty           -0.035    24.914    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.059    24.973    ulogic/Davm17_reg
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -24.523    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ucvm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 6.230ns (32.469%)  route 12.957ns (67.531%))
  Logic Levels:           35  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 r  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 f  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 f  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.488    15.293    ulogic/Foboz6_i_53_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I5_O)        0.264    15.557 r  ulogic/Foboz6_i_17/O
                         net (fo=1, routed)           0.775    16.332    ulogic/Foboz6_i_17_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    16.437 f  ulogic/Foboz6_i_5/O
                         net (fo=1, routed)           0.573    17.011    ulogic/Foboz6_i_5_n_0
    SLICE_X99Y100        LUT6 (Prop_lut6_I1_O)        0.105    17.116 r  ulogic/Foboz6_i_2/O
                         net (fo=3, routed)           0.616    17.731    ulogic/Foboz6_i_2_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.105    17.836 r  ulogic/data_valid_i_4/O
                         net (fo=32, routed)          0.665    18.501    ulogic/Nhonv6
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.108    18.609 f  ulogic/reg_mastlock_i_3/O
                         net (fo=3, routed)           0.810    19.419    ulogic/reg_mastlock_i_3_n_0
    SLICE_X80Y89         LUT6 (Prop_lut6_I1_O)        0.267    19.686 r  ulogic/S0mzz6_i_4/O
                         net (fo=2, routed)           0.467    20.153    ulogic/S0mzz6_i_4_n_0
    SLICE_X80Y89         LUT2 (Prop_lut2_I1_O)        0.105    20.258 f  ulogic/K1nzz6_i_4/O
                         net (fo=9, routed)           0.492    20.750    ulogic/K1nzz6_i_4_n_0
    SLICE_X67Y89         LUT5 (Prop_lut5_I3_O)        0.105    20.855 f  ulogic/Fvjzz6_i_7/O
                         net (fo=3, routed)           0.478    21.333    ulogic/Fvjzz6_i_7_n_0
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.127    21.460 f  ulogic/P5gzz6_i_3/O
                         net (fo=5, routed)           0.377    21.837    ulogic/P5gzz6_i_3_n_0
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.268    22.105 f  ulogic/Ndyf07_i_2/O
                         net (fo=33, routed)          0.613    22.719    ulogic/Ndyf07_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.105    22.824 r  ulogic/Dgyf07_i_5/O
                         net (fo=1, routed)           0.429    23.252    ulogic/Dgyf07_i_5_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    23.670 r  ulogic/Dgyf07_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.670    ulogic/Dgyf07_reg_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.768 r  ulogic/Pqyf07_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.768    ulogic/Pqyf07_reg_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.866 r  ulogic/Jytm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.866    ulogic/Jytm17_reg_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.964 r  ulogic/Z8um17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.964    ulogic/Z8um17_reg_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.062 r  ulogic/Pjum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.062    ulogic/Pjum17_reg_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.160 r  ulogic/Fuum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.160    ulogic/Fuum17_reg_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.258 r  ulogic/E2vm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.258    ulogic/E2vm17_reg_i_1_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    24.458 r  ulogic/Ucvm17_reg_i_1/O[2]
                         net (fo=1, routed)           0.000    24.458    ulogic/Ucvm17_reg_i_1_n_5
    SLICE_X63Y93         FDRE                                         r  ulogic/Ucvm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.286    24.664    ulogic/CLK50m_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  ulogic/Ucvm17_reg/C
                         clock pessimism              0.285    24.949    
                         clock uncertainty           -0.035    24.914    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.059    24.973    ulogic/Ucvm17_reg
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Fz6oz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.250ns  (logic 5.030ns (26.130%)  route 14.220ns (73.870%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 f  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 r  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 r  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.708    15.513    ulogic/Foboz6_i_53_n_0
    SLICE_X108Y101       LUT4 (Prop_lut4_I2_O)        0.264    15.777 f  ulogic/Dkgzz6_i_27/O
                         net (fo=1, routed)           0.719    16.496    ulogic/Dkgzz6_i_27_n_0
    SLICE_X103Y101       LUT4 (Prop_lut4_I2_O)        0.105    16.601 f  ulogic/Dkgzz6_i_16/O
                         net (fo=3, routed)           0.797    17.399    ulogic/Dkgzz6_i_16_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I1_O)        0.105    17.504 f  ulogic/Dkgzz6_i_10/O
                         net (fo=3, routed)           0.844    18.347    ulogic/Dkgzz6_i_10_n_0
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.105    18.452 r  ulogic/Tfzf07_i_26/O
                         net (fo=2, routed)           0.860    19.313    ulogic/Tfzf07_i_26_n_0
    SLICE_X82Y116        LUT6 (Prop_lut6_I2_O)        0.105    19.418 r  ulogic/Tfzf07_i_15/O
                         net (fo=3, routed)           0.258    19.676    ulogic/Tfzf07_i_15_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I3_O)        0.105    19.781 r  ulogic/Tfzf07_i_5/O
                         net (fo=15, routed)          0.547    20.328    ulogic/Tfzf07_i_5_n_0
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.105    20.433 r  ulogic/T70oz6_i_3/O
                         net (fo=111, routed)         0.939    21.372    ulogic/Vs9ov6
    SLICE_X60Y125        LUT2 (Prop_lut2_I0_O)        0.108    21.480 f  ulogic/T70oz6_i_2/O
                         net (fo=16, routed)          0.344    21.824    ulogic/T70oz6_i_2_n_0
    SLICE_X60Y125        LUT4 (Prop_lut4_I3_O)        0.275    22.099 f  ulogic/D5zs07_i_3/O
                         net (fo=67, routed)          1.256    23.355    ulogic/D5zs07_i_3_n_0
    SLICE_X49Y132        LUT2 (Prop_lut2_I1_O)        0.126    23.481 r  ulogic/Fz6oz6_i_3/O
                         net (fo=1, routed)           0.773    24.254    ulogic/Fz6oz6_i_3_n_0
    SLICE_X49Y129        LUT6 (Prop_lut6_I2_O)        0.267    24.521 r  ulogic/Fz6oz6_i_1/O
                         net (fo=1, routed)           0.000    24.521    ulogic/V0z7v6
    SLICE_X49Y129        FDCE                                         r  ulogic/Fz6oz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.379    24.757    ulogic/CLK50m_IBUF_BUFG
    SLICE_X49Y129        FDCE                                         r  ulogic/Fz6oz6_reg/C
                         clock pessimism              0.300    25.057    
                         clock uncertainty           -0.035    25.022    
    SLICE_X49Y129        FDCE (Setup_fdce_C_D)        0.032    25.054    ulogic/Fz6oz6_reg
  -------------------------------------------------------------------
                         required time                         25.054    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/M7vm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.168ns  (logic 6.211ns (32.402%)  route 12.957ns (67.598%))
  Logic Levels:           35  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 r  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 f  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 f  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.488    15.293    ulogic/Foboz6_i_53_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I5_O)        0.264    15.557 r  ulogic/Foboz6_i_17/O
                         net (fo=1, routed)           0.775    16.332    ulogic/Foboz6_i_17_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    16.437 f  ulogic/Foboz6_i_5/O
                         net (fo=1, routed)           0.573    17.011    ulogic/Foboz6_i_5_n_0
    SLICE_X99Y100        LUT6 (Prop_lut6_I1_O)        0.105    17.116 r  ulogic/Foboz6_i_2/O
                         net (fo=3, routed)           0.616    17.731    ulogic/Foboz6_i_2_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.105    17.836 r  ulogic/data_valid_i_4/O
                         net (fo=32, routed)          0.665    18.501    ulogic/Nhonv6
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.108    18.609 f  ulogic/reg_mastlock_i_3/O
                         net (fo=3, routed)           0.810    19.419    ulogic/reg_mastlock_i_3_n_0
    SLICE_X80Y89         LUT6 (Prop_lut6_I1_O)        0.267    19.686 r  ulogic/S0mzz6_i_4/O
                         net (fo=2, routed)           0.467    20.153    ulogic/S0mzz6_i_4_n_0
    SLICE_X80Y89         LUT2 (Prop_lut2_I1_O)        0.105    20.258 f  ulogic/K1nzz6_i_4/O
                         net (fo=9, routed)           0.492    20.750    ulogic/K1nzz6_i_4_n_0
    SLICE_X67Y89         LUT5 (Prop_lut5_I3_O)        0.105    20.855 f  ulogic/Fvjzz6_i_7/O
                         net (fo=3, routed)           0.478    21.333    ulogic/Fvjzz6_i_7_n_0
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.127    21.460 f  ulogic/P5gzz6_i_3/O
                         net (fo=5, routed)           0.377    21.837    ulogic/P5gzz6_i_3_n_0
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.268    22.105 f  ulogic/Ndyf07_i_2/O
                         net (fo=33, routed)          0.613    22.719    ulogic/Ndyf07_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.105    22.824 r  ulogic/Dgyf07_i_5/O
                         net (fo=1, routed)           0.429    23.252    ulogic/Dgyf07_i_5_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    23.670 r  ulogic/Dgyf07_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.670    ulogic/Dgyf07_reg_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.768 r  ulogic/Pqyf07_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.768    ulogic/Pqyf07_reg_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.866 r  ulogic/Jytm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.866    ulogic/Jytm17_reg_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.964 r  ulogic/Z8um17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.964    ulogic/Z8um17_reg_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.062 r  ulogic/Pjum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.062    ulogic/Pjum17_reg_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.160 r  ulogic/Fuum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.160    ulogic/Fuum17_reg_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.258 r  ulogic/E2vm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.258    ulogic/E2vm17_reg_i_1_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    24.439 r  ulogic/Ucvm17_reg_i_1/O[0]
                         net (fo=1, routed)           0.000    24.439    ulogic/Ucvm17_reg_i_1_n_7
    SLICE_X63Y93         FDRE                                         r  ulogic/M7vm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.286    24.664    ulogic/CLK50m_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  ulogic/M7vm17_reg/C
                         clock pessimism              0.285    24.949    
                         clock uncertainty           -0.035    24.914    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.059    24.973    ulogic/M7vm17_reg
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -24.439    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/J3im17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.391ns  (logic 5.016ns (25.868%)  route 14.375ns (74.132%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 24.821 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 r  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 f  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 f  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.708    15.513    ulogic/Foboz6_i_53_n_0
    SLICE_X108Y101       LUT4 (Prop_lut4_I2_O)        0.264    15.777 r  ulogic/Dkgzz6_i_27/O
                         net (fo=1, routed)           0.719    16.496    ulogic/Dkgzz6_i_27_n_0
    SLICE_X103Y101       LUT4 (Prop_lut4_I2_O)        0.105    16.601 r  ulogic/Dkgzz6_i_16/O
                         net (fo=3, routed)           0.797    17.399    ulogic/Dkgzz6_i_16_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I1_O)        0.105    17.504 r  ulogic/Dkgzz6_i_10/O
                         net (fo=3, routed)           0.844    18.347    ulogic/Dkgzz6_i_10_n_0
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.105    18.452 f  ulogic/Tfzf07_i_26/O
                         net (fo=2, routed)           0.860    19.313    ulogic/Tfzf07_i_26_n_0
    SLICE_X82Y116        LUT6 (Prop_lut6_I2_O)        0.105    19.418 f  ulogic/Tfzf07_i_15/O
                         net (fo=3, routed)           0.258    19.676    ulogic/Tfzf07_i_15_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I3_O)        0.105    19.781 f  ulogic/Tfzf07_i_5/O
                         net (fo=15, routed)          0.547    20.328    ulogic/Tfzf07_i_5_n_0
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.105    20.433 f  ulogic/T70oz6_i_3/O
                         net (fo=111, routed)         0.828    21.261    ulogic/Vs9ov6
    SLICE_X80Y120        LUT5 (Prop_lut5_I3_O)        0.126    21.387 f  ulogic/Hzwf07_i_3/O
                         net (fo=9, routed)           0.537    21.924    ulogic/Hzwf07_i_3_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I3_O)        0.267    22.191 f  ulogic/Z4a917_i_6/O
                         net (fo=32, routed)          0.913    23.103    ulogic/Z4a917_i_6_n_0
    SLICE_X82Y125        LUT2 (Prop_lut2_I1_O)        0.105    23.208 r  ulogic/J3im17_i_2/O
                         net (fo=1, routed)           1.190    24.398    ulogic/J3im17_i_2_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.264    24.662 r  ulogic/J3im17_i_1/O
                         net (fo=1, routed)           0.000    24.662    ulogic/Y5s7v6
    SLICE_X84Y115        FDCE                                         r  ulogic/J3im17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.443    24.821    ulogic/CLK50m_IBUF_BUFG
    SLICE_X84Y115        FDCE                                         r  ulogic/J3im17_reg/C
                         clock pessimism              0.384    25.205    
                         clock uncertainty           -0.035    25.169    
    SLICE_X84Y115        FDCE (Setup_fdce_C_D)        0.030    25.199    ulogic/J3im17_reg
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -24.662    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Nzum17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.154ns  (logic 6.197ns (32.353%)  route 12.957ns (67.647%))
  Logic Levels:           34  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 r  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 f  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 f  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.488    15.293    ulogic/Foboz6_i_53_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I5_O)        0.264    15.557 r  ulogic/Foboz6_i_17/O
                         net (fo=1, routed)           0.775    16.332    ulogic/Foboz6_i_17_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    16.437 f  ulogic/Foboz6_i_5/O
                         net (fo=1, routed)           0.573    17.011    ulogic/Foboz6_i_5_n_0
    SLICE_X99Y100        LUT6 (Prop_lut6_I1_O)        0.105    17.116 r  ulogic/Foboz6_i_2/O
                         net (fo=3, routed)           0.616    17.731    ulogic/Foboz6_i_2_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.105    17.836 r  ulogic/data_valid_i_4/O
                         net (fo=32, routed)          0.665    18.501    ulogic/Nhonv6
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.108    18.609 f  ulogic/reg_mastlock_i_3/O
                         net (fo=3, routed)           0.810    19.419    ulogic/reg_mastlock_i_3_n_0
    SLICE_X80Y89         LUT6 (Prop_lut6_I1_O)        0.267    19.686 r  ulogic/S0mzz6_i_4/O
                         net (fo=2, routed)           0.467    20.153    ulogic/S0mzz6_i_4_n_0
    SLICE_X80Y89         LUT2 (Prop_lut2_I1_O)        0.105    20.258 f  ulogic/K1nzz6_i_4/O
                         net (fo=9, routed)           0.492    20.750    ulogic/K1nzz6_i_4_n_0
    SLICE_X67Y89         LUT5 (Prop_lut5_I3_O)        0.105    20.855 f  ulogic/Fvjzz6_i_7/O
                         net (fo=3, routed)           0.478    21.333    ulogic/Fvjzz6_i_7_n_0
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.127    21.460 f  ulogic/P5gzz6_i_3/O
                         net (fo=5, routed)           0.377    21.837    ulogic/P5gzz6_i_3_n_0
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.268    22.105 f  ulogic/Ndyf07_i_2/O
                         net (fo=33, routed)          0.613    22.719    ulogic/Ndyf07_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.105    22.824 r  ulogic/Dgyf07_i_5/O
                         net (fo=1, routed)           0.429    23.252    ulogic/Dgyf07_i_5_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    23.670 r  ulogic/Dgyf07_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.670    ulogic/Dgyf07_reg_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.768 r  ulogic/Pqyf07_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.768    ulogic/Pqyf07_reg_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.866 r  ulogic/Jytm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.866    ulogic/Jytm17_reg_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.964 r  ulogic/Z8um17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.964    ulogic/Z8um17_reg_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.062 r  ulogic/Pjum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.062    ulogic/Pjum17_reg_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.160 r  ulogic/Fuum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.160    ulogic/Fuum17_reg_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.425 r  ulogic/E2vm17_reg_i_1/O[1]
                         net (fo=1, routed)           0.000    24.425    ulogic/E2vm17_reg_i_1_n_6
    SLICE_X63Y92         FDRE                                         r  ulogic/Nzum17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.286    24.664    ulogic/CLK50m_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  ulogic/Nzum17_reg/C
                         clock pessimism              0.285    24.949    
                         clock uncertainty           -0.035    24.914    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.059    24.973    ulogic/Nzum17_reg
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -24.425    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Xlonz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.179ns  (logic 4.855ns (25.314%)  route 14.324ns (74.686%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 r  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 f  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 f  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.708    15.513    ulogic/Foboz6_i_53_n_0
    SLICE_X108Y101       LUT4 (Prop_lut4_I2_O)        0.264    15.777 r  ulogic/Dkgzz6_i_27/O
                         net (fo=1, routed)           0.719    16.496    ulogic/Dkgzz6_i_27_n_0
    SLICE_X103Y101       LUT4 (Prop_lut4_I2_O)        0.105    16.601 r  ulogic/Dkgzz6_i_16/O
                         net (fo=3, routed)           0.797    17.399    ulogic/Dkgzz6_i_16_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I1_O)        0.105    17.504 r  ulogic/Dkgzz6_i_10/O
                         net (fo=3, routed)           0.844    18.347    ulogic/Dkgzz6_i_10_n_0
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.105    18.452 f  ulogic/Tfzf07_i_26/O
                         net (fo=2, routed)           0.860    19.313    ulogic/Tfzf07_i_26_n_0
    SLICE_X82Y116        LUT6 (Prop_lut6_I2_O)        0.105    19.418 f  ulogic/Tfzf07_i_15/O
                         net (fo=3, routed)           0.258    19.676    ulogic/Tfzf07_i_15_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I3_O)        0.105    19.781 f  ulogic/Tfzf07_i_5/O
                         net (fo=15, routed)          0.547    20.328    ulogic/Tfzf07_i_5_n_0
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.105    20.433 f  ulogic/T70oz6_i_3/O
                         net (fo=111, routed)         1.053    21.485    ulogic/Vs9ov6
    SLICE_X53Y113        LUT6 (Prop_lut6_I4_O)        0.105    21.590 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.526    22.116    ulogic/P29oz6_i_14_n_0
    SLICE_X51Y112        LUT6 (Prop_lut6_I2_O)        0.105    22.221 f  ulogic/P29oz6_i_7/O
                         net (fo=48, routed)          0.889    23.110    ulogic/P29oz6_i_7_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I3_O)        0.124    23.234 r  ulogic/Xlonz6_i_5/O
                         net (fo=1, routed)           0.488    23.723    ulogic/Xlonz6_i_5_n_0
    SLICE_X49Y108        LUT5 (Prop_lut5_I3_O)        0.267    23.990 r  ulogic/Xlonz6_i_1/O
                         net (fo=1, routed)           0.461    24.450    ulogic/Mlj8v6
    SLICE_X49Y108        FDCE                                         r  ulogic/Xlonz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.388    24.766    ulogic/CLK50m_IBUF_BUFG
    SLICE_X49Y108        FDCE                                         r  ulogic/Xlonz6_reg/C
                         clock pessimism              0.300    25.066    
                         clock uncertainty           -0.035    25.031    
    SLICE_X49Y108        FDCE (Setup_fdce_C_D)       -0.032    24.999    ulogic/Xlonz6_reg
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -24.450    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/V4vm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.149ns  (logic 6.192ns (32.335%)  route 12.957ns (67.665%))
  Logic Levels:           34  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 r  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 f  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 f  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.488    15.293    ulogic/Foboz6_i_53_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I5_O)        0.264    15.557 r  ulogic/Foboz6_i_17/O
                         net (fo=1, routed)           0.775    16.332    ulogic/Foboz6_i_17_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    16.437 f  ulogic/Foboz6_i_5/O
                         net (fo=1, routed)           0.573    17.011    ulogic/Foboz6_i_5_n_0
    SLICE_X99Y100        LUT6 (Prop_lut6_I1_O)        0.105    17.116 r  ulogic/Foboz6_i_2/O
                         net (fo=3, routed)           0.616    17.731    ulogic/Foboz6_i_2_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.105    17.836 r  ulogic/data_valid_i_4/O
                         net (fo=32, routed)          0.665    18.501    ulogic/Nhonv6
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.108    18.609 f  ulogic/reg_mastlock_i_3/O
                         net (fo=3, routed)           0.810    19.419    ulogic/reg_mastlock_i_3_n_0
    SLICE_X80Y89         LUT6 (Prop_lut6_I1_O)        0.267    19.686 r  ulogic/S0mzz6_i_4/O
                         net (fo=2, routed)           0.467    20.153    ulogic/S0mzz6_i_4_n_0
    SLICE_X80Y89         LUT2 (Prop_lut2_I1_O)        0.105    20.258 f  ulogic/K1nzz6_i_4/O
                         net (fo=9, routed)           0.492    20.750    ulogic/K1nzz6_i_4_n_0
    SLICE_X67Y89         LUT5 (Prop_lut5_I3_O)        0.105    20.855 f  ulogic/Fvjzz6_i_7/O
                         net (fo=3, routed)           0.478    21.333    ulogic/Fvjzz6_i_7_n_0
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.127    21.460 f  ulogic/P5gzz6_i_3/O
                         net (fo=5, routed)           0.377    21.837    ulogic/P5gzz6_i_3_n_0
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.268    22.105 f  ulogic/Ndyf07_i_2/O
                         net (fo=33, routed)          0.613    22.719    ulogic/Ndyf07_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.105    22.824 r  ulogic/Dgyf07_i_5/O
                         net (fo=1, routed)           0.429    23.252    ulogic/Dgyf07_i_5_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    23.670 r  ulogic/Dgyf07_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.670    ulogic/Dgyf07_reg_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.768 r  ulogic/Pqyf07_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.768    ulogic/Pqyf07_reg_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.866 r  ulogic/Jytm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.866    ulogic/Jytm17_reg_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.964 r  ulogic/Z8um17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.964    ulogic/Z8um17_reg_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.062 r  ulogic/Pjum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.062    ulogic/Pjum17_reg_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.160 r  ulogic/Fuum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.160    ulogic/Fuum17_reg_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    24.420 r  ulogic/E2vm17_reg_i_1/O[3]
                         net (fo=1, routed)           0.000    24.420    ulogic/E2vm17_reg_i_1_n_4
    SLICE_X63Y92         FDRE                                         r  ulogic/V4vm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.286    24.664    ulogic/CLK50m_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  ulogic/V4vm17_reg/C
                         clock pessimism              0.285    24.949    
                         clock uncertainty           -0.035    24.914    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.059    24.973    ulogic/V4vm17_reg
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -24.420    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 ulogic/O9boz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/R45nz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 3.997ns (20.696%)  route 15.316ns (79.304%))
  Logic Levels:           23  (CARRY4=6 LUT2=2 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 24.818 - 20.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.556     5.207    ulogic/CLK50m_IBUF_BUFG
    SLICE_X46Y111        FDCE                                         r  ulogic/O9boz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y111        FDCE (Prop_fdce_C_Q)         0.398     5.605 f  ulogic/O9boz6_reg/Q
                         net (fo=102, routed)         1.330     6.934    ulogic/O9boz6
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.232     7.166 f  ulogic/Cj0007_i_4/O
                         net (fo=2, routed)           0.131     7.297    ulogic/Cj0007_i_4_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I4_O)        0.105     7.402 f  ulogic/Cj0007_i_2/O
                         net (fo=13, routed)          1.089     8.491    ulogic/Cj0007_i_2_n_0
    SLICE_X65Y120        LUT2 (Prop_lut2_I0_O)        0.126     8.617 f  ulogic/reg_addr[23]_i_14/O
                         net (fo=14, routed)          0.569     9.186    ulogic/reg_addr[23]_i_14_n_0
    SLICE_X63Y115        LUT2 (Prop_lut2_I1_O)        0.267     9.453 r  ulogic/Fulnz6_i_7/O
                         net (fo=21, routed)          0.705    10.159    ulogic/Fulnz6_i_7_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.105    10.264 r  ulogic/Qojnz6_i_17/O
                         net (fo=1, routed)           0.000    10.264    ulogic/Qojnz6_i_17_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.721 r  ulogic/Qojnz6_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.721    ulogic/Qojnz6_reg_i_11_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.819 r  ulogic/reg_addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.819    ulogic/reg_addr_reg[7]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.917 r  ulogic/reg_addr_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    ulogic/reg_addr_reg[11]_i_4_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.015 r  ulogic/reg_addr_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.015    ulogic/reg_addr_reg[15]_i_4_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.113 r  ulogic/reg_addr_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.113    ulogic/reg_addr_reg[19]_i_4_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.293 r  ulogic/reg_addr_reg[23]_i_4/O[0]
                         net (fo=1, routed)           0.481    11.774    ulogic/F4zm17[20]
    SLICE_X62Y113        LUT6 (Prop_lut6_I2_O)        0.249    12.023 f  ulogic/reg_addr[20]_i_3/O
                         net (fo=4, routed)           0.763    12.786    ulogic/reg_addr[20]_i_3_n_0
    SLICE_X59Y107        LUT5 (Prop_lut5_I4_O)        0.105    12.891 r  ulogic/reg_addr[20]_i_1__1/O
                         net (fo=20, routed)          1.952    14.842    ulogic/HADDRI[18]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.105    14.947 r  ulogic/Msgzz6_i_400/O
                         net (fo=1, routed)           0.321    15.268    ulogic/Msgzz6_i_400_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I1_O)        0.105    15.373 r  ulogic/Msgzz6_i_175/O
                         net (fo=1, routed)           0.684    16.058    ulogic/Msgzz6_i_175_n_0
    SLICE_X112Y93        LUT6 (Prop_lut6_I4_O)        0.105    16.163 r  ulogic/Msgzz6_i_69/O
                         net (fo=1, routed)           0.576    16.738    ulogic/Msgzz6_i_69_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I1_O)        0.105    16.843 f  ulogic/Msgzz6_i_41/O
                         net (fo=9, routed)           0.757    17.600    ulogic/Msgzz6_i_41_n_0
    SLICE_X96Y90         LUT6 (Prop_lut6_I0_O)        0.105    17.705 f  ulogic/Msgzz6_i_23/O
                         net (fo=13, routed)          0.970    18.675    ulogic/Msgzz6_i_23_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I0_O)        0.105    18.780 r  ulogic/Msgzz6_i_8/O
                         net (fo=3, routed)           1.807    20.588    ulogic/Msgzz6_i_8_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.277    20.865 f  ulogic/Msgzz6_i_9/O
                         net (fo=3, routed)           1.423    22.288    ulogic/Msgzz6_i_9_n_0
    SLICE_X101Y100       LUT6 (Prop_lut6_I5_O)        0.264    22.552 r  ulogic/Pxvm17_i_8/O
                         net (fo=1, routed)           1.143    23.695    ulogic/Pxvm17_i_8_n_0
    SLICE_X65Y100        LUT6 (Prop_lut6_I2_O)        0.105    23.800 r  ulogic/Pxvm17_i_4/O
                         net (fo=5, routed)           0.615    24.415    ulogic/Pxvm17_i_4_n_0
    SLICE_X59Y104        LUT6 (Prop_lut6_I4_O)        0.105    24.520 r  ulogic/R45nz6_i_1/O
                         net (fo=1, routed)           0.000    24.520    ulogic/R45nz6_i_1_n_0
    SLICE_X59Y104        FDCE                                         r  ulogic/R45nz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.440    24.818    ulogic/CLK50m_IBUF_BUFG
    SLICE_X59Y104        FDCE                                         r  ulogic/R45nz6_reg/C
                         clock pessimism              0.300    25.118    
                         clock uncertainty           -0.035    25.083    
    SLICE_X59Y104        FDCE (Setup_fdce_C_D)        0.030    25.113    ulogic/R45nz6_reg
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                         -24.520    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/E2vm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.089ns  (logic 6.132ns (32.123%)  route 12.957ns (67.877%))
  Logic Levels:           34  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.620     5.271    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y109        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDCE (Prop_fdce_C_Q)         0.379     5.650 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.869     6.519    ulogic/p_1_in9_in[1]
    SLICE_X90Y102        LUT2 (Prop_lut2_I0_O)        0.105     6.624 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.624    ulogic/H3km17_i_6_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.068 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    ulogic/H3km17_reg_i_2_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.168 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.168    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.425 r  ulogic/reg_addr_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.544     7.969    ulogic/Z9zm17[9]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.702     8.671 r  ulogic/reg_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.672    ulogic/reg_addr_reg[10]_i_2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.770 r  ulogic/reg_addr_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.770    ulogic/reg_addr_reg[14]_i_2_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.868 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.868    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.966 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.966    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.146 f  ulogic/reg_addr_reg[26]_i_2/O[0]
                         net (fo=16, routed)          0.810     9.956    ulogic/p_0_in1241_in
    SLICE_X96Y96         LUT3 (Prop_lut3_I2_O)        0.249    10.205 f  ulogic/Foboz6_i_226/O
                         net (fo=16, routed)          1.023    11.228    ulogic/Foboz6_i_226_n_0
    SLICE_X104Y92        LUT5 (Prop_lut5_I3_O)        0.105    11.333 f  ulogic/Foboz6_i_417/O
                         net (fo=1, routed)           0.411    11.744    ulogic/Foboz6_i_417_n_0
    SLICE_X104Y92        LUT6 (Prop_lut6_I5_O)        0.105    11.849 f  ulogic/Foboz6_i_346/O
                         net (fo=1, routed)           0.336    12.184    ulogic/Foboz6_i_346_n_0
    SLICE_X103Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.289 r  ulogic/Foboz6_i_200/O
                         net (fo=2, routed)           0.455    12.744    ulogic/Foboz6_i_200_n_0
    SLICE_X106Y92        LUT6 (Prop_lut6_I4_O)        0.105    12.849 r  ulogic/Foboz6_i_94/O
                         net (fo=1, routed)           1.055    13.904    ulogic/Foboz6_i_94_n_0
    SLICE_X103Y99        LUT6 (Prop_lut6_I5_O)        0.105    14.009 f  ulogic/Foboz6_i_31/O
                         net (fo=9, routed)           0.671    14.680    ulogic/Foboz6_i_31_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.125    14.805 f  ulogic/Foboz6_i_53/O
                         net (fo=6, routed)           0.488    15.293    ulogic/Foboz6_i_53_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I5_O)        0.264    15.557 r  ulogic/Foboz6_i_17/O
                         net (fo=1, routed)           0.775    16.332    ulogic/Foboz6_i_17_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    16.437 f  ulogic/Foboz6_i_5/O
                         net (fo=1, routed)           0.573    17.011    ulogic/Foboz6_i_5_n_0
    SLICE_X99Y100        LUT6 (Prop_lut6_I1_O)        0.105    17.116 r  ulogic/Foboz6_i_2/O
                         net (fo=3, routed)           0.616    17.731    ulogic/Foboz6_i_2_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.105    17.836 r  ulogic/data_valid_i_4/O
                         net (fo=32, routed)          0.665    18.501    ulogic/Nhonv6
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.108    18.609 f  ulogic/reg_mastlock_i_3/O
                         net (fo=3, routed)           0.810    19.419    ulogic/reg_mastlock_i_3_n_0
    SLICE_X80Y89         LUT6 (Prop_lut6_I1_O)        0.267    19.686 r  ulogic/S0mzz6_i_4/O
                         net (fo=2, routed)           0.467    20.153    ulogic/S0mzz6_i_4_n_0
    SLICE_X80Y89         LUT2 (Prop_lut2_I1_O)        0.105    20.258 f  ulogic/K1nzz6_i_4/O
                         net (fo=9, routed)           0.492    20.750    ulogic/K1nzz6_i_4_n_0
    SLICE_X67Y89         LUT5 (Prop_lut5_I3_O)        0.105    20.855 f  ulogic/Fvjzz6_i_7/O
                         net (fo=3, routed)           0.478    21.333    ulogic/Fvjzz6_i_7_n_0
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.127    21.460 f  ulogic/P5gzz6_i_3/O
                         net (fo=5, routed)           0.377    21.837    ulogic/P5gzz6_i_3_n_0
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.268    22.105 f  ulogic/Ndyf07_i_2/O
                         net (fo=33, routed)          0.613    22.719    ulogic/Ndyf07_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.105    22.824 r  ulogic/Dgyf07_i_5/O
                         net (fo=1, routed)           0.429    23.252    ulogic/Dgyf07_i_5_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    23.670 r  ulogic/Dgyf07_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.670    ulogic/Dgyf07_reg_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.768 r  ulogic/Pqyf07_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.768    ulogic/Pqyf07_reg_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.866 r  ulogic/Jytm17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.866    ulogic/Jytm17_reg_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.964 r  ulogic/Z8um17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.964    ulogic/Z8um17_reg_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.062 r  ulogic/Pjum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.062    ulogic/Pjum17_reg_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.160 r  ulogic/Fuum17_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.160    ulogic/Fuum17_reg_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    24.360 r  ulogic/E2vm17_reg_i_1/O[2]
                         net (fo=1, routed)           0.000    24.360    ulogic/E2vm17_reg_i_1_n_5
    SLICE_X63Y92         FDRE                                         r  ulogic/E2vm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.286    24.664    ulogic/CLK50m_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  ulogic/E2vm17_reg/C
                         clock pessimism              0.285    24.949    
                         clock uncertainty           -0.035    24.914    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.059    24.973    ulogic/E2vm17_reg
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_cmsdk_apb_uart/read_mux_byte0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_ahb_to_apb/rwdata_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.564     1.674    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  u_cmsdk_apb_uart/read_mux_byte0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.141     1.815 r  u_cmsdk_apb_uart/read_mux_byte0_reg_reg[5]/Q
                         net (fo=1, routed)           0.053     1.869    u_cmsdk_ahb_to_apb/rwdata_reg_reg[7]_0[5]
    SLICE_X58Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.914 r  u_cmsdk_ahb_to_apb/rwdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.914    u_cmsdk_ahb_to_apb/p_1_in[5]
    SLICE_X58Y74         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.831     2.198    u_cmsdk_ahb_to_apb/CLK50m_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[5]/C
                         clock pessimism             -0.510     1.687    
    SLICE_X58Y74         FDCE (Hold_fdce_C_D)         0.121     1.808    u_cmsdk_ahb_to_apb/rwdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ulogic/Ntpoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Zlqoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.187ns (39.194%)  route 0.290ns (60.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.556     1.666    ulogic/CLK50m_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  ulogic/Ntpoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  ulogic/Ntpoz6_reg/Q
                         net (fo=10, routed)          0.290     2.097    ulogic/Ntpoz6
    SLICE_X53Y93         LUT5 (Prop_lut5_I2_O)        0.046     2.143 r  ulogic/Zlqoz6_i_1/O
                         net (fo=1, routed)           0.000     2.143    ulogic/X6n7v6
    SLICE_X53Y93         FDCE                                         r  ulogic/Zlqoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.820     2.187    ulogic/CLK50m_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  ulogic/Zlqoz6_reg/C
                         clock pessimism             -0.261     1.925    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.105     2.030    ulogic/Zlqoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ulogic/I9bm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Eebm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.598     1.708    ulogic/CLK50m_IBUF_BUFG
    SLICE_X99Y78         FDRE                                         r  ulogic/I9bm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.141     1.849 r  ulogic/I9bm17_reg/Q
                         net (fo=1, routed)           0.086     1.936    ulogic/I9bm17
    SLICE_X98Y78         LUT5 (Prop_lut5_I0_O)        0.045     1.981 r  ulogic/Eebm17_i_1/O
                         net (fo=1, routed)           0.000     1.981    ulogic/Hop7v6
    SLICE_X98Y78         FDRE                                         r  ulogic/Eebm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.866     2.233    ulogic/CLK50m_IBUF_BUFG
    SLICE_X98Y78         FDRE                                         r  ulogic/Eebm17_reg/C
                         clock pessimism             -0.511     1.721    
    SLICE_X98Y78         FDRE (Hold_fdre_C_D)         0.120     1.841    ulogic/Eebm17_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ulogic/Svpnz6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Dypnz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.598     1.708    ulogic/CLK50m_IBUF_BUFG
    SLICE_X99Y77         FDRE                                         r  ulogic/Svpnz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141     1.849 r  ulogic/Svpnz6_reg/Q
                         net (fo=1, routed)           0.086     1.936    ulogic/Svpnz6
    SLICE_X98Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.981 r  ulogic/Dypnz6_i_1/O
                         net (fo=1, routed)           0.000     1.981    ulogic/Fnp7v6
    SLICE_X98Y77         FDRE                                         r  ulogic/Dypnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.865     2.232    ulogic/CLK50m_IBUF_BUFG
    SLICE_X98Y77         FDRE                                         r  ulogic/Dypnz6_reg/C
                         clock pessimism             -0.510     1.721    
    SLICE_X98Y77         FDRE (Hold_fdre_C_D)         0.120     1.841    ulogic/Dypnz6_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ulogic/Aaya17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Nm8m17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.597     1.707    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y77         FDRE                                         r  ulogic/Aaya17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDRE (Prop_fdre_C_Q)         0.141     1.848 r  ulogic/Aaya17_reg/Q
                         net (fo=1, routed)           0.086     1.935    ulogic/Aaya17
    SLICE_X94Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.980 r  ulogic/Nm8m17_i_1/O
                         net (fo=1, routed)           0.000     1.980    ulogic/Xpp7v6
    SLICE_X94Y77         FDRE                                         r  ulogic/Nm8m17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.864     2.231    ulogic/CLK50m_IBUF_BUFG
    SLICE_X94Y77         FDRE                                         r  ulogic/Nm8m17_reg/C
                         clock pessimism             -0.510     1.720    
    SLICE_X94Y77         FDRE (Hold_fdre_C_D)         0.120     1.840    ulogic/Nm8m17_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_cmsdk_apb_uart/read_mux_byte0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_ahb_to_apb/rwdata_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.564     1.674    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  u_cmsdk_apb_uart/read_mux_byte0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.141     1.815 r  u_cmsdk_apb_uart/read_mux_byte0_reg_reg[0]/Q
                         net (fo=1, routed)           0.088     1.904    u_cmsdk_ahb_to_apb/rwdata_reg_reg[7]_0[0]
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  u_cmsdk_ahb_to_apb/rwdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.949    u_cmsdk_ahb_to_apb/p_1_in[0]
    SLICE_X58Y74         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.831     2.198    u_cmsdk_ahb_to_apb/CLK50m_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[0]/C
                         clock pessimism             -0.510     1.687    
    SLICE_X58Y74         FDCE (Hold_fdce_C_D)         0.121     1.808    u_cmsdk_ahb_to_apb/rwdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_cmsdk_apb_uart/reg_baud_div_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_ahb_to_apb/rwdata_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.141%)  route 0.091ns (32.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.567     1.677    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141     1.818 r  u_cmsdk_apb_uart/reg_baud_div_reg[8]/Q
                         net (fo=2, routed)           0.091     1.909    u_cmsdk_ahb_to_apb/rwdata_reg_reg[19]_0[5]
    SLICE_X58Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  u_cmsdk_ahb_to_apb/rwdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.954    u_cmsdk_ahb_to_apb/p_1_in[8]
    SLICE_X58Y77         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.834     2.201    u_cmsdk_ahb_to_apb/CLK50m_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[8]/C
                         clock pessimism             -0.510     1.690    
    SLICE_X58Y77         FDCE (Hold_fdce_C_D)         0.121     1.811    u_cmsdk_ahb_to_apb/rwdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ulogic/Ou5nz6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Zw5nz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.140%)  route 0.113ns (37.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.596     1.706    ulogic/CLK50m_IBUF_BUFG
    SLICE_X91Y78         FDRE                                         r  ulogic/Ou5nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  ulogic/Ou5nz6_reg/Q
                         net (fo=1, routed)           0.113     1.960    ulogic/Ou5nz6
    SLICE_X92Y78         LUT5 (Prop_lut5_I1_O)        0.045     2.005 r  ulogic/Zw5nz6_i_1/O
                         net (fo=1, routed)           0.000     2.005    ulogic/Sxp7v6
    SLICE_X92Y78         FDRE                                         r  ulogic/Zw5nz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.864     2.231    ulogic/CLK50m_IBUF_BUFG
    SLICE_X92Y78         FDRE                                         r  ulogic/Zw5nz6_reg/C
                         clock pessimism             -0.490     1.740    
    SLICE_X92Y78         FDRE (Hold_fdre_C_D)         0.121     1.861    ulogic/Zw5nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ulogic/Iz8g07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Fub917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.684     1.794    ulogic/CLK50m_IBUF_BUFG
    SLICE_X97Y116        FDCE                                         r  ulogic/Iz8g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDCE (Prop_fdce_C_Q)         0.141     1.935 r  ulogic/Iz8g07_reg/Q
                         net (fo=2, routed)           0.097     2.032    ulogic/Iz8g07
    SLICE_X96Y116        LUT6 (Prop_lut6_I2_O)        0.045     2.077 r  ulogic/Fub917_i_1/O
                         net (fo=1, routed)           0.000     2.077    ulogic/Soc8v6
    SLICE_X96Y116        FDCE                                         r  ulogic/Fub917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.956     2.323    ulogic/CLK50m_IBUF_BUFG
    SLICE_X96Y116        FDCE                                         r  ulogic/Fub917_reg/C
                         clock pessimism             -0.515     1.807    
    SLICE_X96Y116        FDCE (Hold_fdce_C_D)         0.120     1.927    ulogic/Fub917_reg
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ulogic/Uokm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Qtkm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.395%)  route 0.117ns (38.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.598     1.708    ulogic/CLK50m_IBUF_BUFG
    SLICE_X99Y78         FDRE                                         r  ulogic/Uokm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.141     1.849 r  ulogic/Uokm17_reg/Q
                         net (fo=1, routed)           0.117     1.966    ulogic/Uokm17
    SLICE_X96Y78         LUT5 (Prop_lut5_I3_O)        0.045     2.011 r  ulogic/Qtkm17_i_1/O
                         net (fo=1, routed)           0.000     2.011    ulogic/Vop7v6
    SLICE_X96Y78         FDRE                                         r  ulogic/Qtkm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.865     2.232    ulogic/CLK50m_IBUF_BUFG
    SLICE_X96Y78         FDRE                                         r  ulogic/Qtkm17_reg/C
                         clock pessimism             -0.490     1.741    
    SLICE_X96Y78         FDRE (Hold_fdre_C_D)         0.120     1.861    ulogic/Qtkm17_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y9    DTCM/BRAM_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18   ITCM/BRAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y12   DTCM/BRAM_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y14   ITCM/BRAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y11   DTCM/BRAM_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16   ITCM/BRAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y16   DTCM/BRAM_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y19   ITCM/BRAM_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y11   DTCM/BRAM_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y21   ITCM/BRAM_reg_2_2/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y75   u_cmsdk_ahb_to_apb/rwdata_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y75   u_cmsdk_ahb_to_apb/rwdata_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y75   u_cmsdk_ahb_to_apb/rwdata_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y74   u_cmsdk_ahb_to_apb/rwdata_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y75   u_cmsdk_ahb_to_apb/rwdata_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74   u_cmsdk_ahb_to_apb/wr_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X61Y78   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y79   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y79   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y79   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y79   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y79   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y79   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y79   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y79   u_cmsdk_apb3_eg_slave_led/u_apb_eg_slave_interface_led/Reg2LED_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X88Y120  ulogic/Myinz6_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y130  ulogic/Mzonz6_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/O17oz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 0.587ns (5.832%)  route 9.479ns (94.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 24.760 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.989    15.392    ulogic/Klgg07_i_2_n_0
    SLICE_X43Y131        FDCE                                         f  ulogic/O17oz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.382    24.760    ulogic/CLK50m_IBUF_BUFG
    SLICE_X43Y131        FDCE                                         r  ulogic/O17oz6_reg/C
                         clock pessimism              0.300    25.060    
                         clock uncertainty           -0.035    25.025    
    SLICE_X43Y131        FDCE (Recov_fdce_C_CLR)     -0.331    24.694    ulogic/O17oz6_reg
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/O47oz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 0.587ns (5.832%)  route 9.479ns (94.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 24.760 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.989    15.392    ulogic/Klgg07_i_2_n_0
    SLICE_X43Y131        FDCE                                         f  ulogic/O47oz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.382    24.760    ulogic/CLK50m_IBUF_BUFG
    SLICE_X43Y131        FDCE                                         r  ulogic/O47oz6_reg/C
                         clock pessimism              0.300    25.060    
                         clock uncertainty           -0.035    25.025    
    SLICE_X43Y131        FDCE (Recov_fdce_C_CLR)     -0.331    24.694    ulogic/O47oz6_reg
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.419ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Mzonz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.948ns  (logic 0.587ns (5.901%)  route 9.361ns (94.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 24.759 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.871    15.274    ulogic/Klgg07_i_2_n_0
    SLICE_X41Y130        FDCE                                         f  ulogic/Mzonz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.381    24.759    ulogic/CLK50m_IBUF_BUFG
    SLICE_X41Y130        FDCE                                         r  ulogic/Mzonz6_reg/C
                         clock pessimism              0.300    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X41Y130        FDCE (Recov_fdce_C_CLR)     -0.331    24.693    ulogic/Mzonz6_reg
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                  9.419    

Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/M6tm17_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 0.587ns (5.966%)  route 9.253ns (94.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.762    15.165    ulogic/Klgg07_i_2_n_0
    SLICE_X39Y128        FDCE                                         f  ulogic/M6tm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.379    24.757    ulogic/CLK50m_IBUF_BUFG
    SLICE_X39Y128        FDCE                                         r  ulogic/M6tm17_reg/C
                         clock pessimism              0.300    25.057    
                         clock uncertainty           -0.035    25.022    
    SLICE_X39Y128        FDCE (Recov_fdce_C_CLR)     -0.331    24.691    ulogic/M6tm17_reg
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             9.534ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/K9tm17_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 0.587ns (5.970%)  route 9.245ns (94.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 24.758 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.755    15.158    ulogic/Klgg07_i_2_n_0
    SLICE_X40Y129        FDCE                                         f  ulogic/K9tm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.380    24.758    ulogic/CLK50m_IBUF_BUFG
    SLICE_X40Y129        FDCE                                         r  ulogic/K9tm17_reg/C
                         clock pessimism              0.300    25.058    
                         clock uncertainty           -0.035    25.023    
    SLICE_X40Y129        FDCE (Recov_fdce_C_CLR)     -0.331    24.692    ulogic/K9tm17_reg
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                  9.534    

Slack (MET) :             9.534ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Lb9nz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 0.587ns (5.970%)  route 9.245ns (94.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 24.758 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.755    15.158    ulogic/Klgg07_i_2_n_0
    SLICE_X40Y129        FDCE                                         f  ulogic/Lb9nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.380    24.758    ulogic/CLK50m_IBUF_BUFG
    SLICE_X40Y129        FDCE                                         r  ulogic/Lb9nz6_reg/C
                         clock pessimism              0.300    25.058    
                         clock uncertainty           -0.035    25.023    
    SLICE_X40Y129        FDCE (Recov_fdce_C_CLR)     -0.331    24.692    ulogic/Lb9nz6_reg
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                  9.534    

Slack (MET) :             9.534ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Uusm17_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 0.587ns (5.970%)  route 9.245ns (94.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 24.758 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.755    15.158    ulogic/Klgg07_i_2_n_0
    SLICE_X40Y129        FDCE                                         f  ulogic/Uusm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.380    24.758    ulogic/CLK50m_IBUF_BUFG
    SLICE_X40Y129        FDCE                                         r  ulogic/Uusm17_reg/C
                         clock pessimism              0.300    25.058    
                         clock uncertainty           -0.035    25.023    
    SLICE_X40Y129        FDCE (Recov_fdce_C_CLR)     -0.331    24.692    ulogic/Uusm17_reg
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                  9.534    

Slack (MET) :             9.688ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/O3tm17_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 0.587ns (6.065%)  route 9.092ns (93.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 24.759 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.601    15.004    ulogic/Klgg07_i_2_n_0
    SLICE_X39Y129        FDCE                                         f  ulogic/O3tm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.381    24.759    ulogic/CLK50m_IBUF_BUFG
    SLICE_X39Y129        FDCE                                         r  ulogic/O3tm17_reg/C
                         clock pessimism              0.300    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X39Y129        FDCE (Recov_fdce_C_CLR)     -0.331    24.693    ulogic/O3tm17_reg
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                  9.688    

Slack (MET) :             9.737ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Quha17_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 0.587ns (6.044%)  route 9.126ns (93.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 24.769 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.636    15.038    ulogic/Klgg07_i_2_n_0
    SLICE_X32Y144        FDCE                                         f  ulogic/Quha17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.391    24.769    ulogic/CLK50m_IBUF_BUFG
    SLICE_X32Y144        FDCE                                         r  ulogic/Quha17_reg/C
                         clock pessimism              0.300    25.069    
                         clock uncertainty           -0.035    25.034    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.258    24.776    ulogic/Quha17_reg
  -------------------------------------------------------------------
                         required time                         24.776    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                  9.737    

Slack (MET) :             9.737ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Sjha17_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 0.587ns (6.044%)  route 9.126ns (93.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 24.769 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.675     5.326    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y106        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.674 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.490     7.164    ulogic/Vbd917
    SLICE_X93Y84         LUT3 (Prop_lut3_I1_O)        0.239     7.403 f  ulogic/Klgg07_i_2/O
                         net (fo=1726, routed)        7.636    15.038    ulogic/Klgg07_i_2_n_0
    SLICE_X32Y144        FDCE                                         f  ulogic/Sjha17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        1.391    24.769    ulogic/CLK50m_IBUF_BUFG
    SLICE_X32Y144        FDCE                                         r  ulogic/Sjha17_reg/C
                         clock pessimism              0.300    25.069    
                         clock uncertainty           -0.035    25.034    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.258    24.776    ulogic/Sjha17_reg
  -------------------------------------------------------------------
                         required time                         24.776    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                  9.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.576     1.686    CLK50m_IBUF_BUFG
    SLICE_X80Y81         FDPE                                         r  cpuresetn_reg_inv_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.827 f  cpuresetn_reg_inv_rep__2/Q
                         net (fo=100, routed)         0.148     1.976    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]_1
    SLICE_X81Y80         FDCE                                         f  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.842     2.209    u_L1_AHBMatrix/u_L1_AHBInputstg_2/CLK50m_IBUF_BUFG
    SLICE_X81Y80         FDCE                                         r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[23]/C
                         clock pessimism             -0.509     1.699    
    SLICE_X81Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.088%)  route 0.152ns (51.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.576     1.686    CLK50m_IBUF_BUFG
    SLICE_X80Y81         FDPE                                         r  cpuresetn_reg_inv_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.827 f  cpuresetn_reg_inv_rep__2/Q
                         net (fo=100, routed)         0.152     1.979    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]_1
    SLICE_X80Y80         FDCE                                         f  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.842     2.209    u_L1_AHBMatrix/u_L1_AHBInputstg_2/CLK50m_IBUF_BUFG
    SLICE_X80Y80         FDCE                                         r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[24]/C
                         clock pessimism             -0.509     1.699    
    SLICE_X80Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.088%)  route 0.152ns (51.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.576     1.686    CLK50m_IBUF_BUFG
    SLICE_X80Y81         FDPE                                         r  cpuresetn_reg_inv_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.827 f  cpuresetn_reg_inv_rep__2/Q
                         net (fo=100, routed)         0.152     1.979    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]_1
    SLICE_X80Y80         FDCE                                         f  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.842     2.209    u_L1_AHBMatrix/u_L1_AHBInputstg_2/CLK50m_IBUF_BUFG
    SLICE_X80Y80         FDCE                                         r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[25]/C
                         clock pessimism             -0.509     1.699    
    SLICE_X80Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.088%)  route 0.152ns (51.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.576     1.686    CLK50m_IBUF_BUFG
    SLICE_X80Y81         FDPE                                         r  cpuresetn_reg_inv_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.827 f  cpuresetn_reg_inv_rep__2/Q
                         net (fo=100, routed)         0.152     1.979    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]_1
    SLICE_X80Y80         FDCE                                         f  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.842     2.209    u_L1_AHBMatrix/u_L1_AHBInputstg_2/CLK50m_IBUF_BUFG
    SLICE_X80Y80         FDCE                                         r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]/C
                         clock pessimism             -0.509     1.699    
    SLICE_X80Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.088%)  route 0.152ns (51.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.576     1.686    CLK50m_IBUF_BUFG
    SLICE_X80Y81         FDPE                                         r  cpuresetn_reg_inv_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.827 f  cpuresetn_reg_inv_rep__2/Q
                         net (fo=100, routed)         0.152     1.979    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]_1
    SLICE_X80Y80         FDCE                                         f  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.842     2.209    u_L1_AHBMatrix/u_L1_AHBInputstg_2/CLK50m_IBUF_BUFG
    SLICE_X80Y80         FDCE                                         r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[30]/C
                         clock pessimism             -0.509     1.699    
    SLICE_X80Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.306%)  route 0.200ns (58.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.576     1.686    CLK50m_IBUF_BUFG
    SLICE_X80Y81         FDPE                                         r  cpuresetn_reg_inv_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.827 f  cpuresetn_reg_inv_rep__2/Q
                         net (fo=100, routed)         0.200     2.027    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]_1
    SLICE_X82Y80         FDCE                                         f  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.842     2.209    u_L1_AHBMatrix/u_L1_AHBInputstg_2/CLK50m_IBUF_BUFG
    SLICE_X82Y80         FDCE                                         r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[28]/C
                         clock pessimism             -0.490     1.718    
    SLICE_X82Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.306%)  route 0.200ns (58.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.576     1.686    CLK50m_IBUF_BUFG
    SLICE_X80Y81         FDPE                                         r  cpuresetn_reg_inv_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.827 f  cpuresetn_reg_inv_rep__2/Q
                         net (fo=100, routed)         0.200     2.027    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[29]_1
    SLICE_X82Y80         FDCE                                         f  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.842     2.209    u_L1_AHBMatrix/u_L1_AHBInputstg_2/CLK50m_IBUF_BUFG
    SLICE_X82Y80         FDCE                                         r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[31]/C
                         clock pessimism             -0.490     1.718    
    SLICE_X82Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.228%)  route 0.176ns (51.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.578     1.688    CLK50m_IBUF_BUFG
    SLICE_X86Y83         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.852 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=100, routed)         0.176     2.028    ulogic/Zk2nz6_reg_0
    SLICE_X89Y83         FDCE                                         f  ulogic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.846     2.213    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y83         FDCE                                         r  ulogic/Ql2nz6_reg/C
                         clock pessimism             -0.510     1.702    
    SLICE_X89Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    ulogic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.228%)  route 0.176ns (51.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.578     1.688    CLK50m_IBUF_BUFG
    SLICE_X86Y83         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.852 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=100, routed)         0.176     2.028    ulogic/Zk2nz6_reg_0
    SLICE_X89Y83         FDCE                                         f  ulogic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.846     2.213    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y83         FDCE                                         r  ulogic/Zk2nz6_reg/C
                         clock pessimism             -0.510     1.702    
    SLICE_X89Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    ulogic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.775%)  route 0.242ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.572     1.682    CLK50m_IBUF_BUFG
    SLICE_X64Y81         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.823 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.242     2.066    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]_0
    SLICE_X62Y78         FDPE                                         f  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5237, routed)        0.836     2.203    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/CLK50m_IBUF_BUFG
    SLICE_X62Y78         FDPE                                         r  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/C
                         clock pessimism             -0.490     1.712    
    SLICE_X62Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     1.641    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.424    





