(function() {
    var type_impls = Object.fromEntries([["rp2040_pac",[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/rp2040_pac/generic.rs.html#297-313\">Source</a><a href=\"#impl-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; <a class=\"type\" href=\"rp2040_pac/generic/type.BitReader.html\" title=\"type rp2040_pac::generic::BitReader\">BitReader</a>&lt;FI&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit\" class=\"method\"><a class=\"src rightside\" href=\"src/rp2040_pac/generic.rs.html#300-302\">Source</a><h4 class=\"code-header\">pub const fn <a href=\"rp2040_pac/generic/type.BitReader.html#tymethod.bit\" class=\"fn\">bit</a>(&amp;self) -&gt; <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.89.0/core/primitive.bool.html\">bool</a></h4></section></summary><div class=\"docblock\"><p>Value of the field as raw bits.</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_clear\" class=\"method\"><a class=\"src rightside\" href=\"src/rp2040_pac/generic.rs.html#305-307\">Source</a><h4 class=\"code-header\">pub const fn <a href=\"rp2040_pac/generic/type.BitReader.html#tymethod.bit_is_clear\" class=\"fn\">bit_is_clear</a>(&amp;self) -&gt; <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.89.0/core/primitive.bool.html\">bool</a></h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is clear (0).</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_set\" class=\"method\"><a class=\"src rightside\" href=\"src/rp2040_pac/generic.rs.html#310-312\">Source</a><h4 class=\"code-header\">pub const fn <a href=\"rp2040_pac/generic/type.BitReader.html#tymethod.bit_is_set\" class=\"fn\">bit_is_set</a>(&amp;self) -&gt; <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.89.0/core/primitive.bool.html\">bool</a></h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is set (1).</p>\n</div></details></div></details>",0,"rp2040_pac::xip_ctrl::ctrl::EN_R","rp2040_pac::xip_ctrl::ctrl::ERR_BADWRITE_R","rp2040_pac::xip_ctrl::ctrl::POWER_DOWN_R","rp2040_pac::xip_ctrl::flush::FLUSH_R","rp2040_pac::xip_ctrl::stat::FLUSH_READY_R","rp2040_pac::xip_ctrl::stat::FIFO_EMPTY_R","rp2040_pac::xip_ctrl::stat::FIFO_FULL_R","rp2040_pac::xip_ssi::ctrlr0::SCPH_R","rp2040_pac::xip_ssi::ctrlr0::SCPOL_R","rp2040_pac::xip_ssi::ctrlr0::SLV_OE_R","rp2040_pac::xip_ssi::ctrlr0::SRL_R","rp2040_pac::xip_ssi::ctrlr0::SSTE_R","rp2040_pac::xip_ssi::ssienr::SSI_EN_R","rp2040_pac::xip_ssi::mwcr::MWMOD_R","rp2040_pac::xip_ssi::mwcr::MDD_R","rp2040_pac::xip_ssi::mwcr::MHS_R","rp2040_pac::xip_ssi::ser::SER_R","rp2040_pac::xip_ssi::sr::BUSY_R","rp2040_pac::xip_ssi::sr::TFNF_R","rp2040_pac::xip_ssi::sr::TFE_R","rp2040_pac::xip_ssi::sr::RFNE_R","rp2040_pac::xip_ssi::sr::RFF_R","rp2040_pac::xip_ssi::sr::TXE_R","rp2040_pac::xip_ssi::sr::DCOL_R","rp2040_pac::xip_ssi::imr::TXEIM_R","rp2040_pac::xip_ssi::imr::TXOIM_R","rp2040_pac::xip_ssi::imr::RXUIM_R","rp2040_pac::xip_ssi::imr::RXOIM_R","rp2040_pac::xip_ssi::imr::RXFIM_R","rp2040_pac::xip_ssi::imr::MSTIM_R","rp2040_pac::xip_ssi::isr::TXEIS_R","rp2040_pac::xip_ssi::isr::TXOIS_R","rp2040_pac::xip_ssi::isr::RXUIS_R","rp2040_pac::xip_ssi::isr::RXOIS_R","rp2040_pac::xip_ssi::isr::RXFIS_R","rp2040_pac::xip_ssi::isr::MSTIS_R","rp2040_pac::xip_ssi::risr::TXEIR_R","rp2040_pac::xip_ssi::risr::TXOIR_R","rp2040_pac::xip_ssi::risr::RXUIR_R","rp2040_pac::xip_ssi::risr::RXOIR_R","rp2040_pac::xip_ssi::risr::RXFIR_R","rp2040_pac::xip_ssi::risr::MSTIR_R","rp2040_pac::xip_ssi::txoicr::TXOICR_R","rp2040_pac::xip_ssi::rxoicr::RXOICR_R","rp2040_pac::xip_ssi::rxuicr::RXUICR_R","rp2040_pac::xip_ssi::msticr::MSTICR_R","rp2040_pac::xip_ssi::icr::ICR_R","rp2040_pac::xip_ssi::dmacr::RDMAE_R","rp2040_pac::xip_ssi::dmacr::TDMAE_R","rp2040_pac::xip_ssi::spi_ctrlr0::SPI_DDR_EN_R","rp2040_pac::xip_ssi::spi_ctrlr0::INST_DDR_EN_R","rp2040_pac::xip_ssi::spi_ctrlr0::SPI_RXDS_EN_R","rp2040_pac::sysinfo::platform::FPGA_R","rp2040_pac::sysinfo::platform::ASIC_R","rp2040_pac::syscfg::proc_config::PROC0_HALTED_R","rp2040_pac::syscfg::proc_config::PROC1_HALTED_R","rp2040_pac::syscfg::dbgforce::PROC0_SWDO_R","rp2040_pac::syscfg::dbgforce::PROC0_SWDI_R","rp2040_pac::syscfg::dbgforce::PROC0_SWCLK_R","rp2040_pac::syscfg::dbgforce::PROC0_ATTACH_R","rp2040_pac::syscfg::dbgforce::PROC1_SWDO_R","rp2040_pac::syscfg::dbgforce::PROC1_SWDI_R","rp2040_pac::syscfg::dbgforce::PROC1_SWCLK_R","rp2040_pac::syscfg::dbgforce::PROC1_ATTACH_R","rp2040_pac::syscfg::mempowerdown::SRAM0_R","rp2040_pac::syscfg::mempowerdown::SRAM1_R","rp2040_pac::syscfg::mempowerdown::SRAM2_R","rp2040_pac::syscfg::mempowerdown::SRAM3_R","rp2040_pac::syscfg::mempowerdown::SRAM4_R","rp2040_pac::syscfg::mempowerdown::SRAM5_R","rp2040_pac::syscfg::mempowerdown::USB_R","rp2040_pac::syscfg::mempowerdown::ROM_R","rp2040_pac::clocks::clk_gpout0_ctrl::KILL_R","rp2040_pac::clocks::clk_gpout0_ctrl::ENABLE_R","rp2040_pac::clocks::clk_gpout0_ctrl::DC50_R","rp2040_pac::clocks::clk_gpout0_ctrl::NUDGE_R","rp2040_pac::clocks::clk_gpout1_ctrl::KILL_R","rp2040_pac::clocks::clk_gpout1_ctrl::ENABLE_R","rp2040_pac::clocks::clk_gpout1_ctrl::DC50_R","rp2040_pac::clocks::clk_gpout1_ctrl::NUDGE_R","rp2040_pac::clocks::clk_gpout2_ctrl::KILL_R","rp2040_pac::clocks::clk_gpout2_ctrl::ENABLE_R","rp2040_pac::clocks::clk_gpout2_ctrl::DC50_R","rp2040_pac::clocks::clk_gpout2_ctrl::NUDGE_R","rp2040_pac::clocks::clk_gpout3_ctrl::KILL_R","rp2040_pac::clocks::clk_gpout3_ctrl::ENABLE_R","rp2040_pac::clocks::clk_gpout3_ctrl::DC50_R","rp2040_pac::clocks::clk_gpout3_ctrl::NUDGE_R","rp2040_pac::clocks::clk_sys_ctrl::SRC_R","rp2040_pac::clocks::clk_peri_ctrl::KILL_R","rp2040_pac::clocks::clk_peri_ctrl::ENABLE_R","rp2040_pac::clocks::clk_usb_ctrl::KILL_R","rp2040_pac::clocks::clk_usb_ctrl::ENABLE_R","rp2040_pac::clocks::clk_usb_ctrl::NUDGE_R","rp2040_pac::clocks::clk_adc_ctrl::KILL_R","rp2040_pac::clocks::clk_adc_ctrl::ENABLE_R","rp2040_pac::clocks::clk_adc_ctrl::NUDGE_R","rp2040_pac::clocks::clk_rtc_ctrl::KILL_R","rp2040_pac::clocks::clk_rtc_ctrl::ENABLE_R","rp2040_pac::clocks::clk_rtc_ctrl::NUDGE_R","rp2040_pac::clocks::clk_sys_resus_ctrl::ENABLE_R","rp2040_pac::clocks::clk_sys_resus_ctrl::FRCE_R","rp2040_pac::clocks::clk_sys_resus_ctrl::CLEAR_R","rp2040_pac::clocks::clk_sys_resus_status::RESUSSED_R","rp2040_pac::clocks::fc0_status::PASS_R","rp2040_pac::clocks::fc0_status::DONE_R","rp2040_pac::clocks::fc0_status::RUNNING_R","rp2040_pac::clocks::fc0_status::WAITING_R","rp2040_pac::clocks::fc0_status::FAIL_R","rp2040_pac::clocks::fc0_status::SLOW_R","rp2040_pac::clocks::fc0_status::FAST_R","rp2040_pac::clocks::fc0_status::DIED_R","rp2040_pac::clocks::wake_en0::CLK_SYS_CLOCKS_R","rp2040_pac::clocks::wake_en0::CLK_ADC_ADC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_ADC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_BUSCTRL_R","rp2040_pac::clocks::wake_en0::CLK_SYS_BUSFABRIC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_DMA_R","rp2040_pac::clocks::wake_en0::CLK_SYS_I2C0_R","rp2040_pac::clocks::wake_en0::CLK_SYS_I2C1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_IO_R","rp2040_pac::clocks::wake_en0::CLK_SYS_JTAG_R","rp2040_pac::clocks::wake_en0::CLK_SYS_VREG_AND_CHIP_RESET_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PADS_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PIO0_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PIO1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PLL_SYS_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PLL_USB_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PSM_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PWM_R","rp2040_pac::clocks::wake_en0::CLK_SYS_RESETS_R","rp2040_pac::clocks::wake_en0::CLK_SYS_ROM_R","rp2040_pac::clocks::wake_en0::CLK_SYS_ROSC_R","rp2040_pac::clocks::wake_en0::CLK_RTC_RTC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_RTC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SIO_R","rp2040_pac::clocks::wake_en0::CLK_PERI_SPI0_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SPI0_R","rp2040_pac::clocks::wake_en0::CLK_PERI_SPI1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SPI1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SRAM0_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SRAM1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SRAM2_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SRAM3_R","rp2040_pac::clocks::wake_en1::CLK_SYS_SRAM4_R","rp2040_pac::clocks::wake_en1::CLK_SYS_SRAM5_R","rp2040_pac::clocks::wake_en1::CLK_SYS_SYSCFG_R","rp2040_pac::clocks::wake_en1::CLK_SYS_SYSINFO_R","rp2040_pac::clocks::wake_en1::CLK_SYS_TBMAN_R","rp2040_pac::clocks::wake_en1::CLK_SYS_TIMER_R","rp2040_pac::clocks::wake_en1::CLK_PERI_UART0_R","rp2040_pac::clocks::wake_en1::CLK_SYS_UART0_R","rp2040_pac::clocks::wake_en1::CLK_PERI_UART1_R","rp2040_pac::clocks::wake_en1::CLK_SYS_UART1_R","rp2040_pac::clocks::wake_en1::CLK_SYS_USBCTRL_R","rp2040_pac::clocks::wake_en1::CLK_USB_USBCTRL_R","rp2040_pac::clocks::wake_en1::CLK_SYS_WATCHDOG_R","rp2040_pac::clocks::wake_en1::CLK_SYS_XIP_R","rp2040_pac::clocks::wake_en1::CLK_SYS_XOSC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_CLOCKS_R","rp2040_pac::clocks::sleep_en0::CLK_ADC_ADC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_ADC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_BUSCTRL_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_BUSFABRIC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_DMA_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_I2C0_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_I2C1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_IO_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_JTAG_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_VREG_AND_CHIP_RESET_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PADS_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PIO0_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PIO1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PLL_SYS_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PLL_USB_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PSM_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PWM_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_RESETS_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_ROM_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_ROSC_R","rp2040_pac::clocks::sleep_en0::CLK_RTC_RTC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_RTC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SIO_R","rp2040_pac::clocks::sleep_en0::CLK_PERI_SPI0_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SPI0_R","rp2040_pac::clocks::sleep_en0::CLK_PERI_SPI1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SPI1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SRAM0_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SRAM1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SRAM2_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SRAM3_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_SRAM4_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_SRAM5_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_SYSCFG_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_SYSINFO_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_TBMAN_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_TIMER_R","rp2040_pac::clocks::sleep_en1::CLK_PERI_UART0_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_UART0_R","rp2040_pac::clocks::sleep_en1::CLK_PERI_UART1_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_UART1_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_USBCTRL_R","rp2040_pac::clocks::sleep_en1::CLK_USB_USBCTRL_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_WATCHDOG_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_XIP_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_XOSC_R","rp2040_pac::clocks::enabled0::CLK_SYS_CLOCKS_R","rp2040_pac::clocks::enabled0::CLK_ADC_ADC_R","rp2040_pac::clocks::enabled0::CLK_SYS_ADC_R","rp2040_pac::clocks::enabled0::CLK_SYS_BUSCTRL_R","rp2040_pac::clocks::enabled0::CLK_SYS_BUSFABRIC_R","rp2040_pac::clocks::enabled0::CLK_SYS_DMA_R","rp2040_pac::clocks::enabled0::CLK_SYS_I2C0_R","rp2040_pac::clocks::enabled0::CLK_SYS_I2C1_R","rp2040_pac::clocks::enabled0::CLK_SYS_IO_R","rp2040_pac::clocks::enabled0::CLK_SYS_JTAG_R","rp2040_pac::clocks::enabled0::CLK_SYS_VREG_AND_CHIP_RESET_R","rp2040_pac::clocks::enabled0::CLK_SYS_PADS_R","rp2040_pac::clocks::enabled0::CLK_SYS_PIO0_R","rp2040_pac::clocks::enabled0::CLK_SYS_PIO1_R","rp2040_pac::clocks::enabled0::CLK_SYS_PLL_SYS_R","rp2040_pac::clocks::enabled0::CLK_SYS_PLL_USB_R","rp2040_pac::clocks::enabled0::CLK_SYS_PSM_R","rp2040_pac::clocks::enabled0::CLK_SYS_PWM_R","rp2040_pac::clocks::enabled0::CLK_SYS_RESETS_R","rp2040_pac::clocks::enabled0::CLK_SYS_ROM_R","rp2040_pac::clocks::enabled0::CLK_SYS_ROSC_R","rp2040_pac::clocks::enabled0::CLK_RTC_RTC_R","rp2040_pac::clocks::enabled0::CLK_SYS_RTC_R","rp2040_pac::clocks::enabled0::CLK_SYS_SIO_R","rp2040_pac::clocks::enabled0::CLK_PERI_SPI0_R","rp2040_pac::clocks::enabled0::CLK_SYS_SPI0_R","rp2040_pac::clocks::enabled0::CLK_PERI_SPI1_R","rp2040_pac::clocks::enabled0::CLK_SYS_SPI1_R","rp2040_pac::clocks::enabled0::CLK_SYS_SRAM0_R","rp2040_pac::clocks::enabled0::CLK_SYS_SRAM1_R","rp2040_pac::clocks::enabled0::CLK_SYS_SRAM2_R","rp2040_pac::clocks::enabled0::CLK_SYS_SRAM3_R","rp2040_pac::clocks::enabled1::CLK_SYS_SRAM4_R","rp2040_pac::clocks::enabled1::CLK_SYS_SRAM5_R","rp2040_pac::clocks::enabled1::CLK_SYS_SYSCFG_R","rp2040_pac::clocks::enabled1::CLK_SYS_SYSINFO_R","rp2040_pac::clocks::enabled1::CLK_SYS_TBMAN_R","rp2040_pac::clocks::enabled1::CLK_SYS_TIMER_R","rp2040_pac::clocks::enabled1::CLK_PERI_UART0_R","rp2040_pac::clocks::enabled1::CLK_SYS_UART0_R","rp2040_pac::clocks::enabled1::CLK_PERI_UART1_R","rp2040_pac::clocks::enabled1::CLK_SYS_UART1_R","rp2040_pac::clocks::enabled1::CLK_SYS_USBCTRL_R","rp2040_pac::clocks::enabled1::CLK_USB_USBCTRL_R","rp2040_pac::clocks::enabled1::CLK_SYS_WATCHDOG_R","rp2040_pac::clocks::enabled1::CLK_SYS_XIP_R","rp2040_pac::clocks::enabled1::CLK_SYS_XOSC_R","rp2040_pac::clocks::intr::CLK_SYS_RESUS_R","rp2040_pac::clocks::inte::CLK_SYS_RESUS_R","rp2040_pac::clocks::intf::CLK_SYS_RESUS_R","rp2040_pac::clocks::ints::CLK_SYS_RESUS_R","rp2040_pac::resets::reset::ADC_R","rp2040_pac::resets::reset::BUSCTRL_R","rp2040_pac::resets::reset::DMA_R","rp2040_pac::resets::reset::I2C0_R","rp2040_pac::resets::reset::I2C1_R","rp2040_pac::resets::reset::IO_BANK0_R","rp2040_pac::resets::reset::IO_QSPI_R","rp2040_pac::resets::reset::JTAG_R","rp2040_pac::resets::reset::PADS_BANK0_R","rp2040_pac::resets::reset::PADS_QSPI_R","rp2040_pac::resets::reset::PIO0_R","rp2040_pac::resets::reset::PIO1_R","rp2040_pac::resets::reset::PLL_SYS_R","rp2040_pac::resets::reset::PLL_USB_R","rp2040_pac::resets::reset::PWM_R","rp2040_pac::resets::reset::RTC_R","rp2040_pac::resets::reset::SPI0_R","rp2040_pac::resets::reset::SPI1_R","rp2040_pac::resets::reset::SYSCFG_R","rp2040_pac::resets::reset::SYSINFO_R","rp2040_pac::resets::reset::TBMAN_R","rp2040_pac::resets::reset::TIMER_R","rp2040_pac::resets::reset::UART0_R","rp2040_pac::resets::reset::UART1_R","rp2040_pac::resets::reset::USBCTRL_R","rp2040_pac::resets::wdsel::ADC_R","rp2040_pac::resets::wdsel::BUSCTRL_R","rp2040_pac::resets::wdsel::DMA_R","rp2040_pac::resets::wdsel::I2C0_R","rp2040_pac::resets::wdsel::I2C1_R","rp2040_pac::resets::wdsel::IO_BANK0_R","rp2040_pac::resets::wdsel::IO_QSPI_R","rp2040_pac::resets::wdsel::JTAG_R","rp2040_pac::resets::wdsel::PADS_BANK0_R","rp2040_pac::resets::wdsel::PADS_QSPI_R","rp2040_pac::resets::wdsel::PIO0_R","rp2040_pac::resets::wdsel::PIO1_R","rp2040_pac::resets::wdsel::PLL_SYS_R","rp2040_pac::resets::wdsel::PLL_USB_R","rp2040_pac::resets::wdsel::PWM_R","rp2040_pac::resets::wdsel::RTC_R","rp2040_pac::resets::wdsel::SPI0_R","rp2040_pac::resets::wdsel::SPI1_R","rp2040_pac::resets::wdsel::SYSCFG_R","rp2040_pac::resets::wdsel::SYSINFO_R","rp2040_pac::resets::wdsel::TBMAN_R","rp2040_pac::resets::wdsel::TIMER_R","rp2040_pac::resets::wdsel::UART0_R","rp2040_pac::resets::wdsel::UART1_R","rp2040_pac::resets::wdsel::USBCTRL_R","rp2040_pac::resets::reset_done::ADC_R","rp2040_pac::resets::reset_done::BUSCTRL_R","rp2040_pac::resets::reset_done::DMA_R","rp2040_pac::resets::reset_done::I2C0_R","rp2040_pac::resets::reset_done::I2C1_R","rp2040_pac::resets::reset_done::IO_BANK0_R","rp2040_pac::resets::reset_done::IO_QSPI_R","rp2040_pac::resets::reset_done::JTAG_R","rp2040_pac::resets::reset_done::PADS_BANK0_R","rp2040_pac::resets::reset_done::PADS_QSPI_R","rp2040_pac::resets::reset_done::PIO0_R","rp2040_pac::resets::reset_done::PIO1_R","rp2040_pac::resets::reset_done::PLL_SYS_R","rp2040_pac::resets::reset_done::PLL_USB_R","rp2040_pac::resets::reset_done::PWM_R","rp2040_pac::resets::reset_done::RTC_R","rp2040_pac::resets::reset_done::SPI0_R","rp2040_pac::resets::reset_done::SPI1_R","rp2040_pac::resets::reset_done::SYSCFG_R","rp2040_pac::resets::reset_done::SYSINFO_R","rp2040_pac::resets::reset_done::TBMAN_R","rp2040_pac::resets::reset_done::TIMER_R","rp2040_pac::resets::reset_done::UART0_R","rp2040_pac::resets::reset_done::UART1_R","rp2040_pac::resets::reset_done::USBCTRL_R","rp2040_pac::psm::frce_on::ROSC_R","rp2040_pac::psm::frce_on::XOSC_R","rp2040_pac::psm::frce_on::CLOCKS_R","rp2040_pac::psm::frce_on::RESETS_R","rp2040_pac::psm::frce_on::BUSFABRIC_R","rp2040_pac::psm::frce_on::ROM_R","rp2040_pac::psm::frce_on::SRAM0_R","rp2040_pac::psm::frce_on::SRAM1_R","rp2040_pac::psm::frce_on::SRAM2_R","rp2040_pac::psm::frce_on::SRAM3_R","rp2040_pac::psm::frce_on::SRAM4_R","rp2040_pac::psm::frce_on::SRAM5_R","rp2040_pac::psm::frce_on::XIP_R","rp2040_pac::psm::frce_on::VREG_AND_CHIP_RESET_R","rp2040_pac::psm::frce_on::SIO_R","rp2040_pac::psm::frce_on::PROC0_R","rp2040_pac::psm::frce_on::PROC1_R","rp2040_pac::psm::frce_off::ROSC_R","rp2040_pac::psm::frce_off::XOSC_R","rp2040_pac::psm::frce_off::CLOCKS_R","rp2040_pac::psm::frce_off::RESETS_R","rp2040_pac::psm::frce_off::BUSFABRIC_R","rp2040_pac::psm::frce_off::ROM_R","rp2040_pac::psm::frce_off::SRAM0_R","rp2040_pac::psm::frce_off::SRAM1_R","rp2040_pac::psm::frce_off::SRAM2_R","rp2040_pac::psm::frce_off::SRAM3_R","rp2040_pac::psm::frce_off::SRAM4_R","rp2040_pac::psm::frce_off::SRAM5_R","rp2040_pac::psm::frce_off::XIP_R","rp2040_pac::psm::frce_off::VREG_AND_CHIP_RESET_R","rp2040_pac::psm::frce_off::SIO_R","rp2040_pac::psm::frce_off::PROC0_R","rp2040_pac::psm::frce_off::PROC1_R","rp2040_pac::psm::wdsel::ROSC_R","rp2040_pac::psm::wdsel::XOSC_R","rp2040_pac::psm::wdsel::CLOCKS_R","rp2040_pac::psm::wdsel::RESETS_R","rp2040_pac::psm::wdsel::BUSFABRIC_R","rp2040_pac::psm::wdsel::ROM_R","rp2040_pac::psm::wdsel::SRAM0_R","rp2040_pac::psm::wdsel::SRAM1_R","rp2040_pac::psm::wdsel::SRAM2_R","rp2040_pac::psm::wdsel::SRAM3_R","rp2040_pac::psm::wdsel::SRAM4_R","rp2040_pac::psm::wdsel::SRAM5_R","rp2040_pac::psm::wdsel::XIP_R","rp2040_pac::psm::wdsel::VREG_AND_CHIP_RESET_R","rp2040_pac::psm::wdsel::SIO_R","rp2040_pac::psm::wdsel::PROC0_R","rp2040_pac::psm::wdsel::PROC1_R","rp2040_pac::psm::done::ROSC_R","rp2040_pac::psm::done::XOSC_R","rp2040_pac::psm::done::CLOCKS_R","rp2040_pac::psm::done::RESETS_R","rp2040_pac::psm::done::BUSFABRIC_R","rp2040_pac::psm::done::ROM_R","rp2040_pac::psm::done::SRAM0_R","rp2040_pac::psm::done::SRAM1_R","rp2040_pac::psm::done::SRAM2_R","rp2040_pac::psm::done::SRAM3_R","rp2040_pac::psm::done::SRAM4_R","rp2040_pac::psm::done::SRAM5_R","rp2040_pac::psm::done::XIP_R","rp2040_pac::psm::done::VREG_AND_CHIP_RESET_R","rp2040_pac::psm::done::SIO_R","rp2040_pac::psm::done::PROC0_R","rp2040_pac::psm::done::PROC1_R","rp2040_pac::io_bank0::gpio::gpio_status::OUTFROMPERI_R","rp2040_pac::io_bank0::gpio::gpio_status::OUTTOPAD_R","rp2040_pac::io_bank0::gpio::gpio_status::OEFROMPERI_R","rp2040_pac::io_bank0::gpio::gpio_status::OETOPAD_R","rp2040_pac::io_bank0::gpio::gpio_status::INFROMPAD_R","rp2040_pac::io_bank0::gpio::gpio_status::INTOPERI_R","rp2040_pac::io_bank0::gpio::gpio_status::IRQFROMPAD_R","rp2040_pac::io_bank0::gpio::gpio_status::IRQTOPROC_R","rp2040_pac::io_bank0::intr::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO7_EDGE_HIGH_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::OUTFROMPERI_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::OUTTOPAD_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::OEFROMPERI_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::OETOPAD_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::INFROMPAD_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::INTOPERI_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::IRQFROMPAD_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::IRQTOPROC_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::pads_bank0::voltage_select::VOLTAGE_SELECT_R","rp2040_pac::pads_bank0::gpio::SLEWFAST_R","rp2040_pac::pads_bank0::gpio::SCHMITT_R","rp2040_pac::pads_bank0::gpio::PDE_R","rp2040_pac::pads_bank0::gpio::PUE_R","rp2040_pac::pads_bank0::gpio::IE_R","rp2040_pac::pads_bank0::gpio::OD_R","rp2040_pac::pads_bank0::swclk::SLEWFAST_R","rp2040_pac::pads_bank0::swclk::SCHMITT_R","rp2040_pac::pads_bank0::swclk::PDE_R","rp2040_pac::pads_bank0::swclk::PUE_R","rp2040_pac::pads_bank0::swclk::IE_R","rp2040_pac::pads_bank0::swclk::OD_R","rp2040_pac::pads_bank0::swd::SLEWFAST_R","rp2040_pac::pads_bank0::swd::SCHMITT_R","rp2040_pac::pads_bank0::swd::PDE_R","rp2040_pac::pads_bank0::swd::PUE_R","rp2040_pac::pads_bank0::swd::IE_R","rp2040_pac::pads_bank0::swd::OD_R","rp2040_pac::pads_qspi::voltage_select::VOLTAGE_SELECT_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::OD_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::OD_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::OD_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::OD_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::OD_R","rp2040_pac::pads_qspi::gpio_qspi_ss::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_ss::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_ss::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_ss::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_ss::IE_R","rp2040_pac::pads_qspi::gpio_qspi_ss::OD_R","rp2040_pac::xosc::status::ENABLED_R","rp2040_pac::xosc::status::BADWRITE_R","rp2040_pac::xosc::status::STABLE_R","rp2040_pac::xosc::startup::X4_R","rp2040_pac::pll_sys::cs::BYPASS_R","rp2040_pac::pll_sys::cs::LOCK_R","rp2040_pac::pll_sys::pwr::PD_R","rp2040_pac::pll_sys::pwr::DSMPD_R","rp2040_pac::pll_sys::pwr::POSTDIVPD_R","rp2040_pac::pll_sys::pwr::VCOPD_R","rp2040_pac::busctrl::bus_priority::PROC0_R","rp2040_pac::busctrl::bus_priority::PROC1_R","rp2040_pac::busctrl::bus_priority::DMA_R_R","rp2040_pac::busctrl::bus_priority::DMA_W_R","rp2040_pac::busctrl::bus_priority_ack::BUS_PRIORITY_ACK_R","rp2040_pac::uart0::uartdr::FE_R","rp2040_pac::uart0::uartdr::PE_R","rp2040_pac::uart0::uartdr::BE_R","rp2040_pac::uart0::uartdr::OE_R","rp2040_pac::uart0::uartrsr::FE_R","rp2040_pac::uart0::uartrsr::PE_R","rp2040_pac::uart0::uartrsr::BE_R","rp2040_pac::uart0::uartrsr::OE_R","rp2040_pac::uart0::uartfr::CTS_R","rp2040_pac::uart0::uartfr::DSR_R","rp2040_pac::uart0::uartfr::DCD_R","rp2040_pac::uart0::uartfr::BUSY_R","rp2040_pac::uart0::uartfr::RXFE_R","rp2040_pac::uart0::uartfr::TXFF_R","rp2040_pac::uart0::uartfr::RXFF_R","rp2040_pac::uart0::uartfr::TXFE_R","rp2040_pac::uart0::uartfr::RI_R","rp2040_pac::uart0::uartlcr_h::BRK_R","rp2040_pac::uart0::uartlcr_h::PEN_R","rp2040_pac::uart0::uartlcr_h::EPS_R","rp2040_pac::uart0::uartlcr_h::STP2_R","rp2040_pac::uart0::uartlcr_h::FEN_R","rp2040_pac::uart0::uartlcr_h::SPS_R","rp2040_pac::uart0::uartcr::UARTEN_R","rp2040_pac::uart0::uartcr::SIREN_R","rp2040_pac::uart0::uartcr::SIRLP_R","rp2040_pac::uart0::uartcr::LBE_R","rp2040_pac::uart0::uartcr::TXE_R","rp2040_pac::uart0::uartcr::RXE_R","rp2040_pac::uart0::uartcr::DTR_R","rp2040_pac::uart0::uartcr::RTS_R","rp2040_pac::uart0::uartcr::OUT1_R","rp2040_pac::uart0::uartcr::OUT2_R","rp2040_pac::uart0::uartcr::RTSEN_R","rp2040_pac::uart0::uartcr::CTSEN_R","rp2040_pac::uart0::uartimsc::RIMIM_R","rp2040_pac::uart0::uartimsc::CTSMIM_R","rp2040_pac::uart0::uartimsc::DCDMIM_R","rp2040_pac::uart0::uartimsc::DSRMIM_R","rp2040_pac::uart0::uartimsc::RXIM_R","rp2040_pac::uart0::uartimsc::TXIM_R","rp2040_pac::uart0::uartimsc::RTIM_R","rp2040_pac::uart0::uartimsc::FEIM_R","rp2040_pac::uart0::uartimsc::PEIM_R","rp2040_pac::uart0::uartimsc::BEIM_R","rp2040_pac::uart0::uartimsc::OEIM_R","rp2040_pac::uart0::uartris::RIRMIS_R","rp2040_pac::uart0::uartris::CTSRMIS_R","rp2040_pac::uart0::uartris::DCDRMIS_R","rp2040_pac::uart0::uartris::DSRRMIS_R","rp2040_pac::uart0::uartris::RXRIS_R","rp2040_pac::uart0::uartris::TXRIS_R","rp2040_pac::uart0::uartris::RTRIS_R","rp2040_pac::uart0::uartris::FERIS_R","rp2040_pac::uart0::uartris::PERIS_R","rp2040_pac::uart0::uartris::BERIS_R","rp2040_pac::uart0::uartris::OERIS_R","rp2040_pac::uart0::uartmis::RIMMIS_R","rp2040_pac::uart0::uartmis::CTSMMIS_R","rp2040_pac::uart0::uartmis::DCDMMIS_R","rp2040_pac::uart0::uartmis::DSRMMIS_R","rp2040_pac::uart0::uartmis::RXMIS_R","rp2040_pac::uart0::uartmis::TXMIS_R","rp2040_pac::uart0::uartmis::RTMIS_R","rp2040_pac::uart0::uartmis::FEMIS_R","rp2040_pac::uart0::uartmis::PEMIS_R","rp2040_pac::uart0::uartmis::BEMIS_R","rp2040_pac::uart0::uartmis::OEMIS_R","rp2040_pac::uart0::uarticr::RIMIC_R","rp2040_pac::uart0::uarticr::CTSMIC_R","rp2040_pac::uart0::uarticr::DCDMIC_R","rp2040_pac::uart0::uarticr::DSRMIC_R","rp2040_pac::uart0::uarticr::RXIC_R","rp2040_pac::uart0::uarticr::TXIC_R","rp2040_pac::uart0::uarticr::RTIC_R","rp2040_pac::uart0::uarticr::FEIC_R","rp2040_pac::uart0::uarticr::PEIC_R","rp2040_pac::uart0::uarticr::BEIC_R","rp2040_pac::uart0::uarticr::OEIC_R","rp2040_pac::uart0::uartdmacr::RXDMAE_R","rp2040_pac::uart0::uartdmacr::TXDMAE_R","rp2040_pac::uart0::uartdmacr::DMAONERR_R","rp2040_pac::spi0::sspcr0::SPO_R","rp2040_pac::spi0::sspcr0::SPH_R","rp2040_pac::spi0::sspcr1::LBM_R","rp2040_pac::spi0::sspcr1::SSE_R","rp2040_pac::spi0::sspcr1::MS_R","rp2040_pac::spi0::sspcr1::SOD_R","rp2040_pac::spi0::sspsr::TFE_R","rp2040_pac::spi0::sspsr::TNF_R","rp2040_pac::spi0::sspsr::RNE_R","rp2040_pac::spi0::sspsr::RFF_R","rp2040_pac::spi0::sspsr::BSY_R","rp2040_pac::spi0::sspimsc::RORIM_R","rp2040_pac::spi0::sspimsc::RTIM_R","rp2040_pac::spi0::sspimsc::RXIM_R","rp2040_pac::spi0::sspimsc::TXIM_R","rp2040_pac::spi0::sspris::RORRIS_R","rp2040_pac::spi0::sspris::RTRIS_R","rp2040_pac::spi0::sspris::RXRIS_R","rp2040_pac::spi0::sspris::TXRIS_R","rp2040_pac::spi0::sspmis::RORMIS_R","rp2040_pac::spi0::sspmis::RTMIS_R","rp2040_pac::spi0::sspmis::RXMIS_R","rp2040_pac::spi0::sspmis::TXMIS_R","rp2040_pac::spi0::sspicr::RORIC_R","rp2040_pac::spi0::sspicr::RTIC_R","rp2040_pac::spi0::sspdmacr::RXDMAE_R","rp2040_pac::spi0::sspdmacr::TXDMAE_R","rp2040_pac::i2c0::ic_con::MASTER_MODE_R","rp2040_pac::i2c0::ic_con::IC_10BITADDR_SLAVE_R","rp2040_pac::i2c0::ic_con::IC_10BITADDR_MASTER_R","rp2040_pac::i2c0::ic_con::IC_RESTART_EN_R","rp2040_pac::i2c0::ic_con::IC_SLAVE_DISABLE_R","rp2040_pac::i2c0::ic_con::STOP_DET_IFADDRESSED_R","rp2040_pac::i2c0::ic_con::TX_EMPTY_CTRL_R","rp2040_pac::i2c0::ic_con::RX_FIFO_FULL_HLD_CTRL_R","rp2040_pac::i2c0::ic_con::STOP_DET_IF_MASTER_ACTIVE_R","rp2040_pac::i2c0::ic_tar::GC_OR_START_R","rp2040_pac::i2c0::ic_tar::SPECIAL_R","rp2040_pac::i2c0::ic_data_cmd::CMD_R","rp2040_pac::i2c0::ic_data_cmd::STOP_R","rp2040_pac::i2c0::ic_data_cmd::RESTART_R","rp2040_pac::i2c0::ic_data_cmd::FIRST_DATA_BYTE_R","rp2040_pac::i2c0::ic_intr_stat::R_RX_UNDER_R","rp2040_pac::i2c0::ic_intr_stat::R_RX_OVER_R","rp2040_pac::i2c0::ic_intr_stat::R_RX_FULL_R","rp2040_pac::i2c0::ic_intr_stat::R_TX_OVER_R","rp2040_pac::i2c0::ic_intr_stat::R_TX_EMPTY_R","rp2040_pac::i2c0::ic_intr_stat::R_RD_REQ_R","rp2040_pac::i2c0::ic_intr_stat::R_TX_ABRT_R","rp2040_pac::i2c0::ic_intr_stat::R_RX_DONE_R","rp2040_pac::i2c0::ic_intr_stat::R_ACTIVITY_R","rp2040_pac::i2c0::ic_intr_stat::R_STOP_DET_R","rp2040_pac::i2c0::ic_intr_stat::R_START_DET_R","rp2040_pac::i2c0::ic_intr_stat::R_GEN_CALL_R","rp2040_pac::i2c0::ic_intr_stat::R_RESTART_DET_R","rp2040_pac::i2c0::ic_intr_mask::M_RX_UNDER_R","rp2040_pac::i2c0::ic_intr_mask::M_RX_OVER_R","rp2040_pac::i2c0::ic_intr_mask::M_RX_FULL_R","rp2040_pac::i2c0::ic_intr_mask::M_TX_OVER_R","rp2040_pac::i2c0::ic_intr_mask::M_TX_EMPTY_R","rp2040_pac::i2c0::ic_intr_mask::M_RD_REQ_R","rp2040_pac::i2c0::ic_intr_mask::M_TX_ABRT_R","rp2040_pac::i2c0::ic_intr_mask::M_RX_DONE_R","rp2040_pac::i2c0::ic_intr_mask::M_ACTIVITY_R","rp2040_pac::i2c0::ic_intr_mask::M_STOP_DET_R","rp2040_pac::i2c0::ic_intr_mask::M_START_DET_R","rp2040_pac::i2c0::ic_intr_mask::M_GEN_CALL_R","rp2040_pac::i2c0::ic_intr_mask::M_RESTART_DET_R","rp2040_pac::i2c0::ic_raw_intr_stat::RX_UNDER_R","rp2040_pac::i2c0::ic_raw_intr_stat::RX_OVER_R","rp2040_pac::i2c0::ic_raw_intr_stat::RX_FULL_R","rp2040_pac::i2c0::ic_raw_intr_stat::TX_OVER_R","rp2040_pac::i2c0::ic_raw_intr_stat::TX_EMPTY_R","rp2040_pac::i2c0::ic_raw_intr_stat::RD_REQ_R","rp2040_pac::i2c0::ic_raw_intr_stat::TX_ABRT_R","rp2040_pac::i2c0::ic_raw_intr_stat::RX_DONE_R","rp2040_pac::i2c0::ic_raw_intr_stat::ACTIVITY_R","rp2040_pac::i2c0::ic_raw_intr_stat::STOP_DET_R","rp2040_pac::i2c0::ic_raw_intr_stat::START_DET_R","rp2040_pac::i2c0::ic_raw_intr_stat::GEN_CALL_R","rp2040_pac::i2c0::ic_raw_intr_stat::RESTART_DET_R","rp2040_pac::i2c0::ic_clr_intr::CLR_INTR_R","rp2040_pac::i2c0::ic_clr_rx_under::CLR_RX_UNDER_R","rp2040_pac::i2c0::ic_clr_rx_over::CLR_RX_OVER_R","rp2040_pac::i2c0::ic_clr_tx_over::CLR_TX_OVER_R","rp2040_pac::i2c0::ic_clr_rd_req::CLR_RD_REQ_R","rp2040_pac::i2c0::ic_clr_tx_abrt::CLR_TX_ABRT_R","rp2040_pac::i2c0::ic_clr_rx_done::CLR_RX_DONE_R","rp2040_pac::i2c0::ic_clr_activity::CLR_ACTIVITY_R","rp2040_pac::i2c0::ic_clr_stop_det::CLR_STOP_DET_R","rp2040_pac::i2c0::ic_clr_start_det::CLR_START_DET_R","rp2040_pac::i2c0::ic_clr_gen_call::CLR_GEN_CALL_R","rp2040_pac::i2c0::ic_enable::ENABLE_R","rp2040_pac::i2c0::ic_enable::ABORT_R","rp2040_pac::i2c0::ic_enable::TX_CMD_BLOCK_R","rp2040_pac::i2c0::ic_status::ACTIVITY_R","rp2040_pac::i2c0::ic_status::TFNF_R","rp2040_pac::i2c0::ic_status::TFE_R","rp2040_pac::i2c0::ic_status::RFNE_R","rp2040_pac::i2c0::ic_status::RFF_R","rp2040_pac::i2c0::ic_status::MST_ACTIVITY_R","rp2040_pac::i2c0::ic_status::SLV_ACTIVITY_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_7B_ADDR_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR1_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR2_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_TXDATA_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_READ_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_ACKDET_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_ACKDET_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_NORSTRT_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_NORSTRT_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10B_RD_NORSTRT_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_MASTER_DIS_R","rp2040_pac::i2c0::ic_tx_abrt_source::ARB_LOST_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVFLUSH_TXFIFO_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLV_ARBLOST_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVRD_INTX_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_USER_ABRT_R","rp2040_pac::i2c0::ic_slv_data_nack_only::NACK_R","rp2040_pac::i2c0::ic_dma_cr::RDMAE_R","rp2040_pac::i2c0::ic_dma_cr::TDMAE_R","rp2040_pac::i2c0::ic_ack_general_call::ACK_GEN_CALL_R","rp2040_pac::i2c0::ic_enable_status::IC_EN_R","rp2040_pac::i2c0::ic_enable_status::SLV_DISABLED_WHILE_BUSY_R","rp2040_pac::i2c0::ic_enable_status::SLV_RX_DATA_LOST_R","rp2040_pac::i2c0::ic_clr_restart_det::CLR_RESTART_DET_R","rp2040_pac::i2c0::ic_comp_param_1::HC_COUNT_VALUES_R","rp2040_pac::i2c0::ic_comp_param_1::INTR_IO_R","rp2040_pac::i2c0::ic_comp_param_1::HAS_DMA_R","rp2040_pac::i2c0::ic_comp_param_1::ADD_ENCODED_PARAMS_R","rp2040_pac::adc::cs::EN_R","rp2040_pac::adc::cs::TS_EN_R","rp2040_pac::adc::cs::START_ONCE_R","rp2040_pac::adc::cs::START_MANY_R","rp2040_pac::adc::cs::READY_R","rp2040_pac::adc::cs::ERR_R","rp2040_pac::adc::cs::ERR_STICKY_R","rp2040_pac::adc::fcs::EN_R","rp2040_pac::adc::fcs::SHIFT_R","rp2040_pac::adc::fcs::ERR_R","rp2040_pac::adc::fcs::DREQ_EN_R","rp2040_pac::adc::fcs::EMPTY_R","rp2040_pac::adc::fcs::FULL_R","rp2040_pac::adc::fcs::UNDER_R","rp2040_pac::adc::fcs::OVER_R","rp2040_pac::adc::fifo::ERR_R","rp2040_pac::adc::intr::FIFO_R","rp2040_pac::adc::inte::FIFO_R","rp2040_pac::adc::intf::FIFO_R","rp2040_pac::adc::ints::FIFO_R","rp2040_pac::pwm::ch::csr::EN_R","rp2040_pac::pwm::ch::csr::PH_CORRECT_R","rp2040_pac::pwm::ch::csr::A_INV_R","rp2040_pac::pwm::ch::csr::B_INV_R","rp2040_pac::pwm::ch::csr::PH_RET_R","rp2040_pac::pwm::ch::csr::PH_ADV_R","rp2040_pac::pwm::en::CH0_R","rp2040_pac::pwm::en::CH1_R","rp2040_pac::pwm::en::CH2_R","rp2040_pac::pwm::en::CH3_R","rp2040_pac::pwm::en::CH4_R","rp2040_pac::pwm::en::CH5_R","rp2040_pac::pwm::en::CH6_R","rp2040_pac::pwm::en::CH7_R","rp2040_pac::pwm::intr::CH0_R","rp2040_pac::pwm::intr::CH1_R","rp2040_pac::pwm::intr::CH2_R","rp2040_pac::pwm::intr::CH3_R","rp2040_pac::pwm::intr::CH4_R","rp2040_pac::pwm::intr::CH5_R","rp2040_pac::pwm::intr::CH6_R","rp2040_pac::pwm::intr::CH7_R","rp2040_pac::pwm::inte::CH0_R","rp2040_pac::pwm::inte::CH1_R","rp2040_pac::pwm::inte::CH2_R","rp2040_pac::pwm::inte::CH3_R","rp2040_pac::pwm::inte::CH4_R","rp2040_pac::pwm::inte::CH5_R","rp2040_pac::pwm::inte::CH6_R","rp2040_pac::pwm::inte::CH7_R","rp2040_pac::pwm::intf::CH0_R","rp2040_pac::pwm::intf::CH1_R","rp2040_pac::pwm::intf::CH2_R","rp2040_pac::pwm::intf::CH3_R","rp2040_pac::pwm::intf::CH4_R","rp2040_pac::pwm::intf::CH5_R","rp2040_pac::pwm::intf::CH6_R","rp2040_pac::pwm::intf::CH7_R","rp2040_pac::pwm::ints::CH0_R","rp2040_pac::pwm::ints::CH1_R","rp2040_pac::pwm::ints::CH2_R","rp2040_pac::pwm::ints::CH3_R","rp2040_pac::pwm::ints::CH4_R","rp2040_pac::pwm::ints::CH5_R","rp2040_pac::pwm::ints::CH6_R","rp2040_pac::pwm::ints::CH7_R","rp2040_pac::timer::dbgpause::DBG0_R","rp2040_pac::timer::dbgpause::DBG1_R","rp2040_pac::timer::pause::PAUSE_R","rp2040_pac::timer::intr::ALARM_0_R","rp2040_pac::timer::intr::ALARM_1_R","rp2040_pac::timer::intr::ALARM_2_R","rp2040_pac::timer::intr::ALARM_3_R","rp2040_pac::timer::inte::ALARM_0_R","rp2040_pac::timer::inte::ALARM_1_R","rp2040_pac::timer::inte::ALARM_2_R","rp2040_pac::timer::inte::ALARM_3_R","rp2040_pac::timer::intf::ALARM_0_R","rp2040_pac::timer::intf::ALARM_1_R","rp2040_pac::timer::intf::ALARM_2_R","rp2040_pac::timer::intf::ALARM_3_R","rp2040_pac::timer::ints::ALARM_0_R","rp2040_pac::timer::ints::ALARM_1_R","rp2040_pac::timer::ints::ALARM_2_R","rp2040_pac::timer::ints::ALARM_3_R","rp2040_pac::watchdog::ctrl::PAUSE_JTAG_R","rp2040_pac::watchdog::ctrl::PAUSE_DBG0_R","rp2040_pac::watchdog::ctrl::PAUSE_DBG1_R","rp2040_pac::watchdog::ctrl::ENABLE_R","rp2040_pac::watchdog::ctrl::TRIGGER_R","rp2040_pac::watchdog::reason::TIMER_R","rp2040_pac::watchdog::reason::FORCE_R","rp2040_pac::watchdog::tick::ENABLE_R","rp2040_pac::watchdog::tick::RUNNING_R","rp2040_pac::rtc::ctrl::RTC_ENABLE_R","rp2040_pac::rtc::ctrl::RTC_ACTIVE_R","rp2040_pac::rtc::ctrl::LOAD_R","rp2040_pac::rtc::ctrl::FORCE_NOTLEAPYEAR_R","rp2040_pac::rtc::irq_setup_0::DAY_ENA_R","rp2040_pac::rtc::irq_setup_0::MONTH_ENA_R","rp2040_pac::rtc::irq_setup_0::YEAR_ENA_R","rp2040_pac::rtc::irq_setup_0::MATCH_ENA_R","rp2040_pac::rtc::irq_setup_0::MATCH_ACTIVE_R","rp2040_pac::rtc::irq_setup_1::SEC_ENA_R","rp2040_pac::rtc::irq_setup_1::MIN_ENA_R","rp2040_pac::rtc::irq_setup_1::HOUR_ENA_R","rp2040_pac::rtc::irq_setup_1::DOTW_ENA_R","rp2040_pac::rtc::intr::RTC_R","rp2040_pac::rtc::inte::RTC_R","rp2040_pac::rtc::intf::RTC_R","rp2040_pac::rtc::ints::RTC_R","rp2040_pac::rosc::phase::FLIP_R","rp2040_pac::rosc::phase::ENABLE_R","rp2040_pac::rosc::randombit::RANDOMBIT_R","rp2040_pac::rosc::status::ENABLED_R","rp2040_pac::rosc::status::DIV_RUNNING_R","rp2040_pac::rosc::status::STABLE_R","rp2040_pac::vreg_and_chip_reset::vreg::EN_R","rp2040_pac::vreg_and_chip_reset::vreg::HIZ_R","rp2040_pac::vreg_and_chip_reset::vreg::ROK_R","rp2040_pac::vreg_and_chip_reset::bod::EN_R","rp2040_pac::vreg_and_chip_reset::chip_reset::HAD_POR_R","rp2040_pac::vreg_and_chip_reset::chip_reset::HAD_RUN_R","rp2040_pac::vreg_and_chip_reset::chip_reset::HAD_PSM_RESTART_R","rp2040_pac::vreg_and_chip_reset::chip_reset::PSM_RESTART_FLAG_R","rp2040_pac::tbman::platform::ASIC_R","rp2040_pac::tbman::platform::FPGA_R","rp2040_pac::dma::ch::ch_ctrl_trig::EN_R","rp2040_pac::dma::ch::ch_ctrl_trig::HIGH_PRIORITY_R","rp2040_pac::dma::ch::ch_ctrl_trig::INCR_READ_R","rp2040_pac::dma::ch::ch_ctrl_trig::INCR_WRITE_R","rp2040_pac::dma::ch::ch_ctrl_trig::RING_SEL_R","rp2040_pac::dma::ch::ch_ctrl_trig::IRQ_QUIET_R","rp2040_pac::dma::ch::ch_ctrl_trig::BSWAP_R","rp2040_pac::dma::ch::ch_ctrl_trig::SNIFF_EN_R","rp2040_pac::dma::ch::ch_ctrl_trig::BUSY_R","rp2040_pac::dma::ch::ch_ctrl_trig::WRITE_ERROR_R","rp2040_pac::dma::ch::ch_ctrl_trig::READ_ERROR_R","rp2040_pac::dma::ch::ch_ctrl_trig::AHB_ERROR_R","rp2040_pac::dma::ch::ch_al1_ctrl::EN_R","rp2040_pac::dma::ch::ch_al1_ctrl::HIGH_PRIORITY_R","rp2040_pac::dma::ch::ch_al1_ctrl::INCR_READ_R","rp2040_pac::dma::ch::ch_al1_ctrl::INCR_WRITE_R","rp2040_pac::dma::ch::ch_al1_ctrl::RING_SEL_R","rp2040_pac::dma::ch::ch_al1_ctrl::IRQ_QUIET_R","rp2040_pac::dma::ch::ch_al1_ctrl::BSWAP_R","rp2040_pac::dma::ch::ch_al1_ctrl::SNIFF_EN_R","rp2040_pac::dma::ch::ch_al1_ctrl::BUSY_R","rp2040_pac::dma::ch::ch_al1_ctrl::WRITE_ERROR_R","rp2040_pac::dma::ch::ch_al1_ctrl::READ_ERROR_R","rp2040_pac::dma::ch::ch_al1_ctrl::AHB_ERROR_R","rp2040_pac::dma::ch::ch_al2_ctrl::EN_R","rp2040_pac::dma::ch::ch_al2_ctrl::HIGH_PRIORITY_R","rp2040_pac::dma::ch::ch_al2_ctrl::INCR_READ_R","rp2040_pac::dma::ch::ch_al2_ctrl::INCR_WRITE_R","rp2040_pac::dma::ch::ch_al2_ctrl::RING_SEL_R","rp2040_pac::dma::ch::ch_al2_ctrl::IRQ_QUIET_R","rp2040_pac::dma::ch::ch_al2_ctrl::BSWAP_R","rp2040_pac::dma::ch::ch_al2_ctrl::SNIFF_EN_R","rp2040_pac::dma::ch::ch_al2_ctrl::BUSY_R","rp2040_pac::dma::ch::ch_al2_ctrl::WRITE_ERROR_R","rp2040_pac::dma::ch::ch_al2_ctrl::READ_ERROR_R","rp2040_pac::dma::ch::ch_al2_ctrl::AHB_ERROR_R","rp2040_pac::dma::ch::ch_al3_ctrl::EN_R","rp2040_pac::dma::ch::ch_al3_ctrl::HIGH_PRIORITY_R","rp2040_pac::dma::ch::ch_al3_ctrl::INCR_READ_R","rp2040_pac::dma::ch::ch_al3_ctrl::INCR_WRITE_R","rp2040_pac::dma::ch::ch_al3_ctrl::RING_SEL_R","rp2040_pac::dma::ch::ch_al3_ctrl::IRQ_QUIET_R","rp2040_pac::dma::ch::ch_al3_ctrl::BSWAP_R","rp2040_pac::dma::ch::ch_al3_ctrl::SNIFF_EN_R","rp2040_pac::dma::ch::ch_al3_ctrl::BUSY_R","rp2040_pac::dma::ch::ch_al3_ctrl::WRITE_ERROR_R","rp2040_pac::dma::ch::ch_al3_ctrl::READ_ERROR_R","rp2040_pac::dma::ch::ch_al3_ctrl::AHB_ERROR_R","rp2040_pac::dma::sniff_ctrl::EN_R","rp2040_pac::dma::sniff_ctrl::BSWAP_R","rp2040_pac::dma::sniff_ctrl::OUT_REV_R","rp2040_pac::dma::sniff_ctrl::OUT_INV_R","rp2040_pac::usbctrl_dpram::ep_control::INTERRUPT_ON_NAK_R","rp2040_pac::usbctrl_dpram::ep_control::INTERRUPT_ON_STALL_R","rp2040_pac::usbctrl_dpram::ep_control::INTERRUPT_PER_DOUBLE_BUFF_R","rp2040_pac::usbctrl_dpram::ep_control::INTERRUPT_PER_BUFF_R","rp2040_pac::usbctrl_dpram::ep_control::DOUBLE_BUFFERED_R","rp2040_pac::usbctrl_dpram::ep_control::ENABLE_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::AVAILABLE_0_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::STALL_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::RESET_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::PID_0_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::LAST_0_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::FULL_0_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::AVAILABLE_1_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::PID_1_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::LAST_1_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::FULL_1_R","rp2040_pac::usbctrl_dpram::epx_control::INTERRUPT_ON_NAK_R","rp2040_pac::usbctrl_dpram::epx_control::INTERRUPT_ON_STALL_R","rp2040_pac::usbctrl_dpram::epx_control::INTERRUPT_PER_DOUBLE_BUFF_R","rp2040_pac::usbctrl_dpram::epx_control::INTERRUPT_PER_BUFF_R","rp2040_pac::usbctrl_dpram::epx_control::DOUBLE_BUFFERED_R","rp2040_pac::usbctrl_dpram::epx_control::ENABLE_R","rp2040_pac::usbctrl_regs::host_addr_endp::INTEP_DIR_R","rp2040_pac::usbctrl_regs::host_addr_endp::INTEP_PREAMBLE_R","rp2040_pac::usbctrl_regs::main_ctrl::CONTROLLER_EN_R","rp2040_pac::usbctrl_regs::main_ctrl::HOST_NDEVICE_R","rp2040_pac::usbctrl_regs::main_ctrl::SIM_TIMING_R","rp2040_pac::usbctrl_regs::sie_ctrl::START_TRANS_R","rp2040_pac::usbctrl_regs::sie_ctrl::SEND_SETUP_R","rp2040_pac::usbctrl_regs::sie_ctrl::SEND_DATA_R","rp2040_pac::usbctrl_regs::sie_ctrl::RECEIVE_DATA_R","rp2040_pac::usbctrl_regs::sie_ctrl::STOP_TRANS_R","rp2040_pac::usbctrl_regs::sie_ctrl::PREAMBLE_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::SOF_SYNC_R","rp2040_pac::usbctrl_regs::sie_ctrl::SOF_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::KEEP_ALIVE_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::VBUS_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::RESUME_R","rp2040_pac::usbctrl_regs::sie_ctrl::RESET_BUS_R","rp2040_pac::usbctrl_regs::sie_ctrl::PULLDOWN_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::PULLUP_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::RPU_OPT_R","rp2040_pac::usbctrl_regs::sie_ctrl::TRANSCEIVER_PD_R","rp2040_pac::usbctrl_regs::sie_ctrl::DIRECT_DM_R","rp2040_pac::usbctrl_regs::sie_ctrl::DIRECT_DP_R","rp2040_pac::usbctrl_regs::sie_ctrl::DIRECT_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_INT_NAK_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_INT_2BUF_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_INT_1BUF_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_DOUBLE_BUF_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_INT_STALL_R","rp2040_pac::usbctrl_regs::sie_status::VBUS_DETECTED_R","rp2040_pac::usbctrl_regs::sie_status::SUSPENDED_R","rp2040_pac::usbctrl_regs::sie_status::VBUS_OVER_CURR_R","rp2040_pac::usbctrl_regs::sie_status::RESUME_R","rp2040_pac::usbctrl_regs::sie_status::CONNECTED_R","rp2040_pac::usbctrl_regs::sie_status::SETUP_REC_R","rp2040_pac::usbctrl_regs::sie_status::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::sie_status::BUS_RESET_R","rp2040_pac::usbctrl_regs::sie_status::CRC_ERROR_R","rp2040_pac::usbctrl_regs::sie_status::BIT_STUFF_ERROR_R","rp2040_pac::usbctrl_regs::sie_status::RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::sie_status::RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::sie_status::NAK_REC_R","rp2040_pac::usbctrl_regs::sie_status::STALL_REC_R","rp2040_pac::usbctrl_regs::sie_status::ACK_REC_R","rp2040_pac::usbctrl_regs::sie_status::DATA_SEQ_ERROR_R","rp2040_pac::usbctrl_regs::buff_status::EP0_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP0_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP1_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP1_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP2_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP2_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP3_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP3_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP4_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP4_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP5_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP5_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP6_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP6_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP7_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP7_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP8_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP8_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP9_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP9_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP10_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP10_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP11_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP11_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP12_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP12_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP13_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP13_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP14_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP14_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP15_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP15_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP0_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP0_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP1_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP1_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP2_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP2_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP3_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP3_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP4_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP4_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP5_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP5_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP6_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP6_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP7_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP7_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP8_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP8_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP9_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP9_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP10_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP10_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP11_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP11_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP12_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP12_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP13_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP13_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP14_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP14_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP15_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP15_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP0_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP0_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP1_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP1_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP2_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP2_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP3_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP3_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP4_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP4_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP5_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP5_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP6_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP6_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP7_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP7_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP8_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP8_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP9_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP9_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP10_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP10_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP11_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP11_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP12_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP12_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP13_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP13_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP14_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP14_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP15_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP15_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP0_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP0_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP1_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP1_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP2_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP2_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP3_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP3_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP4_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP4_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP5_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP5_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP6_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP6_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP7_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP7_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP8_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP8_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP9_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP9_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP10_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP10_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP11_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP11_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP12_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP12_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP13_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP13_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP14_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP14_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP15_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP15_OUT_R","rp2040_pac::usbctrl_regs::ep_stall_arm::EP0_IN_R","rp2040_pac::usbctrl_regs::ep_stall_arm::EP0_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP0_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP0_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP1_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP1_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP2_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP2_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP3_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP3_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP4_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP4_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP5_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP5_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP6_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP6_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP7_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP7_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP8_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP8_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP9_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP9_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP10_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP10_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP11_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP11_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP12_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP12_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP13_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP13_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP14_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP14_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP15_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP15_OUT_R","rp2040_pac::usbctrl_regs::usb_muxing::TO_PHY_R","rp2040_pac::usbctrl_regs::usb_muxing::TO_EXTPHY_R","rp2040_pac::usbctrl_regs::usb_muxing::TO_DIGITAL_PAD_R","rp2040_pac::usbctrl_regs::usb_muxing::SOFTCON_R","rp2040_pac::usbctrl_regs::usb_pwr::VBUS_EN_R","rp2040_pac::usbctrl_regs::usb_pwr::VBUS_EN_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usb_pwr::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::usb_pwr::VBUS_DETECT_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usb_pwr::OVERCURR_DETECT_R","rp2040_pac::usbctrl_regs::usb_pwr::OVERCURR_DETECT_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_PULLUP_HISEL_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_PULLUP_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_PULLDN_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_PULLUP_HISEL_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_PULLUP_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_PULLDN_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DP_OE_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DM_OE_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DP_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DM_R","rp2040_pac::usbctrl_regs::usbphy_direct::RX_PD_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_PD_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_FSSLEW_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DIFFMODE_R","rp2040_pac::usbctrl_regs::usbphy_direct::RX_DD_R","rp2040_pac::usbctrl_regs::usbphy_direct::RX_DP_R","rp2040_pac::usbctrl_regs::usbphy_direct::RX_DM_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_OVCN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_OVCN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_OVV_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_OVV_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DP_PULLUP_HISEL_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DM_PULLUP_HISEL_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DP_PULLUP_EN_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DP_PULLDN_EN_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DM_PULLDN_EN_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DP_OE_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DM_OE_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DP_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DM_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::RX_PD_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_PD_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_FSSLEW_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DM_PULLUP_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DIFFMODE_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::intr::HOST_CONN_DIS_R","rp2040_pac::usbctrl_regs::intr::HOST_RESUME_R","rp2040_pac::usbctrl_regs::intr::HOST_SOF_R","rp2040_pac::usbctrl_regs::intr::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::intr::BUFF_STATUS_R","rp2040_pac::usbctrl_regs::intr::ERROR_DATA_SEQ_R","rp2040_pac::usbctrl_regs::intr::ERROR_RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::intr::ERROR_RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::intr::ERROR_BIT_STUFF_R","rp2040_pac::usbctrl_regs::intr::ERROR_CRC_R","rp2040_pac::usbctrl_regs::intr::STALL_R","rp2040_pac::usbctrl_regs::intr::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::intr::BUS_RESET_R","rp2040_pac::usbctrl_regs::intr::DEV_CONN_DIS_R","rp2040_pac::usbctrl_regs::intr::DEV_SUSPEND_R","rp2040_pac::usbctrl_regs::intr::DEV_RESUME_FROM_HOST_R","rp2040_pac::usbctrl_regs::intr::SETUP_REQ_R","rp2040_pac::usbctrl_regs::intr::DEV_SOF_R","rp2040_pac::usbctrl_regs::intr::ABORT_DONE_R","rp2040_pac::usbctrl_regs::intr::EP_STALL_NAK_R","rp2040_pac::usbctrl_regs::inte::HOST_CONN_DIS_R","rp2040_pac::usbctrl_regs::inte::HOST_RESUME_R","rp2040_pac::usbctrl_regs::inte::HOST_SOF_R","rp2040_pac::usbctrl_regs::inte::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::inte::BUFF_STATUS_R","rp2040_pac::usbctrl_regs::inte::ERROR_DATA_SEQ_R","rp2040_pac::usbctrl_regs::inte::ERROR_RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::inte::ERROR_RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::inte::ERROR_BIT_STUFF_R","rp2040_pac::usbctrl_regs::inte::ERROR_CRC_R","rp2040_pac::usbctrl_regs::inte::STALL_R","rp2040_pac::usbctrl_regs::inte::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::inte::BUS_RESET_R","rp2040_pac::usbctrl_regs::inte::DEV_CONN_DIS_R","rp2040_pac::usbctrl_regs::inte::DEV_SUSPEND_R","rp2040_pac::usbctrl_regs::inte::DEV_RESUME_FROM_HOST_R","rp2040_pac::usbctrl_regs::inte::SETUP_REQ_R","rp2040_pac::usbctrl_regs::inte::DEV_SOF_R","rp2040_pac::usbctrl_regs::inte::ABORT_DONE_R","rp2040_pac::usbctrl_regs::inte::EP_STALL_NAK_R","rp2040_pac::usbctrl_regs::intf::HOST_CONN_DIS_R","rp2040_pac::usbctrl_regs::intf::HOST_RESUME_R","rp2040_pac::usbctrl_regs::intf::HOST_SOF_R","rp2040_pac::usbctrl_regs::intf::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::intf::BUFF_STATUS_R","rp2040_pac::usbctrl_regs::intf::ERROR_DATA_SEQ_R","rp2040_pac::usbctrl_regs::intf::ERROR_RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::intf::ERROR_RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::intf::ERROR_BIT_STUFF_R","rp2040_pac::usbctrl_regs::intf::ERROR_CRC_R","rp2040_pac::usbctrl_regs::intf::STALL_R","rp2040_pac::usbctrl_regs::intf::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::intf::BUS_RESET_R","rp2040_pac::usbctrl_regs::intf::DEV_CONN_DIS_R","rp2040_pac::usbctrl_regs::intf::DEV_SUSPEND_R","rp2040_pac::usbctrl_regs::intf::DEV_RESUME_FROM_HOST_R","rp2040_pac::usbctrl_regs::intf::SETUP_REQ_R","rp2040_pac::usbctrl_regs::intf::DEV_SOF_R","rp2040_pac::usbctrl_regs::intf::ABORT_DONE_R","rp2040_pac::usbctrl_regs::intf::EP_STALL_NAK_R","rp2040_pac::usbctrl_regs::ints::HOST_CONN_DIS_R","rp2040_pac::usbctrl_regs::ints::HOST_RESUME_R","rp2040_pac::usbctrl_regs::ints::HOST_SOF_R","rp2040_pac::usbctrl_regs::ints::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::ints::BUFF_STATUS_R","rp2040_pac::usbctrl_regs::ints::ERROR_DATA_SEQ_R","rp2040_pac::usbctrl_regs::ints::ERROR_RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::ints::ERROR_RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::ints::ERROR_BIT_STUFF_R","rp2040_pac::usbctrl_regs::ints::ERROR_CRC_R","rp2040_pac::usbctrl_regs::ints::STALL_R","rp2040_pac::usbctrl_regs::ints::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::ints::BUS_RESET_R","rp2040_pac::usbctrl_regs::ints::DEV_CONN_DIS_R","rp2040_pac::usbctrl_regs::ints::DEV_SUSPEND_R","rp2040_pac::usbctrl_regs::ints::DEV_RESUME_FROM_HOST_R","rp2040_pac::usbctrl_regs::ints::SETUP_REQ_R","rp2040_pac::usbctrl_regs::ints::DEV_SOF_R","rp2040_pac::usbctrl_regs::ints::ABORT_DONE_R","rp2040_pac::usbctrl_regs::ints::EP_STALL_NAK_R","rp2040_pac::pio0::sm::sm_execctrl::STATUS_SEL_R","rp2040_pac::pio0::sm::sm_execctrl::OUT_STICKY_R","rp2040_pac::pio0::sm::sm_execctrl::INLINE_OUT_EN_R","rp2040_pac::pio0::sm::sm_execctrl::SIDE_PINDIR_R","rp2040_pac::pio0::sm::sm_execctrl::SIDE_EN_R","rp2040_pac::pio0::sm::sm_execctrl::EXEC_STALLED_R","rp2040_pac::pio0::sm::sm_shiftctrl::AUTOPUSH_R","rp2040_pac::pio0::sm::sm_shiftctrl::AUTOPULL_R","rp2040_pac::pio0::sm::sm_shiftctrl::IN_SHIFTDIR_R","rp2040_pac::pio0::sm::sm_shiftctrl::OUT_SHIFTDIR_R","rp2040_pac::pio0::sm::sm_shiftctrl::FJOIN_TX_R","rp2040_pac::pio0::sm::sm_shiftctrl::FJOIN_RX_R","rp2040_pac::pio0::intr::SM0_RXNEMPTY_R","rp2040_pac::pio0::intr::SM1_RXNEMPTY_R","rp2040_pac::pio0::intr::SM2_RXNEMPTY_R","rp2040_pac::pio0::intr::SM3_RXNEMPTY_R","rp2040_pac::pio0::intr::SM0_TXNFULL_R","rp2040_pac::pio0::intr::SM1_TXNFULL_R","rp2040_pac::pio0::intr::SM2_TXNFULL_R","rp2040_pac::pio0::intr::SM3_TXNFULL_R","rp2040_pac::pio0::intr::SM0_R","rp2040_pac::pio0::intr::SM1_R","rp2040_pac::pio0::intr::SM2_R","rp2040_pac::pio0::intr::SM3_R","rp2040_pac::pio0::sm_irq::irq_inte::SM0_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_inte::SM1_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_inte::SM2_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_inte::SM3_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_inte::SM0_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_inte::SM1_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_inte::SM2_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_inte::SM3_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_inte::SM0_R","rp2040_pac::pio0::sm_irq::irq_inte::SM1_R","rp2040_pac::pio0::sm_irq::irq_inte::SM2_R","rp2040_pac::pio0::sm_irq::irq_inte::SM3_R","rp2040_pac::pio0::sm_irq::irq_intf::SM0_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_intf::SM1_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_intf::SM2_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_intf::SM3_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_intf::SM0_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_intf::SM1_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_intf::SM2_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_intf::SM3_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_intf::SM0_R","rp2040_pac::pio0::sm_irq::irq_intf::SM1_R","rp2040_pac::pio0::sm_irq::irq_intf::SM2_R","rp2040_pac::pio0::sm_irq::irq_intf::SM3_R","rp2040_pac::pio0::sm_irq::irq_ints::SM0_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_ints::SM1_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_ints::SM2_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_ints::SM3_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_ints::SM0_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_ints::SM1_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_ints::SM2_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_ints::SM3_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_ints::SM0_R","rp2040_pac::pio0::sm_irq::irq_ints::SM1_R","rp2040_pac::pio0::sm_irq::irq_ints::SM2_R","rp2040_pac::pio0::sm_irq::irq_ints::SM3_R","rp2040_pac::sio::fifo_st::VLD_R","rp2040_pac::sio::fifo_st::RDY_R","rp2040_pac::sio::fifo_st::WOF_R","rp2040_pac::sio::fifo_st::ROE_R","rp2040_pac::sio::div_csr::READY_R","rp2040_pac::sio::div_csr::DIRTY_R","rp2040_pac::sio::interp0_ctrl_lane0::SIGNED_R","rp2040_pac::sio::interp0_ctrl_lane0::CROSS_INPUT_R","rp2040_pac::sio::interp0_ctrl_lane0::CROSS_RESULT_R","rp2040_pac::sio::interp0_ctrl_lane0::ADD_RAW_R","rp2040_pac::sio::interp0_ctrl_lane0::BLEND_R","rp2040_pac::sio::interp0_ctrl_lane0::OVERF0_R","rp2040_pac::sio::interp0_ctrl_lane0::OVERF1_R","rp2040_pac::sio::interp0_ctrl_lane0::OVERF_R","rp2040_pac::sio::interp0_ctrl_lane1::SIGNED_R","rp2040_pac::sio::interp0_ctrl_lane1::CROSS_INPUT_R","rp2040_pac::sio::interp0_ctrl_lane1::CROSS_RESULT_R","rp2040_pac::sio::interp0_ctrl_lane1::ADD_RAW_R","rp2040_pac::sio::interp1_ctrl_lane0::SIGNED_R","rp2040_pac::sio::interp1_ctrl_lane0::CROSS_INPUT_R","rp2040_pac::sio::interp1_ctrl_lane0::CROSS_RESULT_R","rp2040_pac::sio::interp1_ctrl_lane0::ADD_RAW_R","rp2040_pac::sio::interp1_ctrl_lane0::CLAMP_R","rp2040_pac::sio::interp1_ctrl_lane0::OVERF0_R","rp2040_pac::sio::interp1_ctrl_lane0::OVERF1_R","rp2040_pac::sio::interp1_ctrl_lane0::OVERF_R","rp2040_pac::sio::interp1_ctrl_lane1::SIGNED_R","rp2040_pac::sio::interp1_ctrl_lane1::CROSS_INPUT_R","rp2040_pac::sio::interp1_ctrl_lane1::CROSS_RESULT_R","rp2040_pac::sio::interp1_ctrl_lane1::ADD_RAW_R","rp2040_pac::ppb::syst_csr::ENABLE_R","rp2040_pac::ppb::syst_csr::TICKINT_R","rp2040_pac::ppb::syst_csr::CLKSOURCE_R","rp2040_pac::ppb::syst_csr::COUNTFLAG_R","rp2040_pac::ppb::syst_calib::SKEW_R","rp2040_pac::ppb::syst_calib::NOREF_R","rp2040_pac::ppb::icsr::ISRPENDING_R","rp2040_pac::ppb::icsr::ISRPREEMPT_R","rp2040_pac::ppb::icsr::PENDSTCLR_R","rp2040_pac::ppb::icsr::PENDSTSET_R","rp2040_pac::ppb::icsr::PENDSVCLR_R","rp2040_pac::ppb::icsr::PENDSVSET_R","rp2040_pac::ppb::icsr::NMIPENDSET_R","rp2040_pac::ppb::aircr::VECTCLRACTIVE_R","rp2040_pac::ppb::aircr::SYSRESETREQ_R","rp2040_pac::ppb::aircr::ENDIANESS_R","rp2040_pac::ppb::scr::SLEEPONEXIT_R","rp2040_pac::ppb::scr::SLEEPDEEP_R","rp2040_pac::ppb::scr::SEVONPEND_R","rp2040_pac::ppb::ccr::UNALIGN_TRP_R","rp2040_pac::ppb::ccr::STKALIGN_R","rp2040_pac::ppb::shcsr::SVCALLPENDED_R","rp2040_pac::ppb::mpu_type::SEPARATE_R","rp2040_pac::ppb::mpu_ctrl::ENABLE_R","rp2040_pac::ppb::mpu_ctrl::HFNMIENA_R","rp2040_pac::ppb::mpu_ctrl::PRIVDEFENA_R","rp2040_pac::ppb::mpu_rbar::VALID_R","rp2040_pac::ppb::mpu_rasr::ENABLE_R"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/rp2040_pac/generic.rs.html#287-296\">Source</a><a href=\"#impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.89.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;FI&gt; for <a class=\"type\" href=\"rp2040_pac/generic/type.BitReader.html\" title=\"type rp2040_pac::generic::BitReader\">BitReader</a>&lt;FI&gt;<div class=\"where\">where\n    FI: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.89.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a>,\n    <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.89.0/core/primitive.bool.html\">bool</a>: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.89.0/core/convert/trait.From.html\" title=\"trait core::convert::From\">From</a>&lt;FI&gt;,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.eq\" class=\"method trait-impl\"><a class=\"src rightside\" href=\"src/rp2040_pac/generic.rs.html#293-295\">Source</a><a href=\"#method.eq\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a href=\"https://doc.rust-lang.org/1.89.0/core/cmp/trait.PartialEq.html#tymethod.eq\" class=\"fn\">eq</a>(&amp;self, other: <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.89.0/core/primitive.reference.html\">&amp;FI</a>) -&gt; <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.89.0/core/primitive.bool.html\">bool</a></h4></section></summary><div class='docblock'>Tests for <code>self</code> and <code>other</code> values to be equal, and is used by <code>==</code>.</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.ne\" class=\"method trait-impl\"><span class=\"rightside\"><span class=\"since\" title=\"Stable since Rust version 1.0.0\">1.0.0</span> ยท <a class=\"src\" href=\"https://doc.rust-lang.org/1.89.0/src/core/cmp.rs.html#263\">Source</a></span><a href=\"#method.ne\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a href=\"https://doc.rust-lang.org/1.89.0/core/cmp/trait.PartialEq.html#method.ne\" class=\"fn\">ne</a>(&amp;self, other: <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.89.0/core/primitive.reference.html\">&amp;Rhs</a>) -&gt; <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.89.0/core/primitive.bool.html\">bool</a></h4></section></summary><div class='docblock'>Tests for <code>!=</code>. The default implementation is almost always sufficient,\nand should not be overridden without very good reason.</div></details></div></details>","PartialEq<FI>","rp2040_pac::xip_ctrl::ctrl::EN_R","rp2040_pac::xip_ctrl::ctrl::ERR_BADWRITE_R","rp2040_pac::xip_ctrl::ctrl::POWER_DOWN_R","rp2040_pac::xip_ctrl::flush::FLUSH_R","rp2040_pac::xip_ctrl::stat::FLUSH_READY_R","rp2040_pac::xip_ctrl::stat::FIFO_EMPTY_R","rp2040_pac::xip_ctrl::stat::FIFO_FULL_R","rp2040_pac::xip_ssi::ctrlr0::SCPH_R","rp2040_pac::xip_ssi::ctrlr0::SCPOL_R","rp2040_pac::xip_ssi::ctrlr0::SLV_OE_R","rp2040_pac::xip_ssi::ctrlr0::SRL_R","rp2040_pac::xip_ssi::ctrlr0::SSTE_R","rp2040_pac::xip_ssi::ssienr::SSI_EN_R","rp2040_pac::xip_ssi::mwcr::MWMOD_R","rp2040_pac::xip_ssi::mwcr::MDD_R","rp2040_pac::xip_ssi::mwcr::MHS_R","rp2040_pac::xip_ssi::ser::SER_R","rp2040_pac::xip_ssi::sr::BUSY_R","rp2040_pac::xip_ssi::sr::TFNF_R","rp2040_pac::xip_ssi::sr::TFE_R","rp2040_pac::xip_ssi::sr::RFNE_R","rp2040_pac::xip_ssi::sr::RFF_R","rp2040_pac::xip_ssi::sr::TXE_R","rp2040_pac::xip_ssi::sr::DCOL_R","rp2040_pac::xip_ssi::imr::TXEIM_R","rp2040_pac::xip_ssi::imr::TXOIM_R","rp2040_pac::xip_ssi::imr::RXUIM_R","rp2040_pac::xip_ssi::imr::RXOIM_R","rp2040_pac::xip_ssi::imr::RXFIM_R","rp2040_pac::xip_ssi::imr::MSTIM_R","rp2040_pac::xip_ssi::isr::TXEIS_R","rp2040_pac::xip_ssi::isr::TXOIS_R","rp2040_pac::xip_ssi::isr::RXUIS_R","rp2040_pac::xip_ssi::isr::RXOIS_R","rp2040_pac::xip_ssi::isr::RXFIS_R","rp2040_pac::xip_ssi::isr::MSTIS_R","rp2040_pac::xip_ssi::risr::TXEIR_R","rp2040_pac::xip_ssi::risr::TXOIR_R","rp2040_pac::xip_ssi::risr::RXUIR_R","rp2040_pac::xip_ssi::risr::RXOIR_R","rp2040_pac::xip_ssi::risr::RXFIR_R","rp2040_pac::xip_ssi::risr::MSTIR_R","rp2040_pac::xip_ssi::txoicr::TXOICR_R","rp2040_pac::xip_ssi::rxoicr::RXOICR_R","rp2040_pac::xip_ssi::rxuicr::RXUICR_R","rp2040_pac::xip_ssi::msticr::MSTICR_R","rp2040_pac::xip_ssi::icr::ICR_R","rp2040_pac::xip_ssi::dmacr::RDMAE_R","rp2040_pac::xip_ssi::dmacr::TDMAE_R","rp2040_pac::xip_ssi::spi_ctrlr0::SPI_DDR_EN_R","rp2040_pac::xip_ssi::spi_ctrlr0::INST_DDR_EN_R","rp2040_pac::xip_ssi::spi_ctrlr0::SPI_RXDS_EN_R","rp2040_pac::sysinfo::platform::FPGA_R","rp2040_pac::sysinfo::platform::ASIC_R","rp2040_pac::syscfg::proc_config::PROC0_HALTED_R","rp2040_pac::syscfg::proc_config::PROC1_HALTED_R","rp2040_pac::syscfg::dbgforce::PROC0_SWDO_R","rp2040_pac::syscfg::dbgforce::PROC0_SWDI_R","rp2040_pac::syscfg::dbgforce::PROC0_SWCLK_R","rp2040_pac::syscfg::dbgforce::PROC0_ATTACH_R","rp2040_pac::syscfg::dbgforce::PROC1_SWDO_R","rp2040_pac::syscfg::dbgforce::PROC1_SWDI_R","rp2040_pac::syscfg::dbgforce::PROC1_SWCLK_R","rp2040_pac::syscfg::dbgforce::PROC1_ATTACH_R","rp2040_pac::syscfg::mempowerdown::SRAM0_R","rp2040_pac::syscfg::mempowerdown::SRAM1_R","rp2040_pac::syscfg::mempowerdown::SRAM2_R","rp2040_pac::syscfg::mempowerdown::SRAM3_R","rp2040_pac::syscfg::mempowerdown::SRAM4_R","rp2040_pac::syscfg::mempowerdown::SRAM5_R","rp2040_pac::syscfg::mempowerdown::USB_R","rp2040_pac::syscfg::mempowerdown::ROM_R","rp2040_pac::clocks::clk_gpout0_ctrl::KILL_R","rp2040_pac::clocks::clk_gpout0_ctrl::ENABLE_R","rp2040_pac::clocks::clk_gpout0_ctrl::DC50_R","rp2040_pac::clocks::clk_gpout0_ctrl::NUDGE_R","rp2040_pac::clocks::clk_gpout1_ctrl::KILL_R","rp2040_pac::clocks::clk_gpout1_ctrl::ENABLE_R","rp2040_pac::clocks::clk_gpout1_ctrl::DC50_R","rp2040_pac::clocks::clk_gpout1_ctrl::NUDGE_R","rp2040_pac::clocks::clk_gpout2_ctrl::KILL_R","rp2040_pac::clocks::clk_gpout2_ctrl::ENABLE_R","rp2040_pac::clocks::clk_gpout2_ctrl::DC50_R","rp2040_pac::clocks::clk_gpout2_ctrl::NUDGE_R","rp2040_pac::clocks::clk_gpout3_ctrl::KILL_R","rp2040_pac::clocks::clk_gpout3_ctrl::ENABLE_R","rp2040_pac::clocks::clk_gpout3_ctrl::DC50_R","rp2040_pac::clocks::clk_gpout3_ctrl::NUDGE_R","rp2040_pac::clocks::clk_sys_ctrl::SRC_R","rp2040_pac::clocks::clk_peri_ctrl::KILL_R","rp2040_pac::clocks::clk_peri_ctrl::ENABLE_R","rp2040_pac::clocks::clk_usb_ctrl::KILL_R","rp2040_pac::clocks::clk_usb_ctrl::ENABLE_R","rp2040_pac::clocks::clk_usb_ctrl::NUDGE_R","rp2040_pac::clocks::clk_adc_ctrl::KILL_R","rp2040_pac::clocks::clk_adc_ctrl::ENABLE_R","rp2040_pac::clocks::clk_adc_ctrl::NUDGE_R","rp2040_pac::clocks::clk_rtc_ctrl::KILL_R","rp2040_pac::clocks::clk_rtc_ctrl::ENABLE_R","rp2040_pac::clocks::clk_rtc_ctrl::NUDGE_R","rp2040_pac::clocks::clk_sys_resus_ctrl::ENABLE_R","rp2040_pac::clocks::clk_sys_resus_ctrl::FRCE_R","rp2040_pac::clocks::clk_sys_resus_ctrl::CLEAR_R","rp2040_pac::clocks::clk_sys_resus_status::RESUSSED_R","rp2040_pac::clocks::fc0_status::PASS_R","rp2040_pac::clocks::fc0_status::DONE_R","rp2040_pac::clocks::fc0_status::RUNNING_R","rp2040_pac::clocks::fc0_status::WAITING_R","rp2040_pac::clocks::fc0_status::FAIL_R","rp2040_pac::clocks::fc0_status::SLOW_R","rp2040_pac::clocks::fc0_status::FAST_R","rp2040_pac::clocks::fc0_status::DIED_R","rp2040_pac::clocks::wake_en0::CLK_SYS_CLOCKS_R","rp2040_pac::clocks::wake_en0::CLK_ADC_ADC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_ADC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_BUSCTRL_R","rp2040_pac::clocks::wake_en0::CLK_SYS_BUSFABRIC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_DMA_R","rp2040_pac::clocks::wake_en0::CLK_SYS_I2C0_R","rp2040_pac::clocks::wake_en0::CLK_SYS_I2C1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_IO_R","rp2040_pac::clocks::wake_en0::CLK_SYS_JTAG_R","rp2040_pac::clocks::wake_en0::CLK_SYS_VREG_AND_CHIP_RESET_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PADS_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PIO0_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PIO1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PLL_SYS_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PLL_USB_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PSM_R","rp2040_pac::clocks::wake_en0::CLK_SYS_PWM_R","rp2040_pac::clocks::wake_en0::CLK_SYS_RESETS_R","rp2040_pac::clocks::wake_en0::CLK_SYS_ROM_R","rp2040_pac::clocks::wake_en0::CLK_SYS_ROSC_R","rp2040_pac::clocks::wake_en0::CLK_RTC_RTC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_RTC_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SIO_R","rp2040_pac::clocks::wake_en0::CLK_PERI_SPI0_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SPI0_R","rp2040_pac::clocks::wake_en0::CLK_PERI_SPI1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SPI1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SRAM0_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SRAM1_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SRAM2_R","rp2040_pac::clocks::wake_en0::CLK_SYS_SRAM3_R","rp2040_pac::clocks::wake_en1::CLK_SYS_SRAM4_R","rp2040_pac::clocks::wake_en1::CLK_SYS_SRAM5_R","rp2040_pac::clocks::wake_en1::CLK_SYS_SYSCFG_R","rp2040_pac::clocks::wake_en1::CLK_SYS_SYSINFO_R","rp2040_pac::clocks::wake_en1::CLK_SYS_TBMAN_R","rp2040_pac::clocks::wake_en1::CLK_SYS_TIMER_R","rp2040_pac::clocks::wake_en1::CLK_PERI_UART0_R","rp2040_pac::clocks::wake_en1::CLK_SYS_UART0_R","rp2040_pac::clocks::wake_en1::CLK_PERI_UART1_R","rp2040_pac::clocks::wake_en1::CLK_SYS_UART1_R","rp2040_pac::clocks::wake_en1::CLK_SYS_USBCTRL_R","rp2040_pac::clocks::wake_en1::CLK_USB_USBCTRL_R","rp2040_pac::clocks::wake_en1::CLK_SYS_WATCHDOG_R","rp2040_pac::clocks::wake_en1::CLK_SYS_XIP_R","rp2040_pac::clocks::wake_en1::CLK_SYS_XOSC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_CLOCKS_R","rp2040_pac::clocks::sleep_en0::CLK_ADC_ADC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_ADC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_BUSCTRL_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_BUSFABRIC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_DMA_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_I2C0_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_I2C1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_IO_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_JTAG_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_VREG_AND_CHIP_RESET_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PADS_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PIO0_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PIO1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PLL_SYS_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PLL_USB_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PSM_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_PWM_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_RESETS_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_ROM_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_ROSC_R","rp2040_pac::clocks::sleep_en0::CLK_RTC_RTC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_RTC_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SIO_R","rp2040_pac::clocks::sleep_en0::CLK_PERI_SPI0_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SPI0_R","rp2040_pac::clocks::sleep_en0::CLK_PERI_SPI1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SPI1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SRAM0_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SRAM1_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SRAM2_R","rp2040_pac::clocks::sleep_en0::CLK_SYS_SRAM3_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_SRAM4_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_SRAM5_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_SYSCFG_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_SYSINFO_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_TBMAN_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_TIMER_R","rp2040_pac::clocks::sleep_en1::CLK_PERI_UART0_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_UART0_R","rp2040_pac::clocks::sleep_en1::CLK_PERI_UART1_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_UART1_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_USBCTRL_R","rp2040_pac::clocks::sleep_en1::CLK_USB_USBCTRL_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_WATCHDOG_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_XIP_R","rp2040_pac::clocks::sleep_en1::CLK_SYS_XOSC_R","rp2040_pac::clocks::enabled0::CLK_SYS_CLOCKS_R","rp2040_pac::clocks::enabled0::CLK_ADC_ADC_R","rp2040_pac::clocks::enabled0::CLK_SYS_ADC_R","rp2040_pac::clocks::enabled0::CLK_SYS_BUSCTRL_R","rp2040_pac::clocks::enabled0::CLK_SYS_BUSFABRIC_R","rp2040_pac::clocks::enabled0::CLK_SYS_DMA_R","rp2040_pac::clocks::enabled0::CLK_SYS_I2C0_R","rp2040_pac::clocks::enabled0::CLK_SYS_I2C1_R","rp2040_pac::clocks::enabled0::CLK_SYS_IO_R","rp2040_pac::clocks::enabled0::CLK_SYS_JTAG_R","rp2040_pac::clocks::enabled0::CLK_SYS_VREG_AND_CHIP_RESET_R","rp2040_pac::clocks::enabled0::CLK_SYS_PADS_R","rp2040_pac::clocks::enabled0::CLK_SYS_PIO0_R","rp2040_pac::clocks::enabled0::CLK_SYS_PIO1_R","rp2040_pac::clocks::enabled0::CLK_SYS_PLL_SYS_R","rp2040_pac::clocks::enabled0::CLK_SYS_PLL_USB_R","rp2040_pac::clocks::enabled0::CLK_SYS_PSM_R","rp2040_pac::clocks::enabled0::CLK_SYS_PWM_R","rp2040_pac::clocks::enabled0::CLK_SYS_RESETS_R","rp2040_pac::clocks::enabled0::CLK_SYS_ROM_R","rp2040_pac::clocks::enabled0::CLK_SYS_ROSC_R","rp2040_pac::clocks::enabled0::CLK_RTC_RTC_R","rp2040_pac::clocks::enabled0::CLK_SYS_RTC_R","rp2040_pac::clocks::enabled0::CLK_SYS_SIO_R","rp2040_pac::clocks::enabled0::CLK_PERI_SPI0_R","rp2040_pac::clocks::enabled0::CLK_SYS_SPI0_R","rp2040_pac::clocks::enabled0::CLK_PERI_SPI1_R","rp2040_pac::clocks::enabled0::CLK_SYS_SPI1_R","rp2040_pac::clocks::enabled0::CLK_SYS_SRAM0_R","rp2040_pac::clocks::enabled0::CLK_SYS_SRAM1_R","rp2040_pac::clocks::enabled0::CLK_SYS_SRAM2_R","rp2040_pac::clocks::enabled0::CLK_SYS_SRAM3_R","rp2040_pac::clocks::enabled1::CLK_SYS_SRAM4_R","rp2040_pac::clocks::enabled1::CLK_SYS_SRAM5_R","rp2040_pac::clocks::enabled1::CLK_SYS_SYSCFG_R","rp2040_pac::clocks::enabled1::CLK_SYS_SYSINFO_R","rp2040_pac::clocks::enabled1::CLK_SYS_TBMAN_R","rp2040_pac::clocks::enabled1::CLK_SYS_TIMER_R","rp2040_pac::clocks::enabled1::CLK_PERI_UART0_R","rp2040_pac::clocks::enabled1::CLK_SYS_UART0_R","rp2040_pac::clocks::enabled1::CLK_PERI_UART1_R","rp2040_pac::clocks::enabled1::CLK_SYS_UART1_R","rp2040_pac::clocks::enabled1::CLK_SYS_USBCTRL_R","rp2040_pac::clocks::enabled1::CLK_USB_USBCTRL_R","rp2040_pac::clocks::enabled1::CLK_SYS_WATCHDOG_R","rp2040_pac::clocks::enabled1::CLK_SYS_XIP_R","rp2040_pac::clocks::enabled1::CLK_SYS_XOSC_R","rp2040_pac::clocks::intr::CLK_SYS_RESUS_R","rp2040_pac::clocks::inte::CLK_SYS_RESUS_R","rp2040_pac::clocks::intf::CLK_SYS_RESUS_R","rp2040_pac::clocks::ints::CLK_SYS_RESUS_R","rp2040_pac::resets::reset::ADC_R","rp2040_pac::resets::reset::BUSCTRL_R","rp2040_pac::resets::reset::DMA_R","rp2040_pac::resets::reset::I2C0_R","rp2040_pac::resets::reset::I2C1_R","rp2040_pac::resets::reset::IO_BANK0_R","rp2040_pac::resets::reset::IO_QSPI_R","rp2040_pac::resets::reset::JTAG_R","rp2040_pac::resets::reset::PADS_BANK0_R","rp2040_pac::resets::reset::PADS_QSPI_R","rp2040_pac::resets::reset::PIO0_R","rp2040_pac::resets::reset::PIO1_R","rp2040_pac::resets::reset::PLL_SYS_R","rp2040_pac::resets::reset::PLL_USB_R","rp2040_pac::resets::reset::PWM_R","rp2040_pac::resets::reset::RTC_R","rp2040_pac::resets::reset::SPI0_R","rp2040_pac::resets::reset::SPI1_R","rp2040_pac::resets::reset::SYSCFG_R","rp2040_pac::resets::reset::SYSINFO_R","rp2040_pac::resets::reset::TBMAN_R","rp2040_pac::resets::reset::TIMER_R","rp2040_pac::resets::reset::UART0_R","rp2040_pac::resets::reset::UART1_R","rp2040_pac::resets::reset::USBCTRL_R","rp2040_pac::resets::wdsel::ADC_R","rp2040_pac::resets::wdsel::BUSCTRL_R","rp2040_pac::resets::wdsel::DMA_R","rp2040_pac::resets::wdsel::I2C0_R","rp2040_pac::resets::wdsel::I2C1_R","rp2040_pac::resets::wdsel::IO_BANK0_R","rp2040_pac::resets::wdsel::IO_QSPI_R","rp2040_pac::resets::wdsel::JTAG_R","rp2040_pac::resets::wdsel::PADS_BANK0_R","rp2040_pac::resets::wdsel::PADS_QSPI_R","rp2040_pac::resets::wdsel::PIO0_R","rp2040_pac::resets::wdsel::PIO1_R","rp2040_pac::resets::wdsel::PLL_SYS_R","rp2040_pac::resets::wdsel::PLL_USB_R","rp2040_pac::resets::wdsel::PWM_R","rp2040_pac::resets::wdsel::RTC_R","rp2040_pac::resets::wdsel::SPI0_R","rp2040_pac::resets::wdsel::SPI1_R","rp2040_pac::resets::wdsel::SYSCFG_R","rp2040_pac::resets::wdsel::SYSINFO_R","rp2040_pac::resets::wdsel::TBMAN_R","rp2040_pac::resets::wdsel::TIMER_R","rp2040_pac::resets::wdsel::UART0_R","rp2040_pac::resets::wdsel::UART1_R","rp2040_pac::resets::wdsel::USBCTRL_R","rp2040_pac::resets::reset_done::ADC_R","rp2040_pac::resets::reset_done::BUSCTRL_R","rp2040_pac::resets::reset_done::DMA_R","rp2040_pac::resets::reset_done::I2C0_R","rp2040_pac::resets::reset_done::I2C1_R","rp2040_pac::resets::reset_done::IO_BANK0_R","rp2040_pac::resets::reset_done::IO_QSPI_R","rp2040_pac::resets::reset_done::JTAG_R","rp2040_pac::resets::reset_done::PADS_BANK0_R","rp2040_pac::resets::reset_done::PADS_QSPI_R","rp2040_pac::resets::reset_done::PIO0_R","rp2040_pac::resets::reset_done::PIO1_R","rp2040_pac::resets::reset_done::PLL_SYS_R","rp2040_pac::resets::reset_done::PLL_USB_R","rp2040_pac::resets::reset_done::PWM_R","rp2040_pac::resets::reset_done::RTC_R","rp2040_pac::resets::reset_done::SPI0_R","rp2040_pac::resets::reset_done::SPI1_R","rp2040_pac::resets::reset_done::SYSCFG_R","rp2040_pac::resets::reset_done::SYSINFO_R","rp2040_pac::resets::reset_done::TBMAN_R","rp2040_pac::resets::reset_done::TIMER_R","rp2040_pac::resets::reset_done::UART0_R","rp2040_pac::resets::reset_done::UART1_R","rp2040_pac::resets::reset_done::USBCTRL_R","rp2040_pac::psm::frce_on::ROSC_R","rp2040_pac::psm::frce_on::XOSC_R","rp2040_pac::psm::frce_on::CLOCKS_R","rp2040_pac::psm::frce_on::RESETS_R","rp2040_pac::psm::frce_on::BUSFABRIC_R","rp2040_pac::psm::frce_on::ROM_R","rp2040_pac::psm::frce_on::SRAM0_R","rp2040_pac::psm::frce_on::SRAM1_R","rp2040_pac::psm::frce_on::SRAM2_R","rp2040_pac::psm::frce_on::SRAM3_R","rp2040_pac::psm::frce_on::SRAM4_R","rp2040_pac::psm::frce_on::SRAM5_R","rp2040_pac::psm::frce_on::XIP_R","rp2040_pac::psm::frce_on::VREG_AND_CHIP_RESET_R","rp2040_pac::psm::frce_on::SIO_R","rp2040_pac::psm::frce_on::PROC0_R","rp2040_pac::psm::frce_on::PROC1_R","rp2040_pac::psm::frce_off::ROSC_R","rp2040_pac::psm::frce_off::XOSC_R","rp2040_pac::psm::frce_off::CLOCKS_R","rp2040_pac::psm::frce_off::RESETS_R","rp2040_pac::psm::frce_off::BUSFABRIC_R","rp2040_pac::psm::frce_off::ROM_R","rp2040_pac::psm::frce_off::SRAM0_R","rp2040_pac::psm::frce_off::SRAM1_R","rp2040_pac::psm::frce_off::SRAM2_R","rp2040_pac::psm::frce_off::SRAM3_R","rp2040_pac::psm::frce_off::SRAM4_R","rp2040_pac::psm::frce_off::SRAM5_R","rp2040_pac::psm::frce_off::XIP_R","rp2040_pac::psm::frce_off::VREG_AND_CHIP_RESET_R","rp2040_pac::psm::frce_off::SIO_R","rp2040_pac::psm::frce_off::PROC0_R","rp2040_pac::psm::frce_off::PROC1_R","rp2040_pac::psm::wdsel::ROSC_R","rp2040_pac::psm::wdsel::XOSC_R","rp2040_pac::psm::wdsel::CLOCKS_R","rp2040_pac::psm::wdsel::RESETS_R","rp2040_pac::psm::wdsel::BUSFABRIC_R","rp2040_pac::psm::wdsel::ROM_R","rp2040_pac::psm::wdsel::SRAM0_R","rp2040_pac::psm::wdsel::SRAM1_R","rp2040_pac::psm::wdsel::SRAM2_R","rp2040_pac::psm::wdsel::SRAM3_R","rp2040_pac::psm::wdsel::SRAM4_R","rp2040_pac::psm::wdsel::SRAM5_R","rp2040_pac::psm::wdsel::XIP_R","rp2040_pac::psm::wdsel::VREG_AND_CHIP_RESET_R","rp2040_pac::psm::wdsel::SIO_R","rp2040_pac::psm::wdsel::PROC0_R","rp2040_pac::psm::wdsel::PROC1_R","rp2040_pac::psm::done::ROSC_R","rp2040_pac::psm::done::XOSC_R","rp2040_pac::psm::done::CLOCKS_R","rp2040_pac::psm::done::RESETS_R","rp2040_pac::psm::done::BUSFABRIC_R","rp2040_pac::psm::done::ROM_R","rp2040_pac::psm::done::SRAM0_R","rp2040_pac::psm::done::SRAM1_R","rp2040_pac::psm::done::SRAM2_R","rp2040_pac::psm::done::SRAM3_R","rp2040_pac::psm::done::SRAM4_R","rp2040_pac::psm::done::SRAM5_R","rp2040_pac::psm::done::XIP_R","rp2040_pac::psm::done::VREG_AND_CHIP_RESET_R","rp2040_pac::psm::done::SIO_R","rp2040_pac::psm::done::PROC0_R","rp2040_pac::psm::done::PROC1_R","rp2040_pac::io_bank0::gpio::gpio_status::OUTFROMPERI_R","rp2040_pac::io_bank0::gpio::gpio_status::OUTTOPAD_R","rp2040_pac::io_bank0::gpio::gpio_status::OEFROMPERI_R","rp2040_pac::io_bank0::gpio::gpio_status::OETOPAD_R","rp2040_pac::io_bank0::gpio::gpio_status::INFROMPAD_R","rp2040_pac::io_bank0::gpio::gpio_status::INTOPERI_R","rp2040_pac::io_bank0::gpio::gpio_status::IRQFROMPAD_R","rp2040_pac::io_bank0::gpio::gpio_status::IRQTOPROC_R","rp2040_pac::io_bank0::intr::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::intr::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::intr::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::intr::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::intr::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_inte::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_inte::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_intf::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_intf::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc0_ints::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc0_ints::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_inte::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_inte::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_intf::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_intf::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::proc1_ints::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::proc1_ints::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_inte::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_intf::GPIO7_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO0_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO0_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO0_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO0_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO1_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO1_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO1_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO1_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO2_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO2_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO2_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO2_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO3_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO3_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO3_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO3_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO4_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO4_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO4_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO4_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO5_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO5_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO5_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO5_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO6_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO6_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO6_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO6_EDGE_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO7_LEVEL_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO7_LEVEL_HIGH_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO7_EDGE_LOW_R","rp2040_pac::io_bank0::dormant_wake_ints::GPIO7_EDGE_HIGH_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::OUTFROMPERI_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::OUTTOPAD_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::OEFROMPERI_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::OETOPAD_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::INFROMPAD_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::INTOPERI_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::IRQFROMPAD_R","rp2040_pac::io_qspi::gpio_qspi::gpio_status::IRQTOPROC_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::intr::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_inte::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_intf::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc0_ints::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_inte::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_intf::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::proc1_ints::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_inte::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_intf::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SCLK_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SCLK_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SCLK_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SCLK_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SS_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SS_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SS_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SS_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD0_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD0_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD0_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD0_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD1_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD1_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD1_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD1_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD2_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD2_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD2_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD2_EDGE_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD3_LEVEL_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD3_LEVEL_HIGH_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD3_EDGE_LOW_R","rp2040_pac::io_qspi::dormant_wake_ints::GPIO_QSPI_SD3_EDGE_HIGH_R","rp2040_pac::pads_bank0::voltage_select::VOLTAGE_SELECT_R","rp2040_pac::pads_bank0::gpio::SLEWFAST_R","rp2040_pac::pads_bank0::gpio::SCHMITT_R","rp2040_pac::pads_bank0::gpio::PDE_R","rp2040_pac::pads_bank0::gpio::PUE_R","rp2040_pac::pads_bank0::gpio::IE_R","rp2040_pac::pads_bank0::gpio::OD_R","rp2040_pac::pads_bank0::swclk::SLEWFAST_R","rp2040_pac::pads_bank0::swclk::SCHMITT_R","rp2040_pac::pads_bank0::swclk::PDE_R","rp2040_pac::pads_bank0::swclk::PUE_R","rp2040_pac::pads_bank0::swclk::IE_R","rp2040_pac::pads_bank0::swclk::OD_R","rp2040_pac::pads_bank0::swd::SLEWFAST_R","rp2040_pac::pads_bank0::swd::SCHMITT_R","rp2040_pac::pads_bank0::swd::PDE_R","rp2040_pac::pads_bank0::swd::PUE_R","rp2040_pac::pads_bank0::swd::IE_R","rp2040_pac::pads_bank0::swd::OD_R","rp2040_pac::pads_qspi::voltage_select::VOLTAGE_SELECT_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sclk::OD_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sd0::OD_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sd1::OD_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sd2::OD_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::IE_R","rp2040_pac::pads_qspi::gpio_qspi_sd3::OD_R","rp2040_pac::pads_qspi::gpio_qspi_ss::SLEWFAST_R","rp2040_pac::pads_qspi::gpio_qspi_ss::SCHMITT_R","rp2040_pac::pads_qspi::gpio_qspi_ss::PDE_R","rp2040_pac::pads_qspi::gpio_qspi_ss::PUE_R","rp2040_pac::pads_qspi::gpio_qspi_ss::IE_R","rp2040_pac::pads_qspi::gpio_qspi_ss::OD_R","rp2040_pac::xosc::status::ENABLED_R","rp2040_pac::xosc::status::BADWRITE_R","rp2040_pac::xosc::status::STABLE_R","rp2040_pac::xosc::startup::X4_R","rp2040_pac::pll_sys::cs::BYPASS_R","rp2040_pac::pll_sys::cs::LOCK_R","rp2040_pac::pll_sys::pwr::PD_R","rp2040_pac::pll_sys::pwr::DSMPD_R","rp2040_pac::pll_sys::pwr::POSTDIVPD_R","rp2040_pac::pll_sys::pwr::VCOPD_R","rp2040_pac::busctrl::bus_priority::PROC0_R","rp2040_pac::busctrl::bus_priority::PROC1_R","rp2040_pac::busctrl::bus_priority::DMA_R_R","rp2040_pac::busctrl::bus_priority::DMA_W_R","rp2040_pac::busctrl::bus_priority_ack::BUS_PRIORITY_ACK_R","rp2040_pac::uart0::uartdr::FE_R","rp2040_pac::uart0::uartdr::PE_R","rp2040_pac::uart0::uartdr::BE_R","rp2040_pac::uart0::uartdr::OE_R","rp2040_pac::uart0::uartrsr::FE_R","rp2040_pac::uart0::uartrsr::PE_R","rp2040_pac::uart0::uartrsr::BE_R","rp2040_pac::uart0::uartrsr::OE_R","rp2040_pac::uart0::uartfr::CTS_R","rp2040_pac::uart0::uartfr::DSR_R","rp2040_pac::uart0::uartfr::DCD_R","rp2040_pac::uart0::uartfr::BUSY_R","rp2040_pac::uart0::uartfr::RXFE_R","rp2040_pac::uart0::uartfr::TXFF_R","rp2040_pac::uart0::uartfr::RXFF_R","rp2040_pac::uart0::uartfr::TXFE_R","rp2040_pac::uart0::uartfr::RI_R","rp2040_pac::uart0::uartlcr_h::BRK_R","rp2040_pac::uart0::uartlcr_h::PEN_R","rp2040_pac::uart0::uartlcr_h::EPS_R","rp2040_pac::uart0::uartlcr_h::STP2_R","rp2040_pac::uart0::uartlcr_h::FEN_R","rp2040_pac::uart0::uartlcr_h::SPS_R","rp2040_pac::uart0::uartcr::UARTEN_R","rp2040_pac::uart0::uartcr::SIREN_R","rp2040_pac::uart0::uartcr::SIRLP_R","rp2040_pac::uart0::uartcr::LBE_R","rp2040_pac::uart0::uartcr::TXE_R","rp2040_pac::uart0::uartcr::RXE_R","rp2040_pac::uart0::uartcr::DTR_R","rp2040_pac::uart0::uartcr::RTS_R","rp2040_pac::uart0::uartcr::OUT1_R","rp2040_pac::uart0::uartcr::OUT2_R","rp2040_pac::uart0::uartcr::RTSEN_R","rp2040_pac::uart0::uartcr::CTSEN_R","rp2040_pac::uart0::uartimsc::RIMIM_R","rp2040_pac::uart0::uartimsc::CTSMIM_R","rp2040_pac::uart0::uartimsc::DCDMIM_R","rp2040_pac::uart0::uartimsc::DSRMIM_R","rp2040_pac::uart0::uartimsc::RXIM_R","rp2040_pac::uart0::uartimsc::TXIM_R","rp2040_pac::uart0::uartimsc::RTIM_R","rp2040_pac::uart0::uartimsc::FEIM_R","rp2040_pac::uart0::uartimsc::PEIM_R","rp2040_pac::uart0::uartimsc::BEIM_R","rp2040_pac::uart0::uartimsc::OEIM_R","rp2040_pac::uart0::uartris::RIRMIS_R","rp2040_pac::uart0::uartris::CTSRMIS_R","rp2040_pac::uart0::uartris::DCDRMIS_R","rp2040_pac::uart0::uartris::DSRRMIS_R","rp2040_pac::uart0::uartris::RXRIS_R","rp2040_pac::uart0::uartris::TXRIS_R","rp2040_pac::uart0::uartris::RTRIS_R","rp2040_pac::uart0::uartris::FERIS_R","rp2040_pac::uart0::uartris::PERIS_R","rp2040_pac::uart0::uartris::BERIS_R","rp2040_pac::uart0::uartris::OERIS_R","rp2040_pac::uart0::uartmis::RIMMIS_R","rp2040_pac::uart0::uartmis::CTSMMIS_R","rp2040_pac::uart0::uartmis::DCDMMIS_R","rp2040_pac::uart0::uartmis::DSRMMIS_R","rp2040_pac::uart0::uartmis::RXMIS_R","rp2040_pac::uart0::uartmis::TXMIS_R","rp2040_pac::uart0::uartmis::RTMIS_R","rp2040_pac::uart0::uartmis::FEMIS_R","rp2040_pac::uart0::uartmis::PEMIS_R","rp2040_pac::uart0::uartmis::BEMIS_R","rp2040_pac::uart0::uartmis::OEMIS_R","rp2040_pac::uart0::uarticr::RIMIC_R","rp2040_pac::uart0::uarticr::CTSMIC_R","rp2040_pac::uart0::uarticr::DCDMIC_R","rp2040_pac::uart0::uarticr::DSRMIC_R","rp2040_pac::uart0::uarticr::RXIC_R","rp2040_pac::uart0::uarticr::TXIC_R","rp2040_pac::uart0::uarticr::RTIC_R","rp2040_pac::uart0::uarticr::FEIC_R","rp2040_pac::uart0::uarticr::PEIC_R","rp2040_pac::uart0::uarticr::BEIC_R","rp2040_pac::uart0::uarticr::OEIC_R","rp2040_pac::uart0::uartdmacr::RXDMAE_R","rp2040_pac::uart0::uartdmacr::TXDMAE_R","rp2040_pac::uart0::uartdmacr::DMAONERR_R","rp2040_pac::spi0::sspcr0::SPO_R","rp2040_pac::spi0::sspcr0::SPH_R","rp2040_pac::spi0::sspcr1::LBM_R","rp2040_pac::spi0::sspcr1::SSE_R","rp2040_pac::spi0::sspcr1::MS_R","rp2040_pac::spi0::sspcr1::SOD_R","rp2040_pac::spi0::sspsr::TFE_R","rp2040_pac::spi0::sspsr::TNF_R","rp2040_pac::spi0::sspsr::RNE_R","rp2040_pac::spi0::sspsr::RFF_R","rp2040_pac::spi0::sspsr::BSY_R","rp2040_pac::spi0::sspimsc::RORIM_R","rp2040_pac::spi0::sspimsc::RTIM_R","rp2040_pac::spi0::sspimsc::RXIM_R","rp2040_pac::spi0::sspimsc::TXIM_R","rp2040_pac::spi0::sspris::RORRIS_R","rp2040_pac::spi0::sspris::RTRIS_R","rp2040_pac::spi0::sspris::RXRIS_R","rp2040_pac::spi0::sspris::TXRIS_R","rp2040_pac::spi0::sspmis::RORMIS_R","rp2040_pac::spi0::sspmis::RTMIS_R","rp2040_pac::spi0::sspmis::RXMIS_R","rp2040_pac::spi0::sspmis::TXMIS_R","rp2040_pac::spi0::sspicr::RORIC_R","rp2040_pac::spi0::sspicr::RTIC_R","rp2040_pac::spi0::sspdmacr::RXDMAE_R","rp2040_pac::spi0::sspdmacr::TXDMAE_R","rp2040_pac::i2c0::ic_con::MASTER_MODE_R","rp2040_pac::i2c0::ic_con::IC_10BITADDR_SLAVE_R","rp2040_pac::i2c0::ic_con::IC_10BITADDR_MASTER_R","rp2040_pac::i2c0::ic_con::IC_RESTART_EN_R","rp2040_pac::i2c0::ic_con::IC_SLAVE_DISABLE_R","rp2040_pac::i2c0::ic_con::STOP_DET_IFADDRESSED_R","rp2040_pac::i2c0::ic_con::TX_EMPTY_CTRL_R","rp2040_pac::i2c0::ic_con::RX_FIFO_FULL_HLD_CTRL_R","rp2040_pac::i2c0::ic_con::STOP_DET_IF_MASTER_ACTIVE_R","rp2040_pac::i2c0::ic_tar::GC_OR_START_R","rp2040_pac::i2c0::ic_tar::SPECIAL_R","rp2040_pac::i2c0::ic_data_cmd::CMD_R","rp2040_pac::i2c0::ic_data_cmd::STOP_R","rp2040_pac::i2c0::ic_data_cmd::RESTART_R","rp2040_pac::i2c0::ic_data_cmd::FIRST_DATA_BYTE_R","rp2040_pac::i2c0::ic_intr_stat::R_RX_UNDER_R","rp2040_pac::i2c0::ic_intr_stat::R_RX_OVER_R","rp2040_pac::i2c0::ic_intr_stat::R_RX_FULL_R","rp2040_pac::i2c0::ic_intr_stat::R_TX_OVER_R","rp2040_pac::i2c0::ic_intr_stat::R_TX_EMPTY_R","rp2040_pac::i2c0::ic_intr_stat::R_RD_REQ_R","rp2040_pac::i2c0::ic_intr_stat::R_TX_ABRT_R","rp2040_pac::i2c0::ic_intr_stat::R_RX_DONE_R","rp2040_pac::i2c0::ic_intr_stat::R_ACTIVITY_R","rp2040_pac::i2c0::ic_intr_stat::R_STOP_DET_R","rp2040_pac::i2c0::ic_intr_stat::R_START_DET_R","rp2040_pac::i2c0::ic_intr_stat::R_GEN_CALL_R","rp2040_pac::i2c0::ic_intr_stat::R_RESTART_DET_R","rp2040_pac::i2c0::ic_intr_mask::M_RX_UNDER_R","rp2040_pac::i2c0::ic_intr_mask::M_RX_OVER_R","rp2040_pac::i2c0::ic_intr_mask::M_RX_FULL_R","rp2040_pac::i2c0::ic_intr_mask::M_TX_OVER_R","rp2040_pac::i2c0::ic_intr_mask::M_TX_EMPTY_R","rp2040_pac::i2c0::ic_intr_mask::M_RD_REQ_R","rp2040_pac::i2c0::ic_intr_mask::M_TX_ABRT_R","rp2040_pac::i2c0::ic_intr_mask::M_RX_DONE_R","rp2040_pac::i2c0::ic_intr_mask::M_ACTIVITY_R","rp2040_pac::i2c0::ic_intr_mask::M_STOP_DET_R","rp2040_pac::i2c0::ic_intr_mask::M_START_DET_R","rp2040_pac::i2c0::ic_intr_mask::M_GEN_CALL_R","rp2040_pac::i2c0::ic_intr_mask::M_RESTART_DET_R","rp2040_pac::i2c0::ic_raw_intr_stat::RX_UNDER_R","rp2040_pac::i2c0::ic_raw_intr_stat::RX_OVER_R","rp2040_pac::i2c0::ic_raw_intr_stat::RX_FULL_R","rp2040_pac::i2c0::ic_raw_intr_stat::TX_OVER_R","rp2040_pac::i2c0::ic_raw_intr_stat::TX_EMPTY_R","rp2040_pac::i2c0::ic_raw_intr_stat::RD_REQ_R","rp2040_pac::i2c0::ic_raw_intr_stat::TX_ABRT_R","rp2040_pac::i2c0::ic_raw_intr_stat::RX_DONE_R","rp2040_pac::i2c0::ic_raw_intr_stat::ACTIVITY_R","rp2040_pac::i2c0::ic_raw_intr_stat::STOP_DET_R","rp2040_pac::i2c0::ic_raw_intr_stat::START_DET_R","rp2040_pac::i2c0::ic_raw_intr_stat::GEN_CALL_R","rp2040_pac::i2c0::ic_raw_intr_stat::RESTART_DET_R","rp2040_pac::i2c0::ic_clr_intr::CLR_INTR_R","rp2040_pac::i2c0::ic_clr_rx_under::CLR_RX_UNDER_R","rp2040_pac::i2c0::ic_clr_rx_over::CLR_RX_OVER_R","rp2040_pac::i2c0::ic_clr_tx_over::CLR_TX_OVER_R","rp2040_pac::i2c0::ic_clr_rd_req::CLR_RD_REQ_R","rp2040_pac::i2c0::ic_clr_tx_abrt::CLR_TX_ABRT_R","rp2040_pac::i2c0::ic_clr_rx_done::CLR_RX_DONE_R","rp2040_pac::i2c0::ic_clr_activity::CLR_ACTIVITY_R","rp2040_pac::i2c0::ic_clr_stop_det::CLR_STOP_DET_R","rp2040_pac::i2c0::ic_clr_start_det::CLR_START_DET_R","rp2040_pac::i2c0::ic_clr_gen_call::CLR_GEN_CALL_R","rp2040_pac::i2c0::ic_enable::ENABLE_R","rp2040_pac::i2c0::ic_enable::ABORT_R","rp2040_pac::i2c0::ic_enable::TX_CMD_BLOCK_R","rp2040_pac::i2c0::ic_status::ACTIVITY_R","rp2040_pac::i2c0::ic_status::TFNF_R","rp2040_pac::i2c0::ic_status::TFE_R","rp2040_pac::i2c0::ic_status::RFNE_R","rp2040_pac::i2c0::ic_status::RFF_R","rp2040_pac::i2c0::ic_status::MST_ACTIVITY_R","rp2040_pac::i2c0::ic_status::SLV_ACTIVITY_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_7B_ADDR_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR1_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR2_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_TXDATA_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_NOACK_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_READ_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_ACKDET_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_ACKDET_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_NORSTRT_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_NORSTRT_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10B_RD_NORSTRT_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_MASTER_DIS_R","rp2040_pac::i2c0::ic_tx_abrt_source::ARB_LOST_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVFLUSH_TXFIFO_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLV_ARBLOST_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVRD_INTX_R","rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_USER_ABRT_R","rp2040_pac::i2c0::ic_slv_data_nack_only::NACK_R","rp2040_pac::i2c0::ic_dma_cr::RDMAE_R","rp2040_pac::i2c0::ic_dma_cr::TDMAE_R","rp2040_pac::i2c0::ic_ack_general_call::ACK_GEN_CALL_R","rp2040_pac::i2c0::ic_enable_status::IC_EN_R","rp2040_pac::i2c0::ic_enable_status::SLV_DISABLED_WHILE_BUSY_R","rp2040_pac::i2c0::ic_enable_status::SLV_RX_DATA_LOST_R","rp2040_pac::i2c0::ic_clr_restart_det::CLR_RESTART_DET_R","rp2040_pac::i2c0::ic_comp_param_1::HC_COUNT_VALUES_R","rp2040_pac::i2c0::ic_comp_param_1::INTR_IO_R","rp2040_pac::i2c0::ic_comp_param_1::HAS_DMA_R","rp2040_pac::i2c0::ic_comp_param_1::ADD_ENCODED_PARAMS_R","rp2040_pac::adc::cs::EN_R","rp2040_pac::adc::cs::TS_EN_R","rp2040_pac::adc::cs::START_ONCE_R","rp2040_pac::adc::cs::START_MANY_R","rp2040_pac::adc::cs::READY_R","rp2040_pac::adc::cs::ERR_R","rp2040_pac::adc::cs::ERR_STICKY_R","rp2040_pac::adc::fcs::EN_R","rp2040_pac::adc::fcs::SHIFT_R","rp2040_pac::adc::fcs::ERR_R","rp2040_pac::adc::fcs::DREQ_EN_R","rp2040_pac::adc::fcs::EMPTY_R","rp2040_pac::adc::fcs::FULL_R","rp2040_pac::adc::fcs::UNDER_R","rp2040_pac::adc::fcs::OVER_R","rp2040_pac::adc::fifo::ERR_R","rp2040_pac::adc::intr::FIFO_R","rp2040_pac::adc::inte::FIFO_R","rp2040_pac::adc::intf::FIFO_R","rp2040_pac::adc::ints::FIFO_R","rp2040_pac::pwm::ch::csr::EN_R","rp2040_pac::pwm::ch::csr::PH_CORRECT_R","rp2040_pac::pwm::ch::csr::A_INV_R","rp2040_pac::pwm::ch::csr::B_INV_R","rp2040_pac::pwm::ch::csr::PH_RET_R","rp2040_pac::pwm::ch::csr::PH_ADV_R","rp2040_pac::pwm::en::CH0_R","rp2040_pac::pwm::en::CH1_R","rp2040_pac::pwm::en::CH2_R","rp2040_pac::pwm::en::CH3_R","rp2040_pac::pwm::en::CH4_R","rp2040_pac::pwm::en::CH5_R","rp2040_pac::pwm::en::CH6_R","rp2040_pac::pwm::en::CH7_R","rp2040_pac::pwm::intr::CH0_R","rp2040_pac::pwm::intr::CH1_R","rp2040_pac::pwm::intr::CH2_R","rp2040_pac::pwm::intr::CH3_R","rp2040_pac::pwm::intr::CH4_R","rp2040_pac::pwm::intr::CH5_R","rp2040_pac::pwm::intr::CH6_R","rp2040_pac::pwm::intr::CH7_R","rp2040_pac::pwm::inte::CH0_R","rp2040_pac::pwm::inte::CH1_R","rp2040_pac::pwm::inte::CH2_R","rp2040_pac::pwm::inte::CH3_R","rp2040_pac::pwm::inte::CH4_R","rp2040_pac::pwm::inte::CH5_R","rp2040_pac::pwm::inte::CH6_R","rp2040_pac::pwm::inte::CH7_R","rp2040_pac::pwm::intf::CH0_R","rp2040_pac::pwm::intf::CH1_R","rp2040_pac::pwm::intf::CH2_R","rp2040_pac::pwm::intf::CH3_R","rp2040_pac::pwm::intf::CH4_R","rp2040_pac::pwm::intf::CH5_R","rp2040_pac::pwm::intf::CH6_R","rp2040_pac::pwm::intf::CH7_R","rp2040_pac::pwm::ints::CH0_R","rp2040_pac::pwm::ints::CH1_R","rp2040_pac::pwm::ints::CH2_R","rp2040_pac::pwm::ints::CH3_R","rp2040_pac::pwm::ints::CH4_R","rp2040_pac::pwm::ints::CH5_R","rp2040_pac::pwm::ints::CH6_R","rp2040_pac::pwm::ints::CH7_R","rp2040_pac::timer::dbgpause::DBG0_R","rp2040_pac::timer::dbgpause::DBG1_R","rp2040_pac::timer::pause::PAUSE_R","rp2040_pac::timer::intr::ALARM_0_R","rp2040_pac::timer::intr::ALARM_1_R","rp2040_pac::timer::intr::ALARM_2_R","rp2040_pac::timer::intr::ALARM_3_R","rp2040_pac::timer::inte::ALARM_0_R","rp2040_pac::timer::inte::ALARM_1_R","rp2040_pac::timer::inte::ALARM_2_R","rp2040_pac::timer::inte::ALARM_3_R","rp2040_pac::timer::intf::ALARM_0_R","rp2040_pac::timer::intf::ALARM_1_R","rp2040_pac::timer::intf::ALARM_2_R","rp2040_pac::timer::intf::ALARM_3_R","rp2040_pac::timer::ints::ALARM_0_R","rp2040_pac::timer::ints::ALARM_1_R","rp2040_pac::timer::ints::ALARM_2_R","rp2040_pac::timer::ints::ALARM_3_R","rp2040_pac::watchdog::ctrl::PAUSE_JTAG_R","rp2040_pac::watchdog::ctrl::PAUSE_DBG0_R","rp2040_pac::watchdog::ctrl::PAUSE_DBG1_R","rp2040_pac::watchdog::ctrl::ENABLE_R","rp2040_pac::watchdog::ctrl::TRIGGER_R","rp2040_pac::watchdog::reason::TIMER_R","rp2040_pac::watchdog::reason::FORCE_R","rp2040_pac::watchdog::tick::ENABLE_R","rp2040_pac::watchdog::tick::RUNNING_R","rp2040_pac::rtc::ctrl::RTC_ENABLE_R","rp2040_pac::rtc::ctrl::RTC_ACTIVE_R","rp2040_pac::rtc::ctrl::LOAD_R","rp2040_pac::rtc::ctrl::FORCE_NOTLEAPYEAR_R","rp2040_pac::rtc::irq_setup_0::DAY_ENA_R","rp2040_pac::rtc::irq_setup_0::MONTH_ENA_R","rp2040_pac::rtc::irq_setup_0::YEAR_ENA_R","rp2040_pac::rtc::irq_setup_0::MATCH_ENA_R","rp2040_pac::rtc::irq_setup_0::MATCH_ACTIVE_R","rp2040_pac::rtc::irq_setup_1::SEC_ENA_R","rp2040_pac::rtc::irq_setup_1::MIN_ENA_R","rp2040_pac::rtc::irq_setup_1::HOUR_ENA_R","rp2040_pac::rtc::irq_setup_1::DOTW_ENA_R","rp2040_pac::rtc::intr::RTC_R","rp2040_pac::rtc::inte::RTC_R","rp2040_pac::rtc::intf::RTC_R","rp2040_pac::rtc::ints::RTC_R","rp2040_pac::rosc::phase::FLIP_R","rp2040_pac::rosc::phase::ENABLE_R","rp2040_pac::rosc::randombit::RANDOMBIT_R","rp2040_pac::rosc::status::ENABLED_R","rp2040_pac::rosc::status::DIV_RUNNING_R","rp2040_pac::rosc::status::STABLE_R","rp2040_pac::vreg_and_chip_reset::vreg::EN_R","rp2040_pac::vreg_and_chip_reset::vreg::HIZ_R","rp2040_pac::vreg_and_chip_reset::vreg::ROK_R","rp2040_pac::vreg_and_chip_reset::bod::EN_R","rp2040_pac::vreg_and_chip_reset::chip_reset::HAD_POR_R","rp2040_pac::vreg_and_chip_reset::chip_reset::HAD_RUN_R","rp2040_pac::vreg_and_chip_reset::chip_reset::HAD_PSM_RESTART_R","rp2040_pac::vreg_and_chip_reset::chip_reset::PSM_RESTART_FLAG_R","rp2040_pac::tbman::platform::ASIC_R","rp2040_pac::tbman::platform::FPGA_R","rp2040_pac::dma::ch::ch_ctrl_trig::EN_R","rp2040_pac::dma::ch::ch_ctrl_trig::HIGH_PRIORITY_R","rp2040_pac::dma::ch::ch_ctrl_trig::INCR_READ_R","rp2040_pac::dma::ch::ch_ctrl_trig::INCR_WRITE_R","rp2040_pac::dma::ch::ch_ctrl_trig::RING_SEL_R","rp2040_pac::dma::ch::ch_ctrl_trig::IRQ_QUIET_R","rp2040_pac::dma::ch::ch_ctrl_trig::BSWAP_R","rp2040_pac::dma::ch::ch_ctrl_trig::SNIFF_EN_R","rp2040_pac::dma::ch::ch_ctrl_trig::BUSY_R","rp2040_pac::dma::ch::ch_ctrl_trig::WRITE_ERROR_R","rp2040_pac::dma::ch::ch_ctrl_trig::READ_ERROR_R","rp2040_pac::dma::ch::ch_ctrl_trig::AHB_ERROR_R","rp2040_pac::dma::ch::ch_al1_ctrl::EN_R","rp2040_pac::dma::ch::ch_al1_ctrl::HIGH_PRIORITY_R","rp2040_pac::dma::ch::ch_al1_ctrl::INCR_READ_R","rp2040_pac::dma::ch::ch_al1_ctrl::INCR_WRITE_R","rp2040_pac::dma::ch::ch_al1_ctrl::RING_SEL_R","rp2040_pac::dma::ch::ch_al1_ctrl::IRQ_QUIET_R","rp2040_pac::dma::ch::ch_al1_ctrl::BSWAP_R","rp2040_pac::dma::ch::ch_al1_ctrl::SNIFF_EN_R","rp2040_pac::dma::ch::ch_al1_ctrl::BUSY_R","rp2040_pac::dma::ch::ch_al1_ctrl::WRITE_ERROR_R","rp2040_pac::dma::ch::ch_al1_ctrl::READ_ERROR_R","rp2040_pac::dma::ch::ch_al1_ctrl::AHB_ERROR_R","rp2040_pac::dma::ch::ch_al2_ctrl::EN_R","rp2040_pac::dma::ch::ch_al2_ctrl::HIGH_PRIORITY_R","rp2040_pac::dma::ch::ch_al2_ctrl::INCR_READ_R","rp2040_pac::dma::ch::ch_al2_ctrl::INCR_WRITE_R","rp2040_pac::dma::ch::ch_al2_ctrl::RING_SEL_R","rp2040_pac::dma::ch::ch_al2_ctrl::IRQ_QUIET_R","rp2040_pac::dma::ch::ch_al2_ctrl::BSWAP_R","rp2040_pac::dma::ch::ch_al2_ctrl::SNIFF_EN_R","rp2040_pac::dma::ch::ch_al2_ctrl::BUSY_R","rp2040_pac::dma::ch::ch_al2_ctrl::WRITE_ERROR_R","rp2040_pac::dma::ch::ch_al2_ctrl::READ_ERROR_R","rp2040_pac::dma::ch::ch_al2_ctrl::AHB_ERROR_R","rp2040_pac::dma::ch::ch_al3_ctrl::EN_R","rp2040_pac::dma::ch::ch_al3_ctrl::HIGH_PRIORITY_R","rp2040_pac::dma::ch::ch_al3_ctrl::INCR_READ_R","rp2040_pac::dma::ch::ch_al3_ctrl::INCR_WRITE_R","rp2040_pac::dma::ch::ch_al3_ctrl::RING_SEL_R","rp2040_pac::dma::ch::ch_al3_ctrl::IRQ_QUIET_R","rp2040_pac::dma::ch::ch_al3_ctrl::BSWAP_R","rp2040_pac::dma::ch::ch_al3_ctrl::SNIFF_EN_R","rp2040_pac::dma::ch::ch_al3_ctrl::BUSY_R","rp2040_pac::dma::ch::ch_al3_ctrl::WRITE_ERROR_R","rp2040_pac::dma::ch::ch_al3_ctrl::READ_ERROR_R","rp2040_pac::dma::ch::ch_al3_ctrl::AHB_ERROR_R","rp2040_pac::dma::sniff_ctrl::EN_R","rp2040_pac::dma::sniff_ctrl::BSWAP_R","rp2040_pac::dma::sniff_ctrl::OUT_REV_R","rp2040_pac::dma::sniff_ctrl::OUT_INV_R","rp2040_pac::usbctrl_dpram::ep_control::INTERRUPT_ON_NAK_R","rp2040_pac::usbctrl_dpram::ep_control::INTERRUPT_ON_STALL_R","rp2040_pac::usbctrl_dpram::ep_control::INTERRUPT_PER_DOUBLE_BUFF_R","rp2040_pac::usbctrl_dpram::ep_control::INTERRUPT_PER_BUFF_R","rp2040_pac::usbctrl_dpram::ep_control::DOUBLE_BUFFERED_R","rp2040_pac::usbctrl_dpram::ep_control::ENABLE_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::AVAILABLE_0_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::STALL_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::RESET_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::PID_0_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::LAST_0_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::FULL_0_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::AVAILABLE_1_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::PID_1_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::LAST_1_R","rp2040_pac::usbctrl_dpram::ep_buffer_control::FULL_1_R","rp2040_pac::usbctrl_dpram::epx_control::INTERRUPT_ON_NAK_R","rp2040_pac::usbctrl_dpram::epx_control::INTERRUPT_ON_STALL_R","rp2040_pac::usbctrl_dpram::epx_control::INTERRUPT_PER_DOUBLE_BUFF_R","rp2040_pac::usbctrl_dpram::epx_control::INTERRUPT_PER_BUFF_R","rp2040_pac::usbctrl_dpram::epx_control::DOUBLE_BUFFERED_R","rp2040_pac::usbctrl_dpram::epx_control::ENABLE_R","rp2040_pac::usbctrl_regs::host_addr_endp::INTEP_DIR_R","rp2040_pac::usbctrl_regs::host_addr_endp::INTEP_PREAMBLE_R","rp2040_pac::usbctrl_regs::main_ctrl::CONTROLLER_EN_R","rp2040_pac::usbctrl_regs::main_ctrl::HOST_NDEVICE_R","rp2040_pac::usbctrl_regs::main_ctrl::SIM_TIMING_R","rp2040_pac::usbctrl_regs::sie_ctrl::START_TRANS_R","rp2040_pac::usbctrl_regs::sie_ctrl::SEND_SETUP_R","rp2040_pac::usbctrl_regs::sie_ctrl::SEND_DATA_R","rp2040_pac::usbctrl_regs::sie_ctrl::RECEIVE_DATA_R","rp2040_pac::usbctrl_regs::sie_ctrl::STOP_TRANS_R","rp2040_pac::usbctrl_regs::sie_ctrl::PREAMBLE_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::SOF_SYNC_R","rp2040_pac::usbctrl_regs::sie_ctrl::SOF_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::KEEP_ALIVE_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::VBUS_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::RESUME_R","rp2040_pac::usbctrl_regs::sie_ctrl::RESET_BUS_R","rp2040_pac::usbctrl_regs::sie_ctrl::PULLDOWN_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::PULLUP_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::RPU_OPT_R","rp2040_pac::usbctrl_regs::sie_ctrl::TRANSCEIVER_PD_R","rp2040_pac::usbctrl_regs::sie_ctrl::DIRECT_DM_R","rp2040_pac::usbctrl_regs::sie_ctrl::DIRECT_DP_R","rp2040_pac::usbctrl_regs::sie_ctrl::DIRECT_EN_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_INT_NAK_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_INT_2BUF_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_INT_1BUF_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_DOUBLE_BUF_R","rp2040_pac::usbctrl_regs::sie_ctrl::EP0_INT_STALL_R","rp2040_pac::usbctrl_regs::sie_status::VBUS_DETECTED_R","rp2040_pac::usbctrl_regs::sie_status::SUSPENDED_R","rp2040_pac::usbctrl_regs::sie_status::VBUS_OVER_CURR_R","rp2040_pac::usbctrl_regs::sie_status::RESUME_R","rp2040_pac::usbctrl_regs::sie_status::CONNECTED_R","rp2040_pac::usbctrl_regs::sie_status::SETUP_REC_R","rp2040_pac::usbctrl_regs::sie_status::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::sie_status::BUS_RESET_R","rp2040_pac::usbctrl_regs::sie_status::CRC_ERROR_R","rp2040_pac::usbctrl_regs::sie_status::BIT_STUFF_ERROR_R","rp2040_pac::usbctrl_regs::sie_status::RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::sie_status::RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::sie_status::NAK_REC_R","rp2040_pac::usbctrl_regs::sie_status::STALL_REC_R","rp2040_pac::usbctrl_regs::sie_status::ACK_REC_R","rp2040_pac::usbctrl_regs::sie_status::DATA_SEQ_ERROR_R","rp2040_pac::usbctrl_regs::buff_status::EP0_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP0_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP1_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP1_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP2_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP2_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP3_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP3_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP4_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP4_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP5_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP5_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP6_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP6_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP7_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP7_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP8_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP8_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP9_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP9_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP10_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP10_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP11_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP11_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP12_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP12_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP13_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP13_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP14_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP14_OUT_R","rp2040_pac::usbctrl_regs::buff_status::EP15_IN_R","rp2040_pac::usbctrl_regs::buff_status::EP15_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP0_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP0_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP1_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP1_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP2_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP2_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP3_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP3_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP4_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP4_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP5_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP5_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP6_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP6_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP7_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP7_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP8_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP8_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP9_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP9_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP10_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP10_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP11_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP11_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP12_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP12_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP13_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP13_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP14_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP14_OUT_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP15_IN_R","rp2040_pac::usbctrl_regs::buff_cpu_should_handle::EP15_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP0_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP0_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP1_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP1_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP2_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP2_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP3_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP3_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP4_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP4_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP5_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP5_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP6_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP6_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP7_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP7_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP8_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP8_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP9_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP9_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP10_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP10_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP11_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP11_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP12_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP12_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP13_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP13_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP14_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP14_OUT_R","rp2040_pac::usbctrl_regs::ep_abort::EP15_IN_R","rp2040_pac::usbctrl_regs::ep_abort::EP15_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP0_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP0_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP1_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP1_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP2_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP2_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP3_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP3_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP4_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP4_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP5_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP5_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP6_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP6_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP7_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP7_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP8_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP8_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP9_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP9_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP10_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP10_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP11_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP11_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP12_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP12_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP13_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP13_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP14_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP14_OUT_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP15_IN_R","rp2040_pac::usbctrl_regs::ep_abort_done::EP15_OUT_R","rp2040_pac::usbctrl_regs::ep_stall_arm::EP0_IN_R","rp2040_pac::usbctrl_regs::ep_stall_arm::EP0_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP0_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP0_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP1_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP1_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP2_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP2_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP3_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP3_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP4_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP4_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP5_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP5_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP6_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP6_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP7_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP7_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP8_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP8_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP9_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP9_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP10_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP10_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP11_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP11_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP12_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP12_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP13_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP13_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP14_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP14_OUT_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP15_IN_R","rp2040_pac::usbctrl_regs::ep_status_stall_nak::EP15_OUT_R","rp2040_pac::usbctrl_regs::usb_muxing::TO_PHY_R","rp2040_pac::usbctrl_regs::usb_muxing::TO_EXTPHY_R","rp2040_pac::usbctrl_regs::usb_muxing::TO_DIGITAL_PAD_R","rp2040_pac::usbctrl_regs::usb_muxing::SOFTCON_R","rp2040_pac::usbctrl_regs::usb_pwr::VBUS_EN_R","rp2040_pac::usbctrl_regs::usb_pwr::VBUS_EN_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usb_pwr::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::usb_pwr::VBUS_DETECT_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usb_pwr::OVERCURR_DETECT_R","rp2040_pac::usbctrl_regs::usb_pwr::OVERCURR_DETECT_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_PULLUP_HISEL_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_PULLUP_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_PULLDN_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_PULLUP_HISEL_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_PULLUP_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_PULLDN_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DP_OE_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DM_OE_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DP_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DM_R","rp2040_pac::usbctrl_regs::usbphy_direct::RX_PD_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_PD_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_FSSLEW_R","rp2040_pac::usbctrl_regs::usbphy_direct::TX_DIFFMODE_R","rp2040_pac::usbctrl_regs::usbphy_direct::RX_DD_R","rp2040_pac::usbctrl_regs::usbphy_direct::RX_DP_R","rp2040_pac::usbctrl_regs::usbphy_direct::RX_DM_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_OVCN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_OVCN_R","rp2040_pac::usbctrl_regs::usbphy_direct::DP_OVV_R","rp2040_pac::usbctrl_regs::usbphy_direct::DM_OVV_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DP_PULLUP_HISEL_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DM_PULLUP_HISEL_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DP_PULLUP_EN_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DP_PULLDN_EN_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DM_PULLDN_EN_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DP_OE_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DM_OE_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DP_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DM_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::RX_PD_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_PD_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_FSSLEW_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::DM_PULLUP_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::usbphy_direct_override::TX_DIFFMODE_OVERRIDE_EN_R","rp2040_pac::usbctrl_regs::intr::HOST_CONN_DIS_R","rp2040_pac::usbctrl_regs::intr::HOST_RESUME_R","rp2040_pac::usbctrl_regs::intr::HOST_SOF_R","rp2040_pac::usbctrl_regs::intr::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::intr::BUFF_STATUS_R","rp2040_pac::usbctrl_regs::intr::ERROR_DATA_SEQ_R","rp2040_pac::usbctrl_regs::intr::ERROR_RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::intr::ERROR_RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::intr::ERROR_BIT_STUFF_R","rp2040_pac::usbctrl_regs::intr::ERROR_CRC_R","rp2040_pac::usbctrl_regs::intr::STALL_R","rp2040_pac::usbctrl_regs::intr::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::intr::BUS_RESET_R","rp2040_pac::usbctrl_regs::intr::DEV_CONN_DIS_R","rp2040_pac::usbctrl_regs::intr::DEV_SUSPEND_R","rp2040_pac::usbctrl_regs::intr::DEV_RESUME_FROM_HOST_R","rp2040_pac::usbctrl_regs::intr::SETUP_REQ_R","rp2040_pac::usbctrl_regs::intr::DEV_SOF_R","rp2040_pac::usbctrl_regs::intr::ABORT_DONE_R","rp2040_pac::usbctrl_regs::intr::EP_STALL_NAK_R","rp2040_pac::usbctrl_regs::inte::HOST_CONN_DIS_R","rp2040_pac::usbctrl_regs::inte::HOST_RESUME_R","rp2040_pac::usbctrl_regs::inte::HOST_SOF_R","rp2040_pac::usbctrl_regs::inte::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::inte::BUFF_STATUS_R","rp2040_pac::usbctrl_regs::inte::ERROR_DATA_SEQ_R","rp2040_pac::usbctrl_regs::inte::ERROR_RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::inte::ERROR_RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::inte::ERROR_BIT_STUFF_R","rp2040_pac::usbctrl_regs::inte::ERROR_CRC_R","rp2040_pac::usbctrl_regs::inte::STALL_R","rp2040_pac::usbctrl_regs::inte::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::inte::BUS_RESET_R","rp2040_pac::usbctrl_regs::inte::DEV_CONN_DIS_R","rp2040_pac::usbctrl_regs::inte::DEV_SUSPEND_R","rp2040_pac::usbctrl_regs::inte::DEV_RESUME_FROM_HOST_R","rp2040_pac::usbctrl_regs::inte::SETUP_REQ_R","rp2040_pac::usbctrl_regs::inte::DEV_SOF_R","rp2040_pac::usbctrl_regs::inte::ABORT_DONE_R","rp2040_pac::usbctrl_regs::inte::EP_STALL_NAK_R","rp2040_pac::usbctrl_regs::intf::HOST_CONN_DIS_R","rp2040_pac::usbctrl_regs::intf::HOST_RESUME_R","rp2040_pac::usbctrl_regs::intf::HOST_SOF_R","rp2040_pac::usbctrl_regs::intf::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::intf::BUFF_STATUS_R","rp2040_pac::usbctrl_regs::intf::ERROR_DATA_SEQ_R","rp2040_pac::usbctrl_regs::intf::ERROR_RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::intf::ERROR_RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::intf::ERROR_BIT_STUFF_R","rp2040_pac::usbctrl_regs::intf::ERROR_CRC_R","rp2040_pac::usbctrl_regs::intf::STALL_R","rp2040_pac::usbctrl_regs::intf::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::intf::BUS_RESET_R","rp2040_pac::usbctrl_regs::intf::DEV_CONN_DIS_R","rp2040_pac::usbctrl_regs::intf::DEV_SUSPEND_R","rp2040_pac::usbctrl_regs::intf::DEV_RESUME_FROM_HOST_R","rp2040_pac::usbctrl_regs::intf::SETUP_REQ_R","rp2040_pac::usbctrl_regs::intf::DEV_SOF_R","rp2040_pac::usbctrl_regs::intf::ABORT_DONE_R","rp2040_pac::usbctrl_regs::intf::EP_STALL_NAK_R","rp2040_pac::usbctrl_regs::ints::HOST_CONN_DIS_R","rp2040_pac::usbctrl_regs::ints::HOST_RESUME_R","rp2040_pac::usbctrl_regs::ints::HOST_SOF_R","rp2040_pac::usbctrl_regs::ints::TRANS_COMPLETE_R","rp2040_pac::usbctrl_regs::ints::BUFF_STATUS_R","rp2040_pac::usbctrl_regs::ints::ERROR_DATA_SEQ_R","rp2040_pac::usbctrl_regs::ints::ERROR_RX_TIMEOUT_R","rp2040_pac::usbctrl_regs::ints::ERROR_RX_OVERFLOW_R","rp2040_pac::usbctrl_regs::ints::ERROR_BIT_STUFF_R","rp2040_pac::usbctrl_regs::ints::ERROR_CRC_R","rp2040_pac::usbctrl_regs::ints::STALL_R","rp2040_pac::usbctrl_regs::ints::VBUS_DETECT_R","rp2040_pac::usbctrl_regs::ints::BUS_RESET_R","rp2040_pac::usbctrl_regs::ints::DEV_CONN_DIS_R","rp2040_pac::usbctrl_regs::ints::DEV_SUSPEND_R","rp2040_pac::usbctrl_regs::ints::DEV_RESUME_FROM_HOST_R","rp2040_pac::usbctrl_regs::ints::SETUP_REQ_R","rp2040_pac::usbctrl_regs::ints::DEV_SOF_R","rp2040_pac::usbctrl_regs::ints::ABORT_DONE_R","rp2040_pac::usbctrl_regs::ints::EP_STALL_NAK_R","rp2040_pac::pio0::sm::sm_execctrl::STATUS_SEL_R","rp2040_pac::pio0::sm::sm_execctrl::OUT_STICKY_R","rp2040_pac::pio0::sm::sm_execctrl::INLINE_OUT_EN_R","rp2040_pac::pio0::sm::sm_execctrl::SIDE_PINDIR_R","rp2040_pac::pio0::sm::sm_execctrl::SIDE_EN_R","rp2040_pac::pio0::sm::sm_execctrl::EXEC_STALLED_R","rp2040_pac::pio0::sm::sm_shiftctrl::AUTOPUSH_R","rp2040_pac::pio0::sm::sm_shiftctrl::AUTOPULL_R","rp2040_pac::pio0::sm::sm_shiftctrl::IN_SHIFTDIR_R","rp2040_pac::pio0::sm::sm_shiftctrl::OUT_SHIFTDIR_R","rp2040_pac::pio0::sm::sm_shiftctrl::FJOIN_TX_R","rp2040_pac::pio0::sm::sm_shiftctrl::FJOIN_RX_R","rp2040_pac::pio0::intr::SM0_RXNEMPTY_R","rp2040_pac::pio0::intr::SM1_RXNEMPTY_R","rp2040_pac::pio0::intr::SM2_RXNEMPTY_R","rp2040_pac::pio0::intr::SM3_RXNEMPTY_R","rp2040_pac::pio0::intr::SM0_TXNFULL_R","rp2040_pac::pio0::intr::SM1_TXNFULL_R","rp2040_pac::pio0::intr::SM2_TXNFULL_R","rp2040_pac::pio0::intr::SM3_TXNFULL_R","rp2040_pac::pio0::intr::SM0_R","rp2040_pac::pio0::intr::SM1_R","rp2040_pac::pio0::intr::SM2_R","rp2040_pac::pio0::intr::SM3_R","rp2040_pac::pio0::sm_irq::irq_inte::SM0_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_inte::SM1_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_inte::SM2_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_inte::SM3_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_inte::SM0_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_inte::SM1_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_inte::SM2_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_inte::SM3_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_inte::SM0_R","rp2040_pac::pio0::sm_irq::irq_inte::SM1_R","rp2040_pac::pio0::sm_irq::irq_inte::SM2_R","rp2040_pac::pio0::sm_irq::irq_inte::SM3_R","rp2040_pac::pio0::sm_irq::irq_intf::SM0_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_intf::SM1_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_intf::SM2_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_intf::SM3_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_intf::SM0_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_intf::SM1_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_intf::SM2_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_intf::SM3_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_intf::SM0_R","rp2040_pac::pio0::sm_irq::irq_intf::SM1_R","rp2040_pac::pio0::sm_irq::irq_intf::SM2_R","rp2040_pac::pio0::sm_irq::irq_intf::SM3_R","rp2040_pac::pio0::sm_irq::irq_ints::SM0_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_ints::SM1_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_ints::SM2_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_ints::SM3_RXNEMPTY_R","rp2040_pac::pio0::sm_irq::irq_ints::SM0_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_ints::SM1_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_ints::SM2_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_ints::SM3_TXNFULL_R","rp2040_pac::pio0::sm_irq::irq_ints::SM0_R","rp2040_pac::pio0::sm_irq::irq_ints::SM1_R","rp2040_pac::pio0::sm_irq::irq_ints::SM2_R","rp2040_pac::pio0::sm_irq::irq_ints::SM3_R","rp2040_pac::sio::fifo_st::VLD_R","rp2040_pac::sio::fifo_st::RDY_R","rp2040_pac::sio::fifo_st::WOF_R","rp2040_pac::sio::fifo_st::ROE_R","rp2040_pac::sio::div_csr::READY_R","rp2040_pac::sio::div_csr::DIRTY_R","rp2040_pac::sio::interp0_ctrl_lane0::SIGNED_R","rp2040_pac::sio::interp0_ctrl_lane0::CROSS_INPUT_R","rp2040_pac::sio::interp0_ctrl_lane0::CROSS_RESULT_R","rp2040_pac::sio::interp0_ctrl_lane0::ADD_RAW_R","rp2040_pac::sio::interp0_ctrl_lane0::BLEND_R","rp2040_pac::sio::interp0_ctrl_lane0::OVERF0_R","rp2040_pac::sio::interp0_ctrl_lane0::OVERF1_R","rp2040_pac::sio::interp0_ctrl_lane0::OVERF_R","rp2040_pac::sio::interp0_ctrl_lane1::SIGNED_R","rp2040_pac::sio::interp0_ctrl_lane1::CROSS_INPUT_R","rp2040_pac::sio::interp0_ctrl_lane1::CROSS_RESULT_R","rp2040_pac::sio::interp0_ctrl_lane1::ADD_RAW_R","rp2040_pac::sio::interp1_ctrl_lane0::SIGNED_R","rp2040_pac::sio::interp1_ctrl_lane0::CROSS_INPUT_R","rp2040_pac::sio::interp1_ctrl_lane0::CROSS_RESULT_R","rp2040_pac::sio::interp1_ctrl_lane0::ADD_RAW_R","rp2040_pac::sio::interp1_ctrl_lane0::CLAMP_R","rp2040_pac::sio::interp1_ctrl_lane0::OVERF0_R","rp2040_pac::sio::interp1_ctrl_lane0::OVERF1_R","rp2040_pac::sio::interp1_ctrl_lane0::OVERF_R","rp2040_pac::sio::interp1_ctrl_lane1::SIGNED_R","rp2040_pac::sio::interp1_ctrl_lane1::CROSS_INPUT_R","rp2040_pac::sio::interp1_ctrl_lane1::CROSS_RESULT_R","rp2040_pac::sio::interp1_ctrl_lane1::ADD_RAW_R","rp2040_pac::ppb::syst_csr::ENABLE_R","rp2040_pac::ppb::syst_csr::TICKINT_R","rp2040_pac::ppb::syst_csr::CLKSOURCE_R","rp2040_pac::ppb::syst_csr::COUNTFLAG_R","rp2040_pac::ppb::syst_calib::SKEW_R","rp2040_pac::ppb::syst_calib::NOREF_R","rp2040_pac::ppb::icsr::ISRPENDING_R","rp2040_pac::ppb::icsr::ISRPREEMPT_R","rp2040_pac::ppb::icsr::PENDSTCLR_R","rp2040_pac::ppb::icsr::PENDSTSET_R","rp2040_pac::ppb::icsr::PENDSVCLR_R","rp2040_pac::ppb::icsr::PENDSVSET_R","rp2040_pac::ppb::icsr::NMIPENDSET_R","rp2040_pac::ppb::aircr::VECTCLRACTIVE_R","rp2040_pac::ppb::aircr::SYSRESETREQ_R","rp2040_pac::ppb::aircr::ENDIANESS_R","rp2040_pac::ppb::scr::SLEEPONEXIT_R","rp2040_pac::ppb::scr::SLEEPDEEP_R","rp2040_pac::ppb::scr::SEVONPEND_R","rp2040_pac::ppb::ccr::UNALIGN_TRP_R","rp2040_pac::ppb::ccr::STKALIGN_R","rp2040_pac::ppb::shcsr::SVCALLPENDED_R","rp2040_pac::ppb::mpu_type::SEPARATE_R","rp2040_pac::ppb::mpu_ctrl::ENABLE_R","rp2040_pac::ppb::mpu_ctrl::HFNMIENA_R","rp2040_pac::ppb::mpu_ctrl::PRIVDEFENA_R","rp2040_pac::ppb::mpu_rbar::VALID_R","rp2040_pac::ppb::mpu_rasr::ENABLE_R"]]]]);
    if (window.register_type_impls) {
        window.register_type_impls(type_impls);
    } else {
        window.pending_type_impls = type_impls;
    }
})()
//{"start":55,"fragment_lengths":[193846]}