// Seed: 1641417271
module module_0 (
    input wor id_0,
    output wire id_1,
    input uwire id_2,
    input tri0 id_3,
    output wire id_4,
    output uwire id_5,
    output supply0 id_6,
    input wand id_7,
    output uwire id_8,
    output tri1 id_9,
    input wire id_10,
    output tri0 id_11
    , id_27,
    input tri0 id_12,
    input supply0 id_13,
    output uwire id_14,
    output wand id_15,
    input tri id_16,
    input supply1 id_17,
    input wor id_18,
    input tri1 id_19,
    input supply0 id_20,
    input supply0 id_21,
    output wire id_22,
    output wire id_23,
    output tri id_24,
    output wor id_25
);
  assign id_27 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input  uwire   id_1
);
  integer id_3;
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_3), .id_2(""), .id_3(id_0), .id_4(!id_0)
  ); module_0(
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
