
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf1_readInputs19'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:806.1-815.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf1_readInputs19
Automatically selected td_fused_top_tdf1_readInputs19 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_readInputs19

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_readInputs19
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 64 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:806$352'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:315$20'.
Cleaned up 65 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:555$204 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:547$186 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:539$180 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:531$176 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:523$174 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:515$166 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:507$158 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:499$148 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:491$144 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:483$142 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:475$136 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:467$132 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:383$92 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:375$78 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:367$64 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:359$50 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:351$36 in module td_fused_top_tdf1_readInputs19.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:339$27 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:329$24 in module td_fused_top_tdf1_readInputs19.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:315$20 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:305$17 in module td_fused_top_tdf1_readInputs19.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:293$8 in module td_fused_top_tdf1_readInputs19.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:281$4 in module td_fused_top_tdf1_readInputs19.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:273$2 in module td_fused_top_tdf1_readInputs19.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 151 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:0$356'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:0$356'.
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:869$355'.
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:806$352'.
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:624$258'.
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:555$204'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:547$186'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:539$180'.
     1/1: $1\ifmap_vec_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:531$176'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:523$174'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:515$166'.
     1/1: $1\ap_phi_mux_jj_phi_fu_182_p4[1:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:507$158'.
     1/1: $1\ap_phi_mux_ii_phi_fu_159_p4[1:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:499$148'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:491$144'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:483$142'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:475$136'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:467$132'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:460$124'.
     1/2: $0\select_ln20_26_reg_997[1:0]
     2/2: $0\select_ln19_31_reg_966[1:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:450$122'.
     1/5: $0\p_mid140_reg_933[15:0]
     2/5: $0\or_ln23_26_reg_928[0:0]
     3/5: $0\p_cast_reg_922[7:0]
     4/5: $0\sext_ln22_reg_916[17:0]
     5/5: $0\p_cast_i_reg_910[17:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:442$118'.
     1/3: $0\icmp_ln32_reg_1035[0:0]
     2/3: $0\empty_121_reg_1030[5:4]
     3/3: $0\tmp_15_reg_1025[5:4]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
     1/18: $0\or_ln23_30_reg_1003_pp0_iter3_reg[0:0]
     2/18: $0\or_ln23_30_reg_1003_pp0_iter2_reg[0:0]
     3/18: $0\select_ln20_26_reg_997_pp0_iter3_reg[1:0]
     4/18: $0\select_ln20_26_reg_997_pp0_iter2_reg[1:0]
     5/18: $0\select_ln20_reg_991_pp0_iter3_reg[1:0]
     6/18: $0\select_ln20_reg_991_pp0_iter2_reg[1:0]
     7/18: $0\and_ln19_reg_980_pp0_iter3_reg[0:0]
     8/18: $0\and_ln19_reg_980_pp0_iter2_reg[0:0]
     9/18: $0\or_ln23_28_reg_973_pp0_iter3_reg[0:0]
    10/18: $0\or_ln23_28_reg_973_pp0_iter2_reg[0:0]
    11/18: $0\select_ln19_31_reg_966_pp0_iter3_reg[1:0]
    12/18: $0\select_ln19_31_reg_966_pp0_iter2_reg[1:0]
    13/18: $0\icmp_ln20_reg_959_pp0_iter3_reg[0:0]
    14/18: $0\icmp_ln20_reg_959_pp0_iter2_reg[0:0]
    15/18: $0\icmp_ln19_reg_950_pp0_iter3_reg[0:0]
    16/18: $0\icmp_ln19_reg_950_pp0_iter2_reg[0:0]
    17/18: $0\is_padding_reg_943_pp0_iter3_reg[0:0]
    18/18: $0\is_padding_reg_943_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
     1/11: $0\or_ln23_30_reg_1003_pp0_iter1_reg[0:0]
     2/11: $0\select_ln20_26_reg_997_pp0_iter1_reg[1:0]
     3/11: $0\select_ln20_reg_991_pp0_iter1_reg[1:0]
     4/11: $0\and_ln19_reg_980_pp0_iter1_reg[0:0]
     5/11: $0\or_ln23_28_reg_973_pp0_iter1_reg[0:0]
     6/11: $0\select_ln19_31_reg_966_pp0_iter1_reg[1:0]
     7/11: $0\icmp_ln20_reg_959_pp0_iter1_reg[0:0]
     8/11: $0\icmp_ln19_reg_950_pp0_iter1_reg[0:0]
     9/11: $0\icmp_ln19_reg_950[0:0]
    10/11: $0\is_padding_reg_943_pp0_iter1_reg[0:0]
    11/11: $0\is_padding_reg_943[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
     1/7: $0\or_ln23_30_reg_1003[0:0]
     2/7: $0\select_ln20_reg_991[1:0]
     3/7: $0\add_ln20_reg_986[1:0]
     4/7: $0\and_ln19_reg_980[0:0]
     5/7: $0\or_ln23_28_reg_973[0:0]
     6/7: $0\icmp_ln20_reg_959[0:0]
     7/7: $0\add_ln19_reg_954[1:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:383$92'.
     1/1: $0\kk_reg_190[1:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:375$78'.
     1/1: $0\jj_reg_178[1:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:367$64'.
     1/1: $0\indvar_flatten_reg_167[3:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:359$50'.
     1/1: $0\indvar_flatten52_reg_144[4:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:351$36'.
     1/1: $0\ii_reg_155[1:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:339$27'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:329$24'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:315$20'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:305$17'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:293$8'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:281$4'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:273$2'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\tmp_45_fu_806_p4' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:806$352'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_tvar_int_0' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:806$352'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_block_state1' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:624$258'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_NS_fsm' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:555$204'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\in_data_ce0' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:547$186'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ifmap_vec_we0' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:539$180'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ifmap_vec_ce0' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:531$176'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_ready' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:523$174'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_phi_mux_jj_phi_fu_182_p4' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:515$166'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_phi_mux_ii_phi_fu_159_p4' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:507$158'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_idle_pp0' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:499$148'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_idle' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:491$144'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_done' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:483$142'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:475$136'.
No latch inferred for signal `\td_fused_top_tdf1_readInputs19.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:467$132'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf1_readInputs19.\tmp_15_reg_1025 [3:0]' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:869$355'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\empty_121_reg_1030 [3:0]' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:869$355'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln19_31_reg_966' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:460$124'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln20_26_reg_997' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:460$124'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\p_cast_i_reg_910' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:450$122'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\sext_ln22_reg_916' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:450$122'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\p_cast_reg_922' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:450$122'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_26_reg_928' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:450$122'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\p_mid140_reg_933' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:450$122'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\tmp_15_reg_1025 [5:4]' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:442$118'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\empty_121_reg_1030 [5:4]' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:442$118'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln32_reg_1035' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:442$118'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\is_padding_reg_943_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\is_padding_reg_943_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln19_reg_950_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln19_reg_950_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln20_reg_959_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln20_reg_959_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln19_31_reg_966_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln19_31_reg_966_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_28_reg_973_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_28_reg_973_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\and_ln19_reg_980_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\and_ln19_reg_980_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln20_reg_991_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln20_reg_991_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln20_26_reg_997_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln20_26_reg_997_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_30_reg_1003_pp0_iter2_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_30_reg_1003_pp0_iter3_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\is_padding_reg_943' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\is_padding_reg_943_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln19_reg_950' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln19_reg_950_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln20_reg_959_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln19_31_reg_966_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_28_reg_973_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\and_ln19_reg_980_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln20_reg_991_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln20_26_reg_997_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_30_reg_1003_pp0_iter1_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\add_ln19_reg_954' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\icmp_ln20_reg_959' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_28_reg_973' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\and_ln19_reg_980' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\add_ln20_reg_986' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\select_ln20_reg_991' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\or_ln23_30_reg_1003' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\kk_reg_190' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:383$92'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\jj_reg_178' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:375$78'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\indvar_flatten_reg_167' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:367$64'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\indvar_flatten52_reg_144' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:359$50'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\ii_reg_155' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:351$36'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:339$27'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:329$24'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:315$20'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:305$17'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:293$8'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\ap_done_reg' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:281$4'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readInputs19.\ap_CS_fsm' using process `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:273$2'.
  created $dff cell `$procdff$641' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:0$356'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:869$355'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:806$352'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:624$258'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:555$204'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:555$204'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:547$186'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:547$186'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:539$180'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:539$180'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:531$176'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:531$176'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:523$174'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:523$174'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:515$166'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:515$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:507$158'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:507$158'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:499$148'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:499$148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:491$144'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:491$144'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:483$142'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:483$142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:475$136'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:475$136'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:467$132'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:467$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:460$124'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:460$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:450$122'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:450$122'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:442$118'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:442$118'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:419$116'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:403$112'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:391$106'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:383$92'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:383$92'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:375$78'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:375$78'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:367$64'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:367$64'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:359$50'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:359$50'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:351$36'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:351$36'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:339$27'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:339$27'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:329$24'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:329$24'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:315$20'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:315$20'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:305$17'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:305$17'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:293$8'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:293$8'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:281$4'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:281$4'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:273$2'.
Removing empty process `td_fused_top_tdf1_readInputs19.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:273$2'.
Cleaned up 48 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readInputs19.
<suppressed ~223 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readInputs19.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_readInputs19'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_readInputs19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$380.
    dead port 2/2 on $mux $procmux$372.
    dead port 1/2 on $mux $procmux$537.
    dead port 2/2 on $mux $procmux$537.
    dead port 2/2 on $mux $procmux$365.
    dead port 1/2 on $mux $procmux$363.
Removed 6 multiplexer ports.
<suppressed ~74 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_readInputs19.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_readInputs19'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$641 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$640 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$571_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$639 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$563_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$650 ($sdff) from module td_fused_top_tdf1_readInputs19 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$638 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$558_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$637 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$553_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$634 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$535_Y, Q = \ii_reg_155).
Adding EN signal on $procdff$633 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$530_Y, Q = \indvar_flatten52_reg_144).
Adding EN signal on $procdff$632 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$525_Y, Q = \indvar_flatten_reg_167).
Adding EN signal on $procdff$631 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$520_Y, Q = \jj_reg_178).
Adding EN signal on $procdff$630 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$515_Y, Q = \kk_reg_190).
Adding EN signal on $procdff$628 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:752$335_Y, Q = \select_ln20_reg_991).
Adding EN signal on $procdff$627 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:588$246_Y, Q = \add_ln20_reg_986).
Adding EN signal on $procdff$626 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:608$256_Y, Q = \and_ln19_reg_980).
Adding EN signal on $procdff$625 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:700$296_Y, Q = \or_ln23_28_reg_973).
Adding EN signal on $procdff$624 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:660$278_Y, Q = \icmp_ln20_reg_959).
Adding EN signal on $procdff$623 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:584$244_Y, Q = \add_ln19_reg_954).
Adding EN signal on $procdff$622 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \or_ln23_30_reg_1003, Q = \or_ln23_30_reg_1003_pp0_iter1_reg).
Adding EN signal on $procdff$621 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \select_ln20_26_reg_997, Q = \select_ln20_26_reg_997_pp0_iter1_reg).
Adding EN signal on $procdff$620 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \select_ln20_reg_991, Q = \select_ln20_reg_991_pp0_iter1_reg).
Adding EN signal on $procdff$619 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \and_ln19_reg_980, Q = \and_ln19_reg_980_pp0_iter1_reg).
Adding EN signal on $procdff$618 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \or_ln23_28_reg_973, Q = \or_ln23_28_reg_973_pp0_iter1_reg).
Adding EN signal on $procdff$617 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \select_ln19_31_reg_966, Q = \select_ln19_31_reg_966_pp0_iter1_reg).
Adding EN signal on $procdff$616 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \icmp_ln20_reg_959, Q = \icmp_ln20_reg_959_pp0_iter1_reg).
Adding EN signal on $procdff$615 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \icmp_ln19_reg_950, Q = \icmp_ln19_reg_950_pp0_iter1_reg).
Adding EN signal on $procdff$614 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:658$276_Y, Q = \icmp_ln19_reg_950).
Adding EN signal on $procdff$613 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \is_padding_reg_943, Q = \is_padding_reg_943_pp0_iter1_reg).
Adding EN signal on $procdff$612 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:688$291_Y, Q = \is_padding_reg_943).
Adding EN signal on $procdff$629 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:704$298_Y, Q = \or_ln23_30_reg_1003).
Adding SRST signal on $procdff$636 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$545_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$635 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $procmux$540_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$593 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:670$288_Y, Q = \icmp_ln32_reg_1035).
Adding EN signal on $procdff$592 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:654$274_Y [5:4], Q = \empty_121_reg_1030 [5:4]).
Adding EN signal on $procdff$591 ($dff) from module td_fused_top_tdf1_readInputs19 (D = \select_ln20_reg_991_pp0_iter2_reg, Q = \tmp_15_reg_1025 [5:4]).
Adding EN signal on $procdff$590 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:720$306_Y, Q = \p_mid140_reg_933).
Adding EN signal on $procdff$589 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:698$295_Y, Q = \or_ln23_26_reg_928).
Adding EN signal on $procdff$588 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:712$302_Y, Q = \p_cast_reg_922).
Adding EN signal on $procdff$587 ($dff) from module td_fused_top_tdf1_readInputs19 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:594$249_Y }, Q = \sext_ln22_reg_916).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$697 ($dffe) from module td_fused_top_tdf1_readInputs19.
Adding EN signal on $procdff$586 ($dff) from module td_fused_top_tdf1_readInputs19 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:646$269_Y }, Q = \p_cast_i_reg_910).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$699 ($dffe) from module td_fused_top_tdf1_readInputs19.
Adding EN signal on $procdff$585 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:744$327_Y, Q = \select_ln20_26_reg_997).
Adding EN signal on $procdff$584 ($dff) from module td_fused_top_tdf1_readInputs19 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v:732$315_Y, Q = \select_ln19_31_reg_966).
Setting constant 1-bit at position 0 on $procdff$583 ($dff) from module td_fused_top_tdf1_readInputs19.
Setting constant 1-bit at position 1 on $procdff$583 ($dff) from module td_fused_top_tdf1_readInputs19.
Setting constant 1-bit at position 2 on $procdff$583 ($dff) from module td_fused_top_tdf1_readInputs19.
Setting constant 1-bit at position 3 on $procdff$583 ($dff) from module td_fused_top_tdf1_readInputs19.
Setting constant 0-bit at position 0 on $procdff$582 ($dff) from module td_fused_top_tdf1_readInputs19.
Setting constant 0-bit at position 1 on $procdff$582 ($dff) from module td_fused_top_tdf1_readInputs19.
Setting constant 0-bit at position 2 on $procdff$582 ($dff) from module td_fused_top_tdf1_readInputs19.
Setting constant 0-bit at position 3 on $procdff$582 ($dff) from module td_fused_top_tdf1_readInputs19.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_readInputs19..
Removed 47 unused cells and 617 unused wires.
<suppressed ~51 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readInputs19.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_readInputs19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_readInputs19.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_readInputs19'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_readInputs19..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readInputs19.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_readInputs19..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_readInputs19.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_readInputs19'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_readInputs19..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readInputs19.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf1_readInputs19 ===

   Number of wires:                271
   Number of wire bits:           1951
   Number of public wires:         213
   Number of public wire bits:    1869
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $add                          258
     $and                           81
     $dff                           24
     $dffe                         107
     $eq                            20
     $gt                            95
     $mux                          278
     $not                           11
     $or                            18
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $shr                          128
     $sub                           79
     $xor                            7

End of script. Logfile hash: f3daf8cd85, CPU: user 0.25s system 0.01s, MEM: 17.42 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 37% 2x read_verilog (0 sec), 24% 5x opt_expr (0 sec), ...
