Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Apr  1 19:56:11 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.998        0.000                      0                  130        0.212        0.000                      0                  130        3.000        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
impl_clk/inst/clk      {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0  {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
impl_clk/inst/clk                                                                                                                                                        3.000        0.000                       0                     1  
  clk_25mhz_clk_wiz_0       32.998        0.000                      0                  130        0.212        0.000                      0                  130       19.341        0.000                       0                    75  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_25mhz_clk_wiz_0                       
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk_25mhz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  impl_clk/inst/clk
  To Clock:  impl_clk/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         impl_clk/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { impl_clk/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.998ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 1.556ns (24.314%)  route 4.844ns (75.686%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 36.817 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           0.981     2.654    impl_vga_counter/de
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.326     2.980 r  impl_vga_counter/vgaRed[3]_i_1/O
                         net (fo=6, routed)           1.085     4.065    red[3]
    SLICE_X1Y41          FDRE                                         r  vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    36.817    clk_25mhz
    SLICE_X1Y41          FDRE                                         r  vgaRed_reg[3]/C
                         clock pessimism              0.493    37.311    
                         clock uncertainty           -0.167    37.143    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)       -0.081    37.062    vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         37.062    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                 32.998    

Slack (MET) :             33.187ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.556ns (25.055%)  route 4.654ns (74.945%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 36.817 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           0.981     2.654    impl_vga_counter/de
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.326     2.980 r  impl_vga_counter/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.896     3.875    red[3]
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    36.817    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_2/C
                         clock pessimism              0.493    37.311    
                         clock uncertainty           -0.167    37.143    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.081    37.062    vgaRed_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         37.062    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                 33.187    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.556ns (25.032%)  route 4.660ns (74.968%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 36.817 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           0.981     2.654    impl_vga_counter/de
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.326     2.980 r  impl_vga_counter/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.902     3.881    red[3]
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    36.817    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica/C
                         clock pessimism              0.493    37.311    
                         clock uncertainty           -0.167    37.143    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.067    37.076    vgaRed_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.076    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 33.195    

Slack (MET) :             33.317ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.230ns (20.892%)  route 4.657ns (79.108%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 36.812 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           1.880     3.552    de
    SLICE_X0Y34          FDRE                                         r  vgaRed_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.513    36.812    clk_25mhz
    SLICE_X0Y34          FDRE                                         r  vgaRed_reg[0]_lopt_replica_3/C
                         clock pessimism              0.493    37.306    
                         clock uncertainty           -0.167    37.138    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.269    36.869    vgaRed_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         36.869    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 33.317    

Slack (MET) :             33.396ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 1.556ns (25.843%)  route 4.465ns (74.157%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 36.817 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           0.981     2.654    impl_vga_counter/de
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.326     2.980 r  impl_vga_counter/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.706     3.686    red[3]
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    36.817    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_4/C
                         clock pessimism              0.493    37.311    
                         clock uncertainty           -0.167    37.143    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.061    37.082    vgaRed_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         37.082    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                 33.396    

Slack (MET) :             33.396ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 1.556ns (25.830%)  route 4.468ns (74.170%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 36.817 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           0.981     2.654    impl_vga_counter/de
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.326     2.980 r  impl_vga_counter/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.709     3.689    red[3]
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    36.817    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_5/C
                         clock pessimism              0.493    37.311    
                         clock uncertainty           -0.167    37.143    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.058    37.085    vgaRed_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         37.085    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                 33.396    

Slack (MET) :             33.614ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.556ns (26.832%)  route 4.243ns (73.168%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 36.819 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           0.981     2.654    impl_vga_counter/de
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.326     2.980 r  impl_vga_counter/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.484     3.464    red[3]
    SLICE_X0Y49          FDRE                                         r  vgaRed_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.520    36.819    clk_25mhz
    SLICE_X0Y49          FDRE                                         r  vgaRed_reg[3]_lopt_replica_3/C
                         clock pessimism              0.493    37.313    
                         clock uncertainty           -0.167    37.145    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.067    37.078    vgaRed_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         37.078    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                 33.614    

Slack (MET) :             33.648ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.230ns (22.133%)  route 4.327ns (77.867%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 36.813 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           1.549     3.222    de
    SLICE_X0Y35          FDRE                                         r  vgaRed_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    36.813    clk_25mhz
    SLICE_X0Y35          FDRE                                         r  vgaRed_reg[0]_lopt_replica_4/C
                         clock pessimism              0.493    37.307    
                         clock uncertainty           -0.167    37.139    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.269    36.870    vgaRed_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         36.870    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 33.648    

Slack (MET) :             33.660ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.230ns (22.201%)  route 4.310ns (77.799%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 36.808 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           1.533     3.205    de
    SLICE_X0Y31          FDRE                                         r  vgaRed_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.509    36.808    clk_25mhz
    SLICE_X0Y31          FDRE                                         r  vgaRed_reg[0]_lopt_replica/C
                         clock pessimism              0.493    37.302    
                         clock uncertainty           -0.167    37.134    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.269    36.865    vgaRed_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         36.865    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                 33.660    

Slack (MET) :             33.797ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_25mhz_clk_wiz_0 rise@39.683ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.230ns (22.752%)  route 4.176ns (77.248%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 36.811 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -1.916 f  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=21, routed)          1.352    -0.564    impl_vga_counter/pos_y_reg[9]_0[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.327    -0.237 f  impl_vga_counter/pos_y[8]_i_2/O
                         net (fo=5, routed)           0.477     0.240    impl_vga_counter/pos_y[8]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.332     0.572 f  impl_vga_counter/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.949     1.521    impl_vga_counter/vgaRed[0]_i_3_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  impl_vga_counter/vgaRed[0]_i_1/O
                         net (fo=7, routed)           1.398     3.071    de
    SLICE_X0Y33          FDRE                                         r  vgaRed_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    40.844    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.627 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.208    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.299 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    36.811    clk_25mhz
    SLICE_X0Y33          FDRE                                         r  vgaRed_reg[0]_lopt_replica_2/C
                         clock pessimism              0.493    37.305    
                         clock uncertainty           -0.167    37.137    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.269    36.868    vgaRed_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 33.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.847%)  route 0.143ns (43.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    impl_vga_counter/clk_25mhz
    SLICE_X5Y48          FDRE                                         r  impl_vga_counter/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  impl_vga_counter/pos_x_reg[1]/Q
                         net (fo=12, routed)          0.143    -0.529    impl_vga_counter/pos_x[1]
    SLICE_X4Y48          LUT4 (Prop_lut4_I1_O)        0.048    -0.481 r  impl_vga_counter/pos_x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    impl_vga_counter/pos_x[3]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  impl_vga_counter/pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.865    -1.239    impl_vga_counter/clk_25mhz
    SLICE_X4Y48          FDRE                                         r  impl_vga_counter/pos_x_reg[3]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.107    -0.694    impl_vga_counter/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.454%)  route 0.143ns (43.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    impl_vga_counter/clk_25mhz
    SLICE_X5Y48          FDRE                                         r  impl_vga_counter/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  impl_vga_counter/pos_x_reg[1]/Q
                         net (fo=12, routed)          0.143    -0.529    impl_vga_counter/pos_x[1]
    SLICE_X4Y48          LUT3 (Prop_lut3_I2_O)        0.045    -0.484 r  impl_vga_counter/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    impl_vga_counter/pos_x_0[2]
    SLICE_X4Y48          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.865    -1.239    impl_vga_counter/clk_25mhz
    SLICE_X4Y48          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.091    -0.710    impl_vga_counter/pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.593%)  route 0.168ns (47.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    impl_vga_counter/clk_25mhz
    SLICE_X4Y48          FDRE                                         r  impl_vga_counter/pos_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  impl_vga_counter/pos_x_reg[6]/Q
                         net (fo=15, routed)          0.168    -0.505    impl_vga_counter/Q[4]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.460 r  impl_vga_counter/pos_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    impl_vga_counter/pos_x_0[9]
    SLICE_X4Y49          FDRE                                         r  impl_vga_counter/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.865    -1.239    impl_vga_counter/clk_25mhz
    SLICE_X4Y49          FDRE                                         r  impl_vga_counter/pos_x_reg[9]/C
                         clock pessimism              0.441    -0.798    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.092    -0.706    impl_vga_counter/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.445%)  route 0.169ns (47.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    impl_vga_counter/clk_25mhz
    SLICE_X4Y48          FDRE                                         r  impl_vga_counter/pos_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  impl_vga_counter/pos_x_reg[6]/Q
                         net (fo=15, routed)          0.169    -0.504    impl_vga_counter/Q[4]
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.045    -0.459 r  impl_vga_counter/pos_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    impl_vga_counter/pos_x_0[8]
    SLICE_X4Y49          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.865    -1.239    impl_vga_counter/clk_25mhz
    SLICE_X4Y49          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
                         clock pessimism              0.441    -0.798    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.091    -0.707    impl_vga_counter/pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.902%)  route 0.172ns (48.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    impl_vga_counter/clk_25mhz
    SLICE_X4Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  impl_vga_counter/pos_y_reg[6]/Q
                         net (fo=21, routed)          0.172    -0.501    impl_vga_counter/pos_y_reg[9]_0[6]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.045    -0.456 r  impl_vga_counter/pos_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.456    impl_vga_counter/pos_y[9]_i_2_n_0
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.864    -1.240    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[9]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.092    -0.710    impl_vga_counter/pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 impl_game_logic/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_game_logic/ball_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.592    -0.816    impl_game_logic/CLK
    SLICE_X6Y40          FDSE                                         r  impl_game_logic/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDSE (Prop_fdse_C_Q)         0.164    -0.652 r  impl_game_logic/ball_y_reg[1]/Q
                         net (fo=10, routed)          0.079    -0.573    impl_game_logic/Q[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.424 r  impl_game_logic/ball_y1_carry/O[2]
                         net (fo=1, routed)           0.000    -0.424    impl_game_logic/ball_y1_carry_n_5
    SLICE_X6Y40          FDRE                                         r  impl_game_logic/ball_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.241    impl_game_logic/CLK
    SLICE_X6Y40          FDRE                                         r  impl_game_logic/ball_y_reg[2]/C
                         clock pessimism              0.425    -0.816    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.134    -0.682    impl_game_logic/ball_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 impl_game_logic/ball_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_game_logic/ball_y_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.902%)  route 0.103ns (26.098%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.592    -0.816    impl_game_logic/CLK
    SLICE_X6Y40          FDRE                                         r  impl_game_logic/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.652 r  impl_game_logic/ball_y_reg[2]/Q
                         net (fo=18, routed)          0.103    -0.548    impl_game_logic/Q[1]
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.419 r  impl_game_logic/ball_y1_carry/O[3]
                         net (fo=1, routed)           0.000    -0.419    impl_game_logic/ball_y1_carry_n_4
    SLICE_X6Y40          FDSE                                         r  impl_game_logic/ball_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.241    impl_game_logic/CLK
    SLICE_X6Y40          FDSE                                         r  impl_game_logic/ball_y_reg[3]/C
                         clock pessimism              0.425    -0.816    
    SLICE_X6Y40          FDSE (Hold_fdse_C_D)         0.134    -0.682    impl_game_logic/ball_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaVsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.769%)  route 0.220ns (54.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    impl_vga_counter/clk_25mhz
    SLICE_X5Y44          FDRE                                         r  impl_vga_counter/pos_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  impl_vga_counter/pos_y_reg[9]/Q
                         net (fo=18, routed)          0.220    -0.453    impl_vga_counter/pos_y_reg[9]_0[9]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045    -0.408 r  impl_vga_counter/vgaVsync_i_1/O
                         net (fo=1, routed)           0.000    -0.408    vsync
    SLICE_X6Y43          FDRE                                         r  vgaVsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.864    -1.240    clk_25mhz
    SLICE_X6Y43          FDRE                                         r  vgaVsync_reg/C
                         clock pessimism              0.441    -0.799    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120    -0.679    vgaVsync_reg
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 impl_game_logic/ball_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_game_logic/ball_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.592    -0.816    impl_game_logic/CLK
    SLICE_X7Y40          FDRE                                         r  impl_game_logic/ball_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  impl_game_logic/ball_y_dir_reg/Q
                         net (fo=3, routed)           0.178    -0.496    impl_game_logic/ball_y_dir
    SLICE_X7Y40          LUT5 (Prop_lut5_I4_O)        0.045    -0.451 r  impl_game_logic/ball_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.451    impl_game_logic/ball_y_dir_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  impl_game_logic/ball_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.241    impl_game_logic/CLK
    SLICE_X7Y40          FDRE                                         r  impl_game_logic/ball_y_dir_reg/C
                         clock pessimism              0.425    -0.816    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.091    -0.725    impl_game_logic/ball_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 impl_game_logic/lpaddle_y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_game_logic/lpaddle_y_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    impl_game_logic/CLK
    SLICE_X2Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDSE (Prop_fdse_C_Q)         0.164    -0.650 f  impl_game_logic/lpaddle_y_reg[0]/Q
                         net (fo=11, routed)          0.199    -0.451    impl_game_logic/lpaddle_y_reg[8]_0[0]
    SLICE_X2Y40          LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  impl_game_logic/lpaddle_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    impl_game_logic/lpaddle_y[0]_i_1_n_0
    SLICE_X2Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.865    -1.239    impl_game_logic/CLK
    SLICE_X2Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[0]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X2Y40          FDSE (Hold_fdse_C_D)         0.120    -0.694    impl_game_logic/lpaddle_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { impl_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y0    impl_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y48      vgaHsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y41      vgaRed_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y31      vgaRed_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y33      vgaRed_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y34      vgaRed_reg[0]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y35      vgaRed_reg[0]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y39      vgaRed_reg[0]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y41      vgaRed_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y48      vgaHsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y48      vgaHsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y41      vgaRed_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y41      vgaRed_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y31      vgaRed_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y31      vgaRed_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vgaRed_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vgaRed_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y34      vgaRed_reg[0]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y34      vgaRed_reg[0]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y48      vgaHsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y48      vgaHsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y41      vgaRed_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y41      vgaRed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y31      vgaRed_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y31      vgaRed_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vgaRed_reg[0]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vgaRed_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y34      vgaRed_reg[0]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y34      vgaRed_reg[0]_lopt_replica_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { impl_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    impl_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  impl_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 4.382ns (62.354%)  route 2.646ns (37.646%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[19]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.820     1.338    seven_seg_impl/LED_activate_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.490 r  seven_seg_impl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.826     3.316    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.028 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.028    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.882ns  (logic 4.401ns (63.945%)  route 2.481ns (36.055%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[19]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.819     1.337    seven_seg_impl/LED_activate_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.489 r  seven_seg_impl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     3.151    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     6.882 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.882    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.824ns  (logic 4.145ns (60.739%)  route 2.679ns (39.261%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[19]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.820     1.338    seven_seg_impl/LED_activate_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.462 r  seven_seg_impl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859     3.321    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.824 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.824    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 4.141ns (62.484%)  route 2.486ns (37.516%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[19]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.819     1.337    seven_seg_impl/LED_activate_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.461 r  seven_seg_impl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.128    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.627 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.627    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.487ns  (logic 1.849ns (74.340%)  route 0.638ns (25.660%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_impl/seg_refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     1.147    seven_seg_impl/seg_refresh_counter_reg_n_0_[1]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.804 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.804    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.921 r  seven_seg_impl/seg_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    seven_seg_impl/seg_refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.038 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.047    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.164 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.487 r  seven_seg_impl/seg_refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.487    seven_seg_impl/seg_refresh_counter_reg[16]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.479ns  (logic 1.841ns (74.257%)  route 0.638ns (25.743%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_impl/seg_refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     1.147    seven_seg_impl/seg_refresh_counter_reg_n_0_[1]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.804 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.804    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.921 r  seven_seg_impl/seg_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    seven_seg_impl/seg_refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.038 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.047    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.164 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.479 r  seven_seg_impl/seg_refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.479    seven_seg_impl/seg_refresh_counter_reg[16]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.403ns  (logic 1.765ns (73.443%)  route 0.638ns (26.557%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_impl/seg_refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     1.147    seven_seg_impl/seg_refresh_counter_reg_n_0_[1]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.804 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.804    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.921 r  seven_seg_impl/seg_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    seven_seg_impl/seg_refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.038 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.047    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.164 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.403 r  seven_seg_impl/seg_refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.403    seven_seg_impl/seg_refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.383ns  (logic 1.745ns (73.220%)  route 0.638ns (26.780%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_impl/seg_refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     1.147    seven_seg_impl/seg_refresh_counter_reg_n_0_[1]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.804 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.804    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.921 r  seven_seg_impl/seg_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    seven_seg_impl/seg_refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.038 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.047    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.164 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.383 r  seven_seg_impl/seg_refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.383    seven_seg_impl/seg_refresh_counter_reg[16]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 1.732ns (73.073%)  route 0.638ns (26.927%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_impl/seg_refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     1.147    seven_seg_impl/seg_refresh_counter_reg_n_0_[1]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.804 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.804    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.921 r  seven_seg_impl/seg_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    seven_seg_impl/seg_refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.038 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.047    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.370    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_6
    SLICE_X64Y25         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.362ns  (logic 1.724ns (72.982%)  route 0.638ns (27.018%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_impl/seg_refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.629     1.147    seven_seg_impl/seg_refresh_counter_reg_n_0_[1]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.804 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.804    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.921 r  seven_seg_impl/seg_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    seven_seg_impl/seg_refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.038 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.047    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.362 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.362    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    seven_seg_impl/seg_refresh_counter_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    seven_seg_impl/seg_refresh_counter_reg_n_0_[14]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    seven_seg_impl/seg_refresh_counter_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[6]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    seven_seg_impl/seg_refresh_counter_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  seven_seg_impl/seg_refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    seven_seg_impl/seg_refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[18]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.127     0.291    seven_seg_impl/LED_activate_counter[0]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  seven_seg_impl/seg_refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    seven_seg_impl/seg_refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    seven_seg_impl/seg_refresh_counter_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    seven_seg_impl/seg_refresh_counter_reg_n_0_[14]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    seven_seg_impl/seg_refresh_counter_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[6]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    seven_seg_impl/seg_refresh_counter_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  seven_seg_impl/seg_refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    seven_seg_impl/seg_refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_impl/seg_refresh_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  seven_seg_impl/seg_refresh_counter_reg[18]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.127     0.291    seven_seg_impl/LED_activate_counter[0]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  seven_seg_impl/seg_refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    seven_seg_impl/seg_refresh_counter_reg[16]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaVsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 4.021ns (63.930%)  route 2.269ns (36.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.635    -2.335    clk_25mhz
    SLICE_X6Y43          FDRE                                         r  vgaVsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518    -1.817 r  vgaVsync_reg/Q
                         net (fo=1, routed)           2.269     0.452    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     3.955 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.955    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaHsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.219ns  (logic 3.953ns (63.554%)  route 2.267ns (36.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.639    -2.331    clk_25mhz
    SLICE_X3Y48          FDRE                                         r  vgaHsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -1.875 r  vgaHsync_reg/Q
                         net (fo=1, routed)           2.267     0.392    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     3.888 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.888    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 3.958ns (65.691%)  route 2.067ns (34.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.637    -2.333    clk_25mhz
    SLICE_X1Y41          FDRE                                         r  vgaRed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -1.877 r  vgaRed_reg[3]/Q
                         net (fo=1, routed)           2.067     0.191    vgaGreen_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502     3.693 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.693    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.975ns (68.732%)  route 1.808ns (31.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.631    -2.339    clk_25mhz
    SLICE_X0Y34          FDRE                                         r  vgaRed_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -1.883 r  vgaRed_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           1.808    -0.075    vgaRed_reg[0]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         3.519     3.444 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.444    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.719ns  (logic 3.981ns (69.611%)  route 1.738ns (30.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.637    -2.333    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456    -1.877 r  vgaRed_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.738    -0.139    vgaRed_reg[3]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525     3.386 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.386    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 3.980ns (69.819%)  route 1.720ns (30.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.637    -2.333    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456    -1.877 r  vgaRed_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           1.720    -0.156    vgaRed_reg[3]_lopt_replica_5_1
    J19                  OBUF (Prop_obuf_I_O)         3.524     3.367 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.367    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.975ns (70.056%)  route 1.699ns (29.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.637    -2.333    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456    -1.877 r  vgaRed_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           1.699    -0.178    vgaRed_reg[3]_lopt_replica_4_1
    H19                  OBUF (Prop_obuf_I_O)         3.519     3.342 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.342    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.985ns (70.426%)  route 1.673ns (29.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.637    -2.333    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456    -1.877 r  vgaRed_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.673    -0.203    vgaRed_reg[3]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         3.529     3.326 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.326    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.977ns (70.401%)  route 1.672ns (29.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.633    -2.337    clk_25mhz
    SLICE_X0Y35          FDRE                                         r  vgaRed_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  vgaRed_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           1.672    -0.209    vgaRed_reg[0]_lopt_replica_4_1
    J17                  OBUF (Prop_obuf_I_O)         3.521     3.312 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.312    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.636    -2.334    clk_25mhz
    SLICE_X0Y39          FDRE                                         r  vgaRed_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  vgaRed_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           1.672    -0.206    vgaRed_reg[0]_lopt_replica_5_1
    H17                  OBUF (Prop_obuf_I_O)         3.505     3.300 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.300    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaRed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.366ns (82.858%)  route 0.283ns (17.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    clk_25mhz
    SLICE_X1Y41          FDRE                                         r  vgaRed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  vgaRed_reg[0]/Q
                         net (fo=1, routed)           0.283    -0.390    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     0.834 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.834    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.661ns  (logic 1.338ns (80.549%)  route 0.323ns (19.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.820    clk_25mhz
    SLICE_X0Y31          FDRE                                         r  vgaRed_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  vgaRed_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.323    -0.356    vgaRed_reg[0]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         1.197     0.841 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.841    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 1.372ns (82.748%)  route 0.286ns (17.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.596    -0.812    clk_25mhz
    SLICE_X0Y49          FDRE                                         r  vgaRed_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  vgaRed_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.286    -0.385    vgaRed_reg[3]_lopt_replica_3_1
    D17                  OBUF (Prop_obuf_I_O)         1.231     0.847 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.847    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.346ns (80.642%)  route 0.323ns (19.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.590    -0.818    clk_25mhz
    SLICE_X0Y33          FDRE                                         r  vgaRed_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  vgaRed_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.323    -0.354    vgaRed_reg[0]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     0.851 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.851    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    clk_25mhz
    SLICE_X0Y39          FDRE                                         r  vgaRed_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  vgaRed_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           0.323    -0.351    vgaRed_reg[0]_lopt_replica_5_1
    H17                  OBUF (Prop_obuf_I_O)         1.207     0.856 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.856    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.363ns (80.841%)  route 0.323ns (19.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.591    -0.817    clk_25mhz
    SLICE_X0Y35          FDRE                                         r  vgaRed_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vgaRed_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           0.323    -0.353    vgaRed_reg[0]_lopt_replica_4_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     0.869 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.869    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.371ns (81.102%)  route 0.319ns (18.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  vgaRed_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.319    -0.353    vgaRed_reg[3]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         1.230     0.877 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.877    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.361ns (79.680%)  route 0.347ns (20.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  vgaRed_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           0.347    -0.326    vgaRed_reg[3]_lopt_replica_4_1
    H19                  OBUF (Prop_obuf_I_O)         1.220     0.895 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.895    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.366ns (78.983%)  route 0.363ns (21.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  vgaRed_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           0.363    -0.309    vgaRed_reg[3]_lopt_replica_5_1
    J19                  OBUF (Prop_obuf_I_O)         1.225     0.916 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.916    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.367ns (78.612%)  route 0.372ns (21.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.594    -0.814    clk_25mhz
    SLICE_X0Y41          FDRE                                         r  vgaRed_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  vgaRed_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.372    -0.301    vgaRed_reg[3]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         1.226     0.925 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.925    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            impl_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480    25.480    impl_clk/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.338 f  impl_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    22.868    impl_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.896 f  impl_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    23.713    impl_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  impl_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            impl_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    impl_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  impl_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25mhz_clk_wiz_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.360ns  (logic 2.568ns (47.908%)  route 2.792ns (52.092%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.206     3.660    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.784 r  impl_game_logic/rpaddle_y[4]_i_6/O
                         net (fo=1, routed)           0.586     4.370    impl_game_logic/rpaddle_y[4]_i_6_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.026 r  impl_game_logic/rpaddle_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    impl_game_logic/rpaddle_y_reg[4]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.360 r  impl_game_logic/rpaddle_y_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.360    impl_game_logic/rpaddle_y_reg[8]_i_2_n_6
    SLICE_X0Y45          FDRE                                         r  impl_game_logic/rpaddle_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y45          FDRE                                         r  impl_game_logic/rpaddle_y_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.339ns  (logic 2.547ns (47.703%)  route 2.792ns (52.297%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.206     3.660    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.784 r  impl_game_logic/rpaddle_y[4]_i_6/O
                         net (fo=1, routed)           0.586     4.370    impl_game_logic/rpaddle_y[4]_i_6_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.026 r  impl_game_logic/rpaddle_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    impl_game_logic/rpaddle_y_reg[4]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.339 r  impl_game_logic/rpaddle_y_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.339    impl_game_logic/rpaddle_y_reg[8]_i_2_n_4
    SLICE_X0Y45          FDRE                                         r  impl_game_logic/rpaddle_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y45          FDRE                                         r  impl_game_logic/rpaddle_y_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 2.473ns (46.968%)  route 2.792ns (53.032%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.206     3.660    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.784 r  impl_game_logic/rpaddle_y[4]_i_6/O
                         net (fo=1, routed)           0.586     4.370    impl_game_logic/rpaddle_y[4]_i_6_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.026 r  impl_game_logic/rpaddle_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    impl_game_logic/rpaddle_y_reg[4]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.265 r  impl_game_logic/rpaddle_y_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.265    impl_game_logic/rpaddle_y_reg[8]_i_2_n_5
    SLICE_X0Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.249ns  (logic 2.457ns (46.806%)  route 2.792ns (53.194%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.206     3.660    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.784 r  impl_game_logic/rpaddle_y[4]_i_6/O
                         net (fo=1, routed)           0.586     4.370    impl_game_logic/rpaddle_y[4]_i_6_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.026 r  impl_game_logic/rpaddle_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    impl_game_logic/rpaddle_y_reg[4]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.249 r  impl_game_logic/rpaddle_y_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.249    impl_game_logic/rpaddle_y_reg[8]_i_2_n_7
    SLICE_X0Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.702ns (32.978%)  route 3.459ns (67.022%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.208     3.662    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.786 r  impl_game_logic/rpaddle_y[8]_i_3/O
                         net (fo=1, routed)           0.720     4.506    impl_game_logic/rpaddle_y[8]_i_3_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.530     5.160    impl_game_logic/rpaddle_y_next
    SLICE_X1Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X1Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.111ns  (logic 1.702ns (33.297%)  route 3.409ns (66.703%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.208     3.662    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.786 r  impl_game_logic/rpaddle_y[8]_i_3/O
                         net (fo=1, routed)           0.720     4.506    impl_game_logic/rpaddle_y[8]_i_3_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.481     5.111    impl_game_logic/rpaddle_y_next
    SLICE_X0Y44          FDRE                                         r  impl_game_logic/rpaddle_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y44          FDRE                                         r  impl_game_logic/rpaddle_y_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.111ns  (logic 1.702ns (33.297%)  route 3.409ns (66.703%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.208     3.662    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.786 r  impl_game_logic/rpaddle_y[8]_i_3/O
                         net (fo=1, routed)           0.720     4.506    impl_game_logic/rpaddle_y[8]_i_3_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.481     5.111    impl_game_logic/rpaddle_y_next
    SLICE_X0Y44          FDSE                                         r  impl_game_logic/rpaddle_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y44          FDSE                                         r  impl_game_logic/rpaddle_y_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.111ns  (logic 1.702ns (33.297%)  route 3.409ns (66.703%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.208     3.662    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.786 r  impl_game_logic/rpaddle_y[8]_i_3/O
                         net (fo=1, routed)           0.720     4.506    impl_game_logic/rpaddle_y[8]_i_3_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.481     5.111    impl_game_logic/rpaddle_y_next
    SLICE_X0Y44          FDSE                                         r  impl_game_logic/rpaddle_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y44          FDSE                                         r  impl_game_logic/rpaddle_y_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.111ns  (logic 1.702ns (33.297%)  route 3.409ns (66.703%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.208     3.662    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.786 r  impl_game_logic/rpaddle_y[8]_i_3/O
                         net (fo=1, routed)           0.720     4.506    impl_game_logic/rpaddle_y[8]_i_3_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.481     5.111    impl_game_logic/rpaddle_y_next
    SLICE_X0Y44          FDSE                                         r  impl_game_logic/rpaddle_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y44          FDSE                                         r  impl_game_logic/rpaddle_y_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 2.308ns (45.252%)  route 2.792ns (54.748%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        -2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.206     3.660    impl_game_logic/btnU_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.784 r  impl_game_logic/rpaddle_y[4]_i_6/O
                         net (fo=1, routed)           0.586     4.370    impl_game_logic/rpaddle_y[4]_i_6_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     5.100 r  impl_game_logic/rpaddle_y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.100    impl_game_logic/rpaddle_y_reg[4]_i_1_n_4
    SLICE_X0Y44          FDSE                                         r  impl_game_logic/rpaddle_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    -2.864    impl_game_logic/CLK
    SLICE_X0Y44          FDSE                                         r  impl_game_logic/rpaddle_y_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_game_logic/lpaddle_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.210ns (22.571%)  route 0.719ns (77.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=51, routed)          0.719     0.928    impl_game_logic/SR[0]
    SLICE_X5Y40          FDRE                                         r  impl_game_logic/lpaddle_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.241    impl_game_logic/CLK
    SLICE_X5Y40          FDRE                                         r  impl_game_logic/lpaddle_y_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_game_logic/lpaddle_y_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.210ns (22.571%)  route 0.719ns (77.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=51, routed)          0.719     0.928    impl_game_logic/SR[0]
    SLICE_X5Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.241    impl_game_logic/CLK
    SLICE_X5Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_game_logic/lpaddle_y_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.210ns (22.571%)  route 0.719ns (77.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=51, routed)          0.719     0.928    impl_game_logic/SR[0]
    SLICE_X5Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.241    impl_game_logic/CLK
    SLICE_X5Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_game_logic/lpaddle_y_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.210ns (22.571%)  route 0.719ns (77.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=51, routed)          0.719     0.928    impl_game_logic/SR[0]
    SLICE_X5Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.241    impl_game_logic/CLK
    SLICE_X5Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_game_logic/lpaddle_y_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.210ns (21.031%)  route 0.787ns (78.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=51, routed)          0.787     0.996    impl_game_logic/SR[0]
    SLICE_X2Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.865    -1.239    impl_game_logic/CLK
    SLICE_X2Y40          FDSE                                         r  impl_game_logic/lpaddle_y_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.264ns (26.155%)  route 0.746ns (73.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.626     0.845    impl_game_logic/btnR_IBUF
    SLICE_X1Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.890 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.120     1.010    impl_game_logic/rpaddle_y_next
    SLICE_X0Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -1.238    impl_game_logic/CLK
    SLICE_X0Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[5]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.264ns (26.155%)  route 0.746ns (73.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.626     0.845    impl_game_logic/btnR_IBUF
    SLICE_X1Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.890 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.120     1.010    impl_game_logic/rpaddle_y_next
    SLICE_X0Y45          FDRE                                         r  impl_game_logic/rpaddle_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -1.238    impl_game_logic/CLK
    SLICE_X0Y45          FDRE                                         r  impl_game_logic/rpaddle_y_reg[6]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.264ns (26.155%)  route 0.746ns (73.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.626     0.845    impl_game_logic/btnR_IBUF
    SLICE_X1Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.890 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.120     1.010    impl_game_logic/rpaddle_y_next
    SLICE_X0Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -1.238    impl_game_logic/CLK
    SLICE_X0Y45          FDSE                                         r  impl_game_logic/rpaddle_y_reg[7]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            impl_game_logic/rpaddle_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.264ns (26.155%)  route 0.746ns (73.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.626     0.845    impl_game_logic/btnR_IBUF
    SLICE_X1Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.890 r  impl_game_logic/rpaddle_y[8]_i_1/O
                         net (fo=9, routed)           0.120     1.010    impl_game_logic/rpaddle_y_next
    SLICE_X0Y45          FDRE                                         r  impl_game_logic/rpaddle_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -1.238    impl_game_logic/CLK
    SLICE_X0Y45          FDRE                                         r  impl_game_logic/rpaddle_y_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_game_logic/ball_y_dir_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.069%)  route 0.834ns (79.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=51, routed)          0.834     1.044    impl_game_logic/SR[0]
    SLICE_X7Y40          FDRE                                         r  impl_game_logic/ball_y_dir_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    impl_clk/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  impl_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    impl_clk/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  impl_clk/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.241    impl_game_logic/CLK
    SLICE_X7Y40          FDRE                                         r  impl_game_logic/ball_y_dir_reg/C





