From ba3415b0a1f7e04cfefffa243599b42c09c8ab36 Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Mon, 6 Feb 2017 18:07:07 +0200
Subject: [PATCH 04/19] arm: mx6: cl_som_mx6: add emmc support

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 board/compulab/cm_fx6/cm_fx6.c | 52 +++++++++++++++++++++++++++++++++++++++---
 board/compulab/cm_fx6/common.c | 11 +++++++++
 include/configs/cm_fx6.h       |  2 +-
 3 files changed, 61 insertions(+), 4 deletions(-)

diff --git a/board/compulab/cm_fx6/cm_fx6.c b/board/compulab/cm_fx6/cm_fx6.c
index e28baea..8558806 100644
--- a/board/compulab/cm_fx6/cm_fx6.c
+++ b/board/compulab/cm_fx6/cm_fx6.c
@@ -546,6 +546,10 @@ int board_eth_init(bd_t *bis)
 }
 #endif
 
+#ifndef CONFIG_SPL_BUILD
+static int nand_enabled = 0;
+#endif
+
 #ifdef CONFIG_NAND_MXS
 static iomux_v3_cfg_t const nand_pads[] = {
 	IOMUX_PADS(PAD_NANDF_CLE__NAND_CLE     | MUX_PAD_CTRL(NO_PAD_CTRL)),
@@ -562,10 +566,34 @@ static iomux_v3_cfg_t const nand_pads[] = {
 	IOMUX_PADS(PAD_NANDF_D7__NAND_DATA07   | MUX_PAD_CTRL(NO_PAD_CTRL)),
 	IOMUX_PADS(PAD_SD4_CMD__NAND_RE_B      | MUX_PAD_CTRL(NO_PAD_CTRL)),
 	IOMUX_PADS(PAD_SD4_CLK__NAND_WE_B      | MUX_PAD_CTRL(NO_PAD_CTRL)),
+	IOMUX_PADS(PAD_NANDF_WP_B__NAND_WP_B   | MUX_PAD_CTRL(NO_PAD_CTRL)),
 };
 
+#ifdef CL_SOM_IMX6
+#define NAND_ENABLE    IMX_GPIO_NR(6, 9)
+static iomux_v3_cfg_t const nand_enable_pads[] = {
+	IOMUX_PADS(PAD_NANDF_WP_B__GPIO6_IO09  | MUX_PAD_CTRL(PAD_CTL_PUS_100K_DOWN)),
+};
+
+static void get_nand_enable_state(void) {
+	imx_iomux_v3_setup_multiple_pads(
+	       nand_enable_pads, ARRAY_SIZE(nand_enable_pads));
+	gpio_request(NAND_ENABLE,"NAND_ENABLE");
+	gpio_direction_input(NAND_ENABLE);
+	mdelay(1);
+	nand_enabled = gpio_get_value(NAND_ENABLE);
+	gpio_free(NAND_ENABLE);
+}
+#else
+static void get_nand_enable_state(void) {
+	nand_enabled = 1
+}
+#endif
+
 static void cm_fx6_setup_gpmi_nand(void)
 {
+	get_nand_enable_state();
+
 	SETUP_IOMUX_PADS(nand_pads);
 	/* Enable clock roots */
 	enable_usdhc_clk(1, 3);
@@ -580,16 +608,18 @@ static void cm_fx6_setup_gpmi_nand(void) {}
 #endif
 
 #ifdef CONFIG_FSL_ESDHC
-static struct fsl_esdhc_cfg usdhc_cfg[3] = {
+static struct fsl_esdhc_cfg usdhc_cfg[CONFIG_SYS_FSL_USDHC_NUM] = {
 	{USDHC1_BASE_ADDR},
 	{USDHC2_BASE_ADDR},
 	{USDHC3_BASE_ADDR},
+	{USDHC4_BASE_ADDR},
 };
 
-static enum mxc_clock usdhc_clk[3] = {
+static enum mxc_clock usdhc_clk[CONFIG_SYS_FSL_USDHC_NUM] = {
 	MXC_ESDHC_CLK,
 	MXC_ESDHC2_CLK,
 	MXC_ESDHC3_CLK,
+	MXC_ESDHC4_CLK,
 };
 
 int board_mmc_init(bd_t *bis)
@@ -597,7 +627,7 @@ int board_mmc_init(bd_t *bis)
 	int i;
 
 	cm_fx6_set_usdhc_iomux();
-	for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
+	for (i = 0; i < (CONFIG_SYS_FSL_USDHC_NUM - nand_enabled) ; i++) {
 		usdhc_cfg[i].sdhc_clk = mxc_get_clock(usdhc_clk[i]);
 		usdhc_cfg[i].max_bus_width = 4;
 		fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
@@ -624,6 +654,10 @@ int ft_board_setup(void *blob, bd_t *bd)
 	u32 baseboard_rev;
 	int nodeoffset;
 	const char *usdhc3_path = "/soc/aips-bus@02100000/usdhc@02198000/";
+	const char *usdhc4_path = "/soc/aips-bus@02100000/usdhc@0219c000/";
+	const char *gpmi_nand = "/soc/gpmi-nand@00112000";
+        const char *rtc_nand = "/soc/aips-bus@02100000/i2c@021a8000/rtc_nand@69";
+        const char *rtc_emmc = "/soc/aips-bus@02100000/i2c@021a8000/rtc_emmc@69";
 	char *baseboard_name;
 	uint8_t enetaddr[6];
 
@@ -651,6 +685,18 @@ int ft_board_setup(void *blob, bd_t *bd)
 				     NULL, 0, 1);
 	}
 
+	if (nand_enabled) {
+		/* nand */
+		fdt_status_disabled_by_alias(blob, usdhc4_path);
+		/* Disable an rtc that makes use of a nand pin for irq */
+		fdt_status_disabled_by_alias(blob, rtc_nand);
+	} else {
+		/* emmc */
+		fdt_status_disabled_by_alias(blob, gpmi_nand);
+		/* Disable an rtc that makes use of an emmc pin for irq */
+		fdt_status_disabled_by_alias(blob, rtc_emmc);
+	}
+
 	return 0;
 }
 #endif
diff --git a/board/compulab/cm_fx6/common.c b/board/compulab/cm_fx6/common.c
index 59c9d1a..8744cfc 100644
--- a/board/compulab/cm_fx6/common.c
+++ b/board/compulab/cm_fx6/common.c
@@ -47,6 +47,17 @@ static iomux_v3_cfg_t const usdhc_pads[] = {
 	IOMUX_PADS(PAD_SD3_DAT5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
 	IOMUX_PADS(PAD_SD3_DAT6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
 	IOMUX_PADS(PAD_SD3_DAT7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+
+	IOMUX_PADS(PAD_SD4_CLK__SD4_CLK    | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_CMD__SD4_CMD    | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_DAT0__SD4_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_DAT1__SD4_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_DAT2__SD4_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_DAT3__SD4_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_DAT4__SD4_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_DAT5__SD4_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_DAT6__SD4_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
+	IOMUX_PADS(PAD_SD4_DAT7__SD4_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
 };
 
 void cm_fx6_set_usdhc_iomux(void)
diff --git a/include/configs/cm_fx6.h b/include/configs/cm_fx6.h
index 177a74d..4a57514 100644
--- a/include/configs/cm_fx6.h
+++ b/include/configs/cm_fx6.h
@@ -21,7 +21,7 @@
 #define CONFIG_CMD_GREPENV
 
 /* MMC */
-#define CONFIG_SYS_FSL_USDHC_NUM	3
+#define CONFIG_SYS_FSL_USDHC_NUM	4
 #define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
 
 /* RAM */
-- 
1.9.1

