#
# Copyright (c) 2019 Yuta Tokusashi
# All rights reserved.
#
# This software was developed by
# Stanford University and the University of Cambridge Computer Laboratory
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#

set DB_REGS_ID_0_OFFSET 0x0
set DB_REGS_ID_0_DEFAULT 0x0000DB00
set DB_REGS_ID_0_WIDTH 32
set DB_REGS_VERSION_0_OFFSET 0x4
set DB_REGS_VERSION_0_DEFAULT 0x1
set DB_REGS_VERSION_0_WIDTH 32
set DB_REGS_RESET_0_OFFSET 0x8
set DB_REGS_RESET_0_DEFAULT 0x0
set DB_REGS_RESET_0_WIDTH 16
set DB_REGS_FLIP_0_OFFSET 0xC
set DB_REGS_FLIP_0_DEFAULT 0x0
set DB_REGS_FLIP_0_WIDTH 32
set DB_REGS_DEBUG_0_OFFSET 0x10
set DB_REGS_DEBUG_0_DEFAULT 0x0
set DB_REGS_DEBUG_0_WIDTH 32
set DB_REGS_PKTIN_0_OFFSET 0x14
set DB_REGS_PKTIN_0_DEFAULT 0x0
set DB_REGS_PKTIN_0_WIDTH 32
set DB_REGS_PKTOUT_0_OFFSET 0x18
set DB_REGS_PKTOUT_0_DEFAULT 0x0
set DB_REGS_PKTOUT_0_WIDTH 32
set DB REGS_P0PKTIN_0_OFFSET 0x1C
set DB REGS_P0PKTIN_0_DEFAULT 0x0
set DB REGS_P0PKTIN_0_WIDTH 32
set DB REGS_P0PKTOUT_0_OFFSET 0x20
set DB REGS_P0PKTOUT_0_DEFAULT 0x0
set DB REGS_P0PKTOUT_0_WIDTH 32
set DB REGS_P1PKTIN_0_OFFSET 0x24
set DB REGS_P1PKTIN_0_DEFAULT 0x0
set DB REGS_P1PKTIN_0_WIDTH 32
set DB REGS_P1PKTOUT_0_OFFSET 0x28
set DB REGS_P1PKTOUT_0_DEFAULT 0x0
set DB REGS_P1PKTOUT_0_WIDTH 32
set DB REGS_P2PKTIN_0_OFFSET 0x2C
set DB REGS_P2PKTIN_0_DEFAULT 0x0
set DB REGS_P2PKTIN_0_WIDTH 32
set DB REGS_P2PKTOUT_0_OFFSET 0x30
set DB REGS_P2PKTOUT_0_DEFAULT 0x0
set DB REGS_P2PKTOUT_0_WIDTH 32
set DB REGS_P0DEBUG_0_OFFSET 0x34
set DB REGS_P0DEBUG_0_DEFAULT 0x0
set DB REGS_P0DEBUG_0_WIDTH 8
set DB REGS_P1DEBUG_0_OFFSET 0x38
set DB REGS_P1DEBUG_0_DEFAULT 0x0
set DB REGS_P1DEBUG_0_WIDTH 8
set DB REGS_P2DEBUG_0_OFFSET 0x3C
set DB REGS_P2DEBUG_0_DEFAULT 0x0
set DB REGS_P2DEBUG_0_WIDTH 8
set DB_REGS_IPADDR_0_OFFSET 0x40
set DB_REGS_IPADDR_0_DEFAULT 0x0
set DB_REGS_IPADDR_0_WIDTH 32
set DB_REGS_KVSPORT_0_OFFSET 0x44
set DB_REGS_KVSPORT_0_DEFAULT 0x2BCB
set DB_REGS_KVSPORT_0_WIDTH 16
set DB_REGS_MODE_0_OFFSET 0x48
set DB_REGS_MODE_0_DEFAULT 0x1
set DB_REGS_MODE_0_WIDTH 8
set DB_REGS_DEBUG0_0_OFFSET 0x4C
set DB_REGS_DEBUG0_0_DEFAULT 0x0
set DB_REGS_DEBUG0_0_WIDTH 32
set DB_REGS_DEBUG1_0_OFFSET 0x50
set DB_REGS_DEBUG1_0_DEFAULT 0x0
set DB_REGS_DEBUG1_0_WIDTH 32
set DB_REGS_L1HIT_0_OFFSET 0x54
set DB_REGS_L1HIT_0_ DEFAULT 0x0
set DB_REGS_L1HIT_0_ WIDTH 32
set DB_REGS_L1MISS_0_OFFSET 0x58
set DB_REGS_L1MISS_0_DEFAULT 0x0
set DB_REGS_L1MISS_0_WIDTH 32
set DB_REGS_DRAM_0_OFFSET 0x5C
set DB_REGS_DRAM_0_DEFAULT 0x0
set DB_REGS_DRAM_0_WIDTH 32
set DB_REGS_DRAMIN_0_OFFSET 0x60
set DB_REGS_DRAMIN_0_DEFAULT 0x0
set DB_REGS_DRAMIN_0_WIDTH 32
set DB_REGS_DRAMOUT_0_OFFSET 0x64
set DB_REGS_DRAMOUT_0_DEFAULT 0x0
set DB_REGS_DRAMOUT_0_WIDTH 32
set DB_REGS_SRAM0WR_0_OFFSET 0x68
set DB_REGS_SRAM0WR_0_DEFAULT 0x0
set DB_REGS_SRAM0WR_0_WIDTH 32
set DB_REGS_SRAM0RD_0_OFFSET 0x6C
set DB_REGS_SRAM0RD_0_DEFAULT 0x0
set DB_REGS_SRAM0RD_0_WIDTH 32
set DB_REGS_SRAM1WR_0_OFFSET 0x70
set DB_REGS_SRAM1WR_0_DEFAULT 0x0
set DB_REGS_SRAM1WR_0_WIDTH 32
set DB_REGS_SRAM1RD_0_OFFSET 0x74
set DB_REGS_SRAM1RD_0_DEFAULT 0x0
set DB_REGS_SRAM1RD_0_WIDTH 32
set DB_REGS_P0CHUNK_0_OFFSET 0x78
set DB_REGS_P0CHUNK_0_DEFAULT 0x0
set DB_REGS_P0CHUNK_0_WIDTH 32
set DB_REGS_P1CHUNK_0_OFFSET 0x7C
set DB_REGS_P1CHUNK_0_DEFAULT 0x0
set DB_REGS_P1CHUNK_0_WIDTH 32
set DB_REGS_P2CHUNK_0_OFFSET 0x80
set DB_REGS_P2CHUNK_0_DEFAULT 0x0
set DB_REGS_P2CHUNK_0_WIDTH 32
set DB_REGS_P0ERR_0_OFFSET 0x84
set DB_REGS_P0ERR_0_DEFAULT 0x0
set DB_REGS_P0ERR_0_WIDTH 32
set DB_REGS_P1ERR_0_OFFSET 0x88
set DB_REGS_P1ERR_0_DEFAULT 0x0
set DB_REGS_P1ERR_0_WIDTH 32
set DB_REGS_P2ERR_0_OFFSET 0x8C
set DB_REGS_P2ERR_0_DEFAULT 0x0
set DB_REGS_P2ERR_0_WIDTH 32
set DB_REGS_DRAMRD_0_OFFSET 0x90
set DB_REGS_DRAMRD_0_DEFAULT 0x0
set DB_REGS_DRAMRD_0_WIDTH 32
set DB_REGS_SRAMIN_0_OFFSET 0x94
set DB_REGS_SRAMIN_0_DEFAULT 0x0
set DB_REGS_SRAMIN_0_WIDTH 32
set DB_REGS_SRAMOUT_0_OFFSET 0x98
set DB_REGS_SRAMOUT_0_DEFAULT 0x0
set DB_REGS_SRAMOUT_0_WIDTH 32
set DB_REGS_LUTIN_0_OFFSET 0x9C
set DB_REGS_LUTIN_0_DEFAULT 0x0
set DB_REGS_LUTIN_0_WIDTH 32
set DB_REGS_LUTOUT_0_OFFSET 0x100
set DB_REGS_LUTOUT_0_DEFAULT 0x0
set DB_REGS_LUTOUT_0_WIDTH 32
set DB_REGS_PEEN_0_OFFSET 0x104
set DB_REGS_PEEN_0_DEFAULT 0x1
set DB_REGS_PEEN_0_WIDTH 16
