# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 11:07:06  April 29, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ppu_mem_vga_integration_qproject_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY ppu_mem_vga_top_lvl
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:07:06  APRIL 29, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE ../../../SYS_CTRL/uart_tx_rx.v
set_global_assignment -name VERILOG_FILE ../../../SYS_CTRL/sys_ctrl_fsm.v
set_global_assignment -name VERILOG_FILE ../../../top_level/clkdiv.v
set_global_assignment -name VHDL_FILE ../../../VGA/vga_sync.vhd
set_global_assignment -name VERILOG_FILE ../../../VGA/vga_controller.v
set_global_assignment -name VERILOG_FILE ../../../VGA/vga_color_decode.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/render_8_pixels.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/ppu_vram_load_fsm.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/ppu_status_latch.v
set_global_assignment -name SYSTEMVERILOG_FILE ../../../PPU/ppu_hw_files/ppu_sprite_load_fsm.sv
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/ppu_fsm.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/ppu_color_load_fsm.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/pixel_to_nametable_ptr.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/pixel_mux.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/name_to_att.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/color_selector.v
set_global_assignment -name VERILOG_FILE ../ppu_mem_vga_top_lvl.v
set_global_assignment -name VERILOG_FILE ../../../MEM/vga_mem.v
set_global_assignment -name VERILOG_FILE ../../../MEM/ppu_mem_decode.v
set_global_assignment -name VERILOG_FILE ../../../MEM/mem_decode_tb.v
set_global_assignment -name VERILOG_FILE ../../../MEM/mem_decode.v
set_global_assignment -name VERILOG_FILE ../../../MEM/mem_ctrl_tb.v
set_global_assignment -name VERILOG_FILE ../../../MEM/mem_ctrl.v
set_global_assignment -name VERILOG_FILE ../../../MEM/joycon_ctrl.v
set_global_assignment -name VERILOG_FILE ../../../MEM/generic_ram.v
set_global_assignment -name VERILOG_FILE ../../../MEM/dma_module.v
set_global_assignment -name VERILOG_FILE ../../../MEM/cpu_mem_decode.v
set_global_assignment -name SDC_FILE timing.sdc
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top