#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 12:31:23 2018
# Process ID: 7898
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1
# Command line: vivado -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/system_wrapper.vds
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/repos/elect/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top system_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7915 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1244.820 ; gain = 81.996 ; free physical = 6833 ; free virtual = 11913
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (1#1) [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/realtime/system_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'system_clk_wiz_0_0' requires 4 connections, but only 3 given [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/synth/system.v:47]
INFO: [Synth 8-638] synthesizing module 'system_rgb2vga_0_0' [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/realtime/system_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rgb2vga_0_0' (2#1) [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/realtime/system_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_0' [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0_0' (3#1) [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_1_0' [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/realtime/system_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_1_0' (4#1) [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/realtime/system_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (5#1) [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (6#1) [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.359 ; gain = 123.535 ; free physical = 6844 ; free virtual = 11924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.359 ; gain = 123.535 ; free physical = 6843 ; free virtual = 11924
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp4/system_rgb2vga_0_0_in_context.xdc] for cell 'system_i/rgb2vga_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp4/system_rgb2vga_0_0_in_context.xdc] for cell 'system_i/rgb2vga_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp5/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp5/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp6/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp6/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp7/system_xlconstant_1_0_in_context.xdc] for cell 'system_i/xlconstant_1'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp7/system_xlconstant_1_0_in_context.xdc] for cell 'system_i/xlconstant_1'
Parsing XDC File [/home/trevor/mylab/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trevor/mylab/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.582 ; gain = 0.004 ; free physical = 6610 ; free virtual = 11648
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1571.582 ; gain = 408.758 ; free physical = 6586 ; free virtual = 11656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1571.582 ; gain = 408.758 ; free physical = 6586 ; free virtual = 11656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp5/system_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/.Xil/Vivado-7898-luigilinux/dcp5/system_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1571.582 ; gain = 408.758 ; free physical = 6588 ; free virtual = 11658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1571.582 ; gain = 408.758 ; free physical = 6588 ; free virtual = 11658
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1571.582 ; gain = 408.758 ; free physical = 6579 ; free virtual = 11649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out1' to pin 'system_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1571.582 ; gain = 408.758 ; free physical = 6492 ; free virtual = 11563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1571.582 ; gain = 408.758 ; free physical = 6492 ; free virtual = 11563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.578 ; gain = 416.754 ; free physical = 6491 ; free virtual = 11561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.582 ; gain = 416.758 ; free physical = 6491 ; free virtual = 11561
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.582 ; gain = 416.758 ; free physical = 6491 ; free virtual = 11561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.582 ; gain = 416.758 ; free physical = 6491 ; free virtual = 11561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.582 ; gain = 416.758 ; free physical = 6491 ; free virtual = 11561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.582 ; gain = 416.758 ; free physical = 6491 ; free virtual = 11561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.582 ; gain = 416.758 ; free physical = 6491 ; free virtual = 11561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |system_clk_wiz_0_0    |         1|
|2     |system_rgb2vga_0_0    |         1|
|3     |system_xlconstant_0_0 |         1|
|4     |system_xlconstant_1_0 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |system_clk_wiz_0_0    |     1|
|2     |system_rgb2vga_0_0    |     1|
|3     |system_xlconstant_0_0 |     1|
|4     |system_xlconstant_1_0 |     1|
|5     |IBUF                  |     1|
|6     |OBUF                  |    14|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    44|
|2     |  system_i |system |    29|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.582 ; gain = 416.758 ; free physical = 6491 ; free virtual = 11561
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1579.582 ; gain = 131.535 ; free physical = 6546 ; free virtual = 11616
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1579.586 ; gain = 416.758 ; free physical = 6546 ; free virtual = 11616
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:40 . Memory (MB): peak = 1583.582 ; gain = 434.129 ; free physical = 6535 ; free virtual = 11605
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1583.586 ; gain = 0.000 ; free physical = 6534 ; free virtual = 11604
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 12:33:13 2018...
