// Created by IP Generator (Version 2022.2 build 117120)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


flt_pds2 the_instance_name (
  .i_aclk(i_aclk),                                  // input
  .i_axi4s_a_tdata(i_axi4s_a_tdata),                // input [31:0]
  .i_axi4s_a_tvalid(i_axi4s_a_tvalid),              // input
  .o_axi4s_result_tdata(o_axi4s_result_tdata),      // output [15:0]
  .o_axi4s_result_tvalid(o_axi4s_result_tvalid)     // output
);
