{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 04 15:32:43 2016 " "Info: Processing started: Thu Aug 04 15:32:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Info: Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Info: Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Info: Implemented 73 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 04 15:32:44 2016 " "Info: Processing ended: Thu Aug 04 15:32:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 04 15:32:44 2016 " "Info: Processing started: Thu Aug 04 15:32:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 7 " "Warning: No exact pin location assignment(s) for 1 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Info: Pin rst_n not assigned to an exact location on the device" {  } { { "e:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp2/quartus/bin/pin_planner.ppl" { rst_n } } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rst_n Global clock in PIN 14 " "Info: Automatically promoted signal \"rst_n\" to use Global clock in PIN 14" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.452 ns register register " "Info: Estimated most critical path is register to register delay of 11.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_cnt\[1\] 1 REG LAB_X11_Y6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y6; Fanout = 7; REG Node = 'y_cnt\[1\]'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_cnt[1] } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.511 ns) 2.462 ns Equal1~0 2 COMB LAB_X10_Y5 4 " "Info: 2: + IC(1.951 ns) + CELL(0.511 ns) = 2.462 ns; Loc. = LAB_X10_Y5; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { y_cnt[1] Equal1~0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.511 ns) 5.385 ns vga_r~13 3 COMB LAB_X12_Y7 1 " "Info: 3: + IC(2.412 ns) + CELL(0.511 ns) = 5.385 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'vga_r~13'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { Equal1~0 vga_r~13 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.200 ns) 8.289 ns vga_g~5 4 COMB LAB_X10_Y5 2 " "Info: 4: + IC(2.704 ns) + CELL(0.200 ns) = 8.289 ns; Loc. = LAB_X10_Y5; Fanout = 2; COMB Node = 'vga_g~5'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { vga_r~13 vga_g~5 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(1.183 ns) 11.452 ns vga_g~reg0 5 REG LAB_X12_Y6 1 " "Info: 5: + IC(1.980 ns) + CELL(1.183 ns) = 11.452 ns; Loc. = LAB_X12_Y6; Fanout = 1; REG Node = 'vga_g~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.163 ns" { vga_g~5 vga_g~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 21.00 % ) " "Info: Total cell delay = 2.405 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.047 ns ( 79.00 % ) " "Info: Total interconnect delay = 9.047 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.452 ns" { y_cnt[1] Equal1~0 vga_r~13 vga_g~5 vga_g~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qq448/Desktop/cpld/vga/vga.fit.smsg " "Info: Generated suppressed messages file C:/Users/qq448/Desktop/cpld/vga/vga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 04 15:32:45 2016 " "Info: Processing ended: Thu Aug 04 15:32:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 04 15:32:45 2016 " "Info: Processing started: Thu Aug 04 15:32:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 04 15:32:46 2016 " "Info: Processing ended: Thu Aug 04 15:32:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 04 15:32:46 2016 " "Info: Processing started: Thu Aug 04 15:32:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } } { "e:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register y_cnt\[0\] register vga_g~reg0 87.69 MHz 11.404 ns Internal " "Info: Clock \"clk\" has Internal fmax of 87.69 MHz between source register \"y_cnt\[0\]\" and destination register \"vga_g~reg0\" (period= 11.404 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.695 ns + Longest register register " "Info: + Longest register to register delay is 10.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_cnt\[0\] 1 REG LC_X11_Y6_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N0; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_cnt[0] } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.200 ns) 3.074 ns Equal1~0 2 COMB LC_X10_Y5_N9 4 " "Info: 2: + IC(2.874 ns) + CELL(0.200 ns) = 3.074 ns; Loc. = LC_X10_Y5_N9; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { y_cnt[0] Equal1~0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.262 ns) + CELL(0.200 ns) 5.536 ns vga_r~13 3 COMB LC_X12_Y7_N6 1 " "Info: 3: + IC(2.262 ns) + CELL(0.200 ns) = 5.536 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'vga_r~13'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { Equal1~0 vga_r~13 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.200 ns) 8.210 ns vga_g~5 4 COMB LC_X10_Y5_N0 2 " "Info: 4: + IC(2.474 ns) + CELL(0.200 ns) = 8.210 ns; Loc. = LC_X10_Y5_N0; Fanout = 2; COMB Node = 'vga_g~5'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { vga_r~13 vga_g~5 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.591 ns) 10.695 ns vga_g~reg0 5 REG LC_X12_Y6_N0 1 " "Info: 5: + IC(1.894 ns) + CELL(0.591 ns) = 10.695 ns; Loc. = LC_X12_Y6_N0; Fanout = 1; REG Node = 'vga_g~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { vga_g~5 vga_g~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.191 ns ( 11.14 % ) " "Info: Total cell delay = 1.191 ns ( 11.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.504 ns ( 88.86 % ) " "Info: Total interconnect delay = 9.504 ns ( 88.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.695 ns" { y_cnt[0] Equal1~0 vga_r~13 vga_g~5 vga_g~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.695 ns" { y_cnt[0] {} Equal1~0 {} vga_r~13 {} vga_g~5 {} vga_g~reg0 {} } { 0.000ns 2.874ns 2.262ns 2.474ns 1.894ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns vga_g~reg0 2 REG LC_X12_Y6_N0 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y6_N0; Fanout = 1; REG Node = 'vga_g~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk vga_g~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk vga_g~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} vga_g~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns y_cnt\[0\] 2 REG LC_X11_Y6_N0 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y6_N0; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk y_cnt[0] } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk y_cnt[0] } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} y_cnt[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk vga_g~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} vga_g~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk y_cnt[0] } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} y_cnt[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.695 ns" { y_cnt[0] Equal1~0 vga_r~13 vga_g~5 vga_g~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.695 ns" { y_cnt[0] {} Equal1~0 {} vga_r~13 {} vga_g~5 {} vga_g~reg0 {} } { 0.000ns 2.874ns 2.262ns 2.474ns 1.894ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk vga_g~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} vga_g~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk y_cnt[0] } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} y_cnt[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vga_r vga_r~reg0 9.062 ns register " "Info: tco from clock \"clk\" to destination pin \"vga_r\" through register \"vga_r~reg0\" is 9.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns vga_r~reg0 2 REG LC_X10_Y5_N4 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; REG Node = 'vga_r~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk vga_r~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk vga_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} vga_r~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.005 ns + Longest register pin " "Info: + Longest register to pin delay is 5.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_r~reg0 1 REG LC_X10_Y5_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; REG Node = 'vga_r~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_r~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(2.322 ns) 5.005 ns vga_r 2 PIN PIN_54 0 " "Info: 2: + IC(2.683 ns) + CELL(2.322 ns) = 5.005 ns; Loc. = PIN_54; Fanout = 0; PIN Node = 'vga_r'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { vga_r~reg0 vga_r } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.39 % ) " "Info: Total cell delay = 2.322 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.683 ns ( 53.61 % ) " "Info: Total interconnect delay = 2.683 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { vga_r~reg0 vga_r } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { vga_r~reg0 {} vga_r {} } { 0.000ns 2.683ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk vga_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} vga_r~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { vga_r~reg0 vga_r } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { vga_r~reg0 {} vga_r {} } { 0.000ns 2.683ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 04 15:32:47 2016 " "Info: Processing ended: Thu Aug 04 15:32:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2 s " "Info: Quartus II Full Compilation was successful. 0 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
