
`timescale 1ns / 1ns

module test;


wire  OUT;

wire  GND, VDD;

reg  IN;

reg   io_GND, io_VDD;


// Inout assignments 
cds_alias  cds_alias_inst3(VDD, io_VDD);

cds_alias  cds_alias_inst4(GND, io_GND);


Inverter top(OUT, GND, VDD, IN); 
 
