0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Pavan/4bit_adder/4bit_adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/Pavan/4bit_adder/4bit_adder.srcs/sim_1/new/testbench.v,1682443167,verilog,,,,adder_4bit_test,,,,,,,,
C:/Users/Pavan/4bit_adder/4bit_adder.srcs/sources_1/new/bit4_adder.v,1682443167,verilog,,C:/Users/Pavan/4bit_adder/4bit_adder.srcs/sim_1/new/testbench.v,,adder_four_bit;full_3,,,,,,,,
