
*** Running vivado
    with args -log design_1_conv1_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv1_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_conv1_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 300.762 ; gain = 70.199
Command: synth_design -top design_1_conv1_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 454.457 ; gain = 101.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv1_0_1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/synth/design_1_conv1_0_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'conv1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 37'b0000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 37'b0000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 37'b0000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 37'b0000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 37'b0000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 37'b0000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 37'b0000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 37'b0000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 37'b0000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 37'b0000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 37'b0000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 37'b0000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 37'b0000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 37'b0000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 37'b0000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 37'b0000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 37'b0000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 37'b0000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 37'b0000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 37'b0000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 37'b0000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 37'b0000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 37'b0000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 37'b0000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 37'b0000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 37'b0000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 37'b0000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 37'b0000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 37'b0000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 37'b0000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 37'b0000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 37'b0000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 37'b0000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 37'b0001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 37'b0010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 37'b0100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 37'b1000000000000000000000000000000000000 
	Parameter C_S_AXI_CTL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:514]
INFO: [Synth 8-6157] synthesizing module 'conv1_CTL_s_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_CTL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_AP_RETURN_0 bound to: 6'b010000 
	Parameter ADDR_INPUT_R_DATA_0 bound to: 6'b011000 
	Parameter ADDR_INPUT_R_CTRL bound to: 6'b011100 
	Parameter ADDR_WEIGHTS_DATA_0 bound to: 6'b100000 
	Parameter ADDR_WEIGHTS_CTRL bound to: 6'b100100 
	Parameter ADDR_BIAS_DATA_0 bound to: 6'b101000 
	Parameter ADDR_BIAS_CTRL bound to: 6'b101100 
	Parameter ADDR_OUTPUT_R_DATA_0 bound to: 6'b110000 
	Parameter ADDR_OUTPUT_R_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_CTL_s_axi.v:222]
INFO: [Synth 8-6155] done synthesizing module 'conv1_CTL_s_axi' (1#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_CTL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_throttl' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_throttl' (2#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_write' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_fifo' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_fifo' (3#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_reg_slice' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_reg_slice' (4#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized0' (4#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_buffer' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_buffer' (5#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized1' (5#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized2' (5#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_write' (6#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_read' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_buffer__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_buffer__parameterized0' (6#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_reg_slice__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_reg_slice__parameterized0' (6#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_read' (7#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi' (8#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_throttl' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_throttl' (9#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_write' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo' (10#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_reg_slice' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_reg_slice' (11#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized0' (11#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_buffer' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_buffer' (12#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized1' (12#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized2' (12#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_write' (13#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_read' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_buffer__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_buffer__parameterized0' (13#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_reg_slice__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_reg_slice__parameterized0' (13#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_read' (14#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi' (15#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_throttl' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_throttl' (16#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_write' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_fifo' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_fifo' (17#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_reg_slice' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_reg_slice' (18#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized0' (18#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_buffer' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_buffer' (19#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized1' (19#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized2' (19#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_write' (20#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_read' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_buffer__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_buffer__parameterized0' (20#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_reg_slice__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_reg_slice__parameterized0' (20#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_read' (21#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi' (22#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_throttl' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_throttl' (23#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_write' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo' (24#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_reg_slice' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_reg_slice' (25#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized0' (25#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_buffer' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_buffer' (26#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized1' (26#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized2' (26#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_write' (27#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_read' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_buffer__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_buffer__parameterized0' (27#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_reg_slice__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_reg_slice__parameterized0' (27#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_read' (28#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi' (29#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_input_oc_0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_input_oc_0.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_input_oc_0_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_input_oc_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_input_oc_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'conv1_input_oc_0_ram' (30#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_input_oc_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_input_oc_0' (31#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_input_oc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'conv1_weights_oc_0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_weights_oc_0.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_weights_oc_0_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_weights_oc_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_weights_oc_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'conv1_weights_oc_0_ram' (32#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_weights_oc_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_weights_oc_0' (33#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_weights_oc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'conv1_fadd_32ns_3bkb' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_fadd_32ns_3bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_ap_fadd_3_full_dsp_32' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/ip/conv1_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/ip/conv1_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv1_ap_fadd_3_full_dsp_32' (51#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/ip/conv1_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv1_fadd_32ns_3bkb' (52#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv1_fmul_32ns_3cud' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_fmul_32ns_3cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_ap_fmul_2_max_dsp_32' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/ip/conv1_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/ip/conv1_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv1_ap_fmul_2_max_dsp_32' (60#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/ip/conv1_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv1_fmul_32ns_3cud' (61#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_fmul_32ns_3cud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4233]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4403]
INFO: [Synth 8-6155] done synthesizing module 'conv1' (62#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv1_0_1' (63#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/synth/design_1_conv1_0_1.v:61]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 632.715 ; gain = 279.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 632.715 ; gain = 279.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 632.715 ; gain = 279.621
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/constraints/conv1_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 963.281 ; gain = 9.656
Finished Parsing XDC File [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/constraints/conv1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 970.223 ; gain = 6.859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:02:42 . Memory (MB): peak = 970.223 ; gain = 617.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:02:43 . Memory (MB): peak = 970.223 ; gain = 617.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:02:43 . Memory (MB): peak = 970.223 ; gain = 617.129
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv1_CTL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv1_CTL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_INPUT_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_INPUT_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_WEIGHT_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_WEIGHT_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_BIAS_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_BIAS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_OUTPUT_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_OUTPUT_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_3_reg_2058_reg[63:30]' into 'tmp_reg_2048_reg[63:30]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4377]
INFO: [Synth 8-4471] merging register 'tmp_12_cast_reg_2063_reg[30:30]' into 'tmp_10_cast_reg_2053_reg[30:30]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:4189]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_2748_reg' and it is trimmed from '64' to '32' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2759]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_2156_reg' and it is trimmed from '64' to '8' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2253]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_2105_reg' and it is trimmed from '12' to '10' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2240]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond8_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1178_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond9_fu_1023_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1090_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_1124_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1199_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1251_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-5546] ROM "exitcond8_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1178_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond9_fu_1023_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1090_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_1124_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1199_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_73_reg_2137" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights_oc_0_load_m_reg_2193" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv1_CTL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv1_CTL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_INPUT_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_INPUT_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_WEIGHT_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_WEIGHT_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_BIAS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_BIAS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_OUTPUT_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_OUTPUT_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:03:02 . Memory (MB): peak = 970.223 ; gain = 617.129
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'conv1_fmul_32ns_3cud:/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fmul_32ns_3cud:/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fmul_32ns_3cud:/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fmul_32ns_3cud:/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_INPUT_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_BIAS_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:456]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_2198_reg[7:0]' into 'tmp_18_reg_2198_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_2198_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/4b24/hdl/verilog/conv1.v:2275]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1199_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1217_p2" won't be mapped to RAM because it is too sparse
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_14_cast_reg_2092_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_14_cast_reg_2092_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_14_cast_reg_2092_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_14_cast_reg_2092_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_14_cast_reg_2092_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/weights_oc_0_load_m_reg_2193_reg[0]' (FDE) to 'inst/weights_oc_0_load_m_reg_2193_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/weights_oc_0_load_m_reg_2193_reg[1]' (FDE) to 'inst/tmp_18_reg_2198_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/weights_oc_0_load_m_reg_2193_reg[2]' (FDE) to 'inst/tmp_18_reg_2198_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/weights_oc_0_load_m_reg_2193_reg[3]' (FDE) to 'inst/tmp_18_reg_2198_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/weights_oc_0_load_m_reg_2193_reg[4]' (FDE) to 'inst/tmp_18_reg_2198_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/weights_oc_0_load_m_reg_2193_reg[5]' (FDE) to 'inst/tmp_18_reg_2198_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/weights_oc_0_load_m_reg_2193_reg[6]' (FDE) to 'inst/tmp_18_reg_2198_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/weights_oc_0_load_m_reg_2193_reg[7]' (FDE) to 'inst/tmp_18_reg_2198_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_reg_2198_reg[0]' (FDE) to 'inst/tmp_18_reg_2198_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[9]' (FDE) to 'inst/tmp_20_reg_2748_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[10]' (FDE) to 'inst/tmp_20_reg_2748_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[11]' (FDE) to 'inst/tmp_20_reg_2748_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[12]' (FDE) to 'inst/tmp_20_reg_2748_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[13]' (FDE) to 'inst/tmp_20_reg_2748_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[14]' (FDE) to 'inst/tmp_20_reg_2748_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[15]' (FDE) to 'inst/tmp_20_reg_2748_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[16]' (FDE) to 'inst/tmp_20_reg_2748_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[17]' (FDE) to 'inst/tmp_20_reg_2748_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[18]' (FDE) to 'inst/tmp_20_reg_2748_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[19]' (FDE) to 'inst/tmp_20_reg_2748_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[20]' (FDE) to 'inst/tmp_20_reg_2748_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[21]' (FDE) to 'inst/tmp_20_reg_2748_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[25]' (FDE) to 'inst/tmp_20_reg_2748_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[22]' (FDE) to 'inst/tmp_20_reg_2748_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[26]' (FDE) to 'inst/tmp_20_reg_2748_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[23]' (FDE) to 'inst/tmp_20_reg_2748_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_20_reg_2748_reg[24]' (FDE) to 'inst/tmp_20_reg_2748_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_OUTPUT_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[31]) is unused and will be removed from module conv1_CTL_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[31]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[3]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[2]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[1]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[0]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/full_n_reg) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/data_vld_reg) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/empty_n_reg) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[12]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[11]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[10]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[9]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[8]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[7]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[6]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[5]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[4]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[3]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[2]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[1]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[0]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[2]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[1]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[0]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/empty_n_reg) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[61]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[60]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[59]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[58]) is unused and will be removed from module conv1_DATA_INPUT_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:03:55 . Memory (MB): peak = 970.223 ; gain = 617.129
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_INPUT_m_axi_U/i_3_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_WEIGHT_m_axi_U/i_3_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_BIAS_m_axi_U/i_3_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_OUTPUT_m_axi_U/i_3_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/input_oc_0_U/conv1_input_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/input_oc_0_U/conv1_input_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_1/weights_oc_0_U/conv1_weights_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_1/weights_oc_0_U/conv1_weights_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:04:32 . Memory (MB): peak = 984.504 ; gain = 631.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:04:40 . Memory (MB): peak = 1020.172 ; gain = 667.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_oc_0_U/conv1_input_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_oc_0_U/conv1_input_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/weights_oc_0_U/conv1_weights_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/weights_oc_0_U/conv1_weights_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:08 ; elapsed = 00:04:55 . Memory (MB): peak = 1092.512 ; gain = 739.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:11 ; elapsed = 00:04:59 . Memory (MB): peak = 1092.512 ; gain = 739.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:12 ; elapsed = 00:05:00 . Memory (MB): peak = 1092.512 ; gain = 739.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:14 ; elapsed = 00:05:03 . Memory (MB): peak = 1092.512 ; gain = 739.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:14 ; elapsed = 00:05:03 . Memory (MB): peak = 1092.512 ; gain = 739.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:05:04 . Memory (MB): peak = 1092.512 ; gain = 739.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:15 ; elapsed = 00:05:04 . Memory (MB): peak = 1092.512 ; gain = 739.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   162|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     2|
|6     |DSP48E1_4 |     2|
|7     |LUT1      |    65|
|8     |LUT2      |   457|
|9     |LUT3      |  1063|
|10    |LUT4      |   569|
|11    |LUT5      |   664|
|12    |LUT6      |  1375|
|13    |MUXCY     |   148|
|14    |MUXF7     |     4|
|15    |RAMB18E1  |     4|
|16    |RAMB36E1  |     2|
|17    |SRL16E    |   658|
|18    |XORCY     |    50|
|19    |FDE       |     6|
|20    |FDRE      |  6132|
|21    |FDSE      |    14|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:05:04 . Memory (MB): peak = 1092.512 ; gain = 739.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2377 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:41 . Memory (MB): peak = 1092.512 ; gain = 401.910
Synthesis Optimization Complete : Time (s): cpu = 00:03:16 ; elapsed = 00:05:04 . Memory (MB): peak = 1092.512 ; gain = 739.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDE => FDRE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
522 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:25 ; elapsed = 00:05:17 . Memory (MB): peak = 1092.512 ; gain = 750.891
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/design_1_conv1_0_1.dcp' has been generated.
