/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/ocmb/odyssey/common/include/ody_scom_mp_mastr_b1.H $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022                             */
/* [+] International Business Machines Corp.                              */
/* [+] Synopsys, Inc.                                                     */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#pragma once
#include <stdint.h>

#ifndef __PPE_HCODE__
namespace scomt
{
namespace mp
{
#endif

static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_ACCLKDLLCONTROL_P1 = 0x801200EA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_ACCLKDLLCONTROL_P1_ACLCDLUPDINTERVAL = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_ACCLKDLLCONTROL_P1_ACLCDLUPDINTERVAL_LEN = 12;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_ACCLKDLLCONTROL_P1_ACLCDLSTEPINTERVAL = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_ACCLKDLLCONTROL_P1_ACLCDLSTEPINTERVAL_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_ARDPTRINITVAL_P1 = 0x8012002E0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_ARDPTRINITVAL_P1_ARDPTRINITVAL_P1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_ARDPTRINITVAL_P1_ARDPTRINITVAL_P1_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_CALUCLKINFO_P1 = 0x801200080801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_CALUCLKINFO_P1_CALUCLKTICKSPER1US = 53;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_CALUCLKINFO_P1_CALUCLKTICKSPER1US_LEN = 11;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RDCSPULSE_P1 = 0x801201240801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RDCSPULSE_P1_D5ACSM0RDCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RDCSPULSE_P1_D5ACSM0RDCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RDCSPULSE_P1_D5ACSM0RDCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RDCSPULSE_P1_D5ACSM0RDCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RDCSPULSE_P1_D5ACSM0RDCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RDCSPULSE_P1_D5ACSM0RDCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RPTCNTOVERRIDE_P1 = 0x801201520801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RPTCNTOVERRIDE_P1_D5ACSM0RPTCNTOVERRIDE_P1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RPTCNTOVERRIDE_P1_D5ACSM0RPTCNTOVERRIDE_P1_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXENPULSE_P1 = 0x801201200801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXENPULSE_P1_D5ACSM0RXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXENPULSE_P1_D5ACSM0RXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXENPULSE_P1_D5ACSM0RXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXENPULSE_P1_D5ACSM0RXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXENPULSE_P1_D5ACSM0RXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXENPULSE_P1_D5ACSM0RXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXVALPULSE_P1 = 0x801201210801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXVALPULSE_P1_D5ACSM0RXVALDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXVALPULSE_P1_D5ACSM0RXVALDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXVALPULSE_P1_D5ACSM0RXVALDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXVALPULSE_P1_D5ACSM0RXVALDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXVALPULSE_P1_D5ACSM0RXVALWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0RXVALPULSE_P1_D5ACSM0RXVALWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0SNOOPPULSE_P1 = 0x801201250801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0SNOOPPULSE_P1_D5ACSM0SNOOPDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0SNOOPPULSE_P1_D5ACSM0SNOOPDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0SNOOPPULSE_P1_D5ACSM0SNOOPDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0SNOOPPULSE_P1_D5ACSM0SNOOPDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0SNOOPPULSE_P1_D5ACSM0SNOOPWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0SNOOPPULSE_P1_D5ACSM0SNOOPWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0STARTADDR_P1 = 0x8012012B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0STARTADDR_P1_D5ACSM0STARTADDR_P1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0STARTADDR_P1_D5ACSM0STARTADDR_P1_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0STOPADDR_P1 = 0x8012012C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0STOPADDR_P1_D5ACSM0STOPADDR_P1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0STOPADDR_P1_D5ACSM0STOPADDR_P1_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0TXENPULSE_P1 = 0x801201220801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0TXENPULSE_P1_D5ACSM0TXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0TXENPULSE_P1_D5ACSM0TXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0TXENPULSE_P1_D5ACSM0TXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0TXENPULSE_P1_D5ACSM0TXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0TXENPULSE_P1_D5ACSM0TXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0TXENPULSE_P1_D5ACSM0TXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0WRCSPULSE_P1 = 0x801201230801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0WRCSPULSE_P1_D5ACSM0WRCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0WRCSPULSE_P1_D5ACSM0WRCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0WRCSPULSE_P1_D5ACSM0WRCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0WRCSPULSE_P1_D5ACSM0WRCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0WRCSPULSE_P1_D5ACSM0WRCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM0WRCSPULSE_P1_D5ACSM0WRCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RDCSPULSE_P1 = 0x801201440801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RDCSPULSE_P1_D5ACSM1RDCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RDCSPULSE_P1_D5ACSM1RDCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RDCSPULSE_P1_D5ACSM1RDCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RDCSPULSE_P1_D5ACSM1RDCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RDCSPULSE_P1_D5ACSM1RDCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RDCSPULSE_P1_D5ACSM1RDCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RPTCNTOVERRIDE_P1 = 0x801201530801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RPTCNTOVERRIDE_P1_D5ACSM1RPTCNTOVERRIDE_P1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RPTCNTOVERRIDE_P1_D5ACSM1RPTCNTOVERRIDE_P1_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXENPULSE_P1 = 0x801201400801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXENPULSE_P1_D5ACSM1RXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXENPULSE_P1_D5ACSM1RXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXENPULSE_P1_D5ACSM1RXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXENPULSE_P1_D5ACSM1RXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXENPULSE_P1_D5ACSM1RXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXENPULSE_P1_D5ACSM1RXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXVALPULSE_P1 = 0x801201410801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXVALPULSE_P1_D5ACSM1RXVALDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXVALPULSE_P1_D5ACSM1RXVALDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXVALPULSE_P1_D5ACSM1RXVALDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXVALPULSE_P1_D5ACSM1RXVALDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXVALPULSE_P1_D5ACSM1RXVALWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1RXVALPULSE_P1_D5ACSM1RXVALWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1SNOOPPULSE_P1 = 0x801201450801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1SNOOPPULSE_P1_D5ACSM1SNOOPDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1SNOOPPULSE_P1_D5ACSM1SNOOPDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1SNOOPPULSE_P1_D5ACSM1SNOOPDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1SNOOPPULSE_P1_D5ACSM1SNOOPDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1SNOOPPULSE_P1_D5ACSM1SNOOPWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1SNOOPPULSE_P1_D5ACSM1SNOOPWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1STARTADDR_P1 = 0x8012014B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1STARTADDR_P1_D5ACSM1STARTADDR_P1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1STARTADDR_P1_D5ACSM1STARTADDR_P1_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1STOPADDR_P1 = 0x8012014C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1STOPADDR_P1_D5ACSM1STOPADDR_P1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1STOPADDR_P1_D5ACSM1STOPADDR_P1_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1TXENPULSE_P1 = 0x801201420801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1TXENPULSE_P1_D5ACSM1TXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1TXENPULSE_P1_D5ACSM1TXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1TXENPULSE_P1_D5ACSM1TXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1TXENPULSE_P1_D5ACSM1TXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1TXENPULSE_P1_D5ACSM1TXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1TXENPULSE_P1_D5ACSM1TXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1WRCSPULSE_P1 = 0x801201430801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1WRCSPULSE_P1_D5ACSM1WRCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1WRCSPULSE_P1_D5ACSM1WRCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1WRCSPULSE_P1_D5ACSM1WRCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1WRCSPULSE_P1_D5ACSM1WRCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1WRCSPULSE_P1_D5ACSM1WRCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5ACSM1WRCSPULSE_P1_D5ACSM1WRCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_D5RDIMMSDRMODE_P1 = 0x8012001F0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_D5RDIMMSDRMODE_P1_D5RDIMMSDRMODE_P1 = 63;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DFIFREQRATIO_P1 = 0x801200FA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIFREQRATIO_P1_DFIFREQRATIO_P1 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIFREQRATIO_P1_DFIFREQRATIO_P1_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1 = 0x801200B00801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1_DFIRDDESTM0 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1_DFIRDDESTM0_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1_DFIRDDESTM1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1_DFIRDDESTM1_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1_DFIRDDESTM2 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1_DFIRDDESTM2_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1_DFIRDDESTM3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIRDDATACSDESTMAP_P1_DFIRDDESTM3_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1 = 0x801200B40801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1_DFIWRDESTM0 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1_DFIWRDESTM0_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1_DFIWRDESTM1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1_DFIWRDESTM1_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1_DFIWRDESTM2 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1_DFIWRDESTM2_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1_DFIWRDESTM3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DFIWRDATACSDESTMAP_P1_DFIWRDESTM3_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DLLGAINCTL_P1 = 0x8012007C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DLLGAINCTL_P1_DLLGAINIV = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DLLGAINCTL_P1_DLLGAINIV_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DLLGAINCTL_P1_DLLGAINTV = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DLLGAINCTL_P1_DLLGAINTV_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DLLLOCKPARAM_P1 = 0x8012007D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DLLLOCKPARAM_P1_RFU_DLLLOCKPARAM_P1 = 54;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DLLLOCKPARAM_P1_RFU_DLLLOCKPARAM_P1_LEN = 10;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DLLTRAINPARAM_P1 = 0x801200710801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DLLTRAINPARAM_P1_EXTENDPHDTIME = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DLLTRAINPARAM_P1_EXTENDPHDTIME_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DMIPINPRESENT_P1 = 0x8012002D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DMIPINPRESENT_P1_RDDBIENABLED = 63;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DMPREAMBLEPATTERN_P1 = 0x801200FE0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DMPREAMBLEPATTERN_P1_TXDMPREAMBLEPATTERN = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DMPREAMBLEPATTERN_P1_TXDMPREAMBLEPATTERN_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DMPREAMBLEPATTERN_P1_ENTXDMPREAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DMPREAMBLEPATTERN_P1_ENTXDMPREAMBLEPATTERN_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU0_P1 = 0x801200FC0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU0_P1_TXDQPREAMBLEPATTERNU0 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU0_P1_TXDQPREAMBLEPATTERNU0_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU0_P1_ENTXDQPREAMBLEPATTERNU0 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU0_P1_ENTXDQPREAMBLEPATTERNU0_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU1_P1 = 0x801200FD0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU1_P1_TXDQPREAMBLEPATTERNU1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU1_P1_TXDQPREAMBLEPATTERNU1_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU1_P1_ENTXDQPREAMBLEPATTERNU1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQPREAMBLEPATTERNU1_P1_ENTXDQPREAMBLEPATTERNU1_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DQSPOSTAMBLEPATTERN_P1 = 0x801200A20801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPOSTAMBLEPATTERN_P1_TXDQSPOSTAMBLEPATTERN = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPOSTAMBLEPATTERN_P1_TXDQSPOSTAMBLEPATTERN_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPOSTAMBLEPATTERN_P1_ENTXDQSPOSTAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPOSTAMBLEPATTERN_P1_ENTXDQSPOSTAMBLEPATTERN_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1 = 0x801200240801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_TWOTCKRXDQSPRE = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_TWOTCKTXDQSPRE = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_POSITIONDFEINIT = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_POSITIONDFEINIT_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_DISDLYADJPOSDI = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_WDQSEXTENSION = 57;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_DDR5RXPREAMBLEEN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_DDR5RXPREAMBLE = 53;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_DDR5RXPREAMBLE_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_DDR5RXPOSTAMBLE = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_POSITIONTXPHASEUPDATE = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_POSITIONTXPHASEUPDATE_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_POSITIONRXPHASEUPDATE = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLECONTROL_P1_POSITIONRXPHASEUPDATE_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLEPATTERN_P1 = 0x801200A10801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLEPATTERN_P1_TXDQSPREAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLEPATTERN_P1_TXDQSPREAMBLEPATTERN_LEN = 8;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLEPATTERN_P1_ENTXDQSPREAMBLEPATTERN = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_DQSPREAMBLEPATTERN_P1_ENTXDQSPREAMBLEPATTERN_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_HWTMRL_P1 = 0x801200200801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_HWTMRL_P1_HWTMRL_P1 = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_HWTMRL_P1_HWTMRL_P1_LEN = 5;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_LCDLCHARACTERIZATION_P1 = 0x801200860801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_LCDLCHARACTERIZATION_P1_RFU_LCDLCHARACTERIZATION_P1 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_LCDLCHARACTERIZATION_P1_RFU_LCDLCHARACTERIZATION_P1_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_LCDLDBGCNTL3_P1 = 0x801200EB0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_LCDLDBGCNTL3_P1_STICKYUNLOCKTHRESHOLD = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_LCDLDBGCNTL3_P1_STICKYUNLOCKTHRESHOLD_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL1_P1 = 0x801200C70801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL1_P1_PLLCPINTCTRL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL1_P1_PLLCPINTCTRL_LEN = 5;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL1_P1_PLLCPPROPCTRL = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL1_P1_PLLCPPROPCTRL_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL2_P1 = 0x801200C50801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL2_P1_PLLFREQSEL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL2_P1_PLLFREQSEL_LEN = 5;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL4_P1 = 0x801200CC0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL4_P1_PLLCPINTGSCTRL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL4_P1_PLLCPINTGSCTRL_LEN = 5;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL4_P1_PLLCPPROPGSCTRL = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLCTRL4_P1_PLLCPPROPGSCTRL_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_PLLTESTMODE_P1 = 0x801200CA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLTESTMODE_P1_PLLTESTMODE_P1 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PLLTESTMODE_P1_PLLTESTMODE_P1_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP2_P1 = 0x801200110801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP2_P1_RFU_PPTTRAINSETUP2_P1 = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP2_P1_RFU_PPTTRAINSETUP2_P1_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP_P1 = 0x801200100801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP_P1_PHYMSTRTRAININTERVAL = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP_P1_PHYMSTRTRAININTERVAL_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP_P1_PHYMSTRMAXREQTOACK = 57;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP_P1_PHYMSTRMAXREQTOACK_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PPTTRAINSETUP_P1_PHYMSTRCTRLMODE = 56;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_PTRINITTRACKINGMODECNTRL_P1 = 0x801200510801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PTRINITTRACKINGMODECNTRL_P1_DISPTRINITCLRTXTRACKING = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_PTRINITTRACKINGMODECNTRL_P1_DISPTRINITCLRRXTRACKING = 62;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_RXDQSTRKLIMIT_P1 = 0x801200280801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_RXDQSTRKLIMIT_P1_RXENDLYTRKLIMITLOW = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_RXDQSTRKLIMIT_P1_RXENDLYTRKLIMITLOW_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_RXDQSTRKLIMIT_P1_RXENDLYTRKLIMITHIGH = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_RXDQSTRKLIMIT_P1_RXENDLYTRKLIMITHIGH_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY0_P1 = 0x8012000B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY0_P1_SEQ0BDLY0_P1 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY0_P1_SEQ0BDLY0_P1_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY1_P1 = 0x8012000C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY1_P1_SEQ0BDLY1_P1 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY1_P1_SEQ0BDLY1_P1_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY2_P1 = 0x8012000D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY2_P1_SEQ0BDLY2_P1 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY2_P1_SEQ0BDLY2_P1_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY3_P1 = 0x8012000E0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY3_P1_SEQ0BDLY3_P1 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_SEQ0BDLY3_P1_SEQ0BDLY3_P1_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1 = 0x801200410801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_ENDFITDQS2DQTRACKINGTG0 = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_ENDFITDQS2DQTRACKINGTG1 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_ENDFITDQS2DQTRACKINGTG2 = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_ENDFITDQS2DQTRACKINGTG3 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_ENRXDQSTRACKING = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_TDQS2DQTRACKINGLIMIT = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_TDQS2DQTRACKINGLIMIT_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_DQSOSCRUNTIMESEL = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_DQSOSCRUNTIMESEL_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_RXDQSTRACKINGTHRESHOLD = 49;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRACKINGMODECNTRL_P1_RXDQSTRACKINGTHRESHOLD_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_TRISTATEMODECA_P1 = 0x801200190801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRISTATEMODECA_P1_DISDYNADRTRI = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRISTATEMODECA_P1_DDR2TMODE = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRISTATEMODECA_P1_CKDISVAL = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_TRISTATEMODECA_P1_CKDISVAL_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_VREFINGLOBAL_P1 = 0x801200B20801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREFINGLOBAL_P1_GLOBALVREFINSEL = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREFINGLOBAL_P1_GLOBALVREFINSEL_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREFINGLOBAL_P1_GLOBALVREFINDAC = 54;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREFINGLOBAL_P1_GLOBALVREFINDAC_LEN = 7;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREFINGLOBAL_P1_GLOBALVREFINTRIM = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREFINGLOBAL_P1_GLOBALVREFINTRIM_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREFINGLOBAL_P1_GLOBALVREFINMODE = 49;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE1_VREGCTRL1_P1 = 0x801200290801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREGCTRL1_P1_VSHCURRENTLOAD = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREGCTRL1_P1_VSHCURRENTLOAD_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREGCTRL1_P1_VSHDAC = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE1_VREGCTRL1_P1_VSHDAC_LEN = 7;



#ifndef __PPE_HCODE__
}
}
#endif

#ifndef SCOMT_OMIT_FIELD_ACCESSORS
    #include "ody_scom_mp_mastr_b1_fields.H"
#endif
