// Seed: 2889838207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = 1;
  assign id_1 = -1'h0;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1;
  supply0 id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_2[1] = ~-1;
  assign id_1 = -1;
  id_3 :
  assert property (@(id_3) id_1) begin : LABEL_0
    begin : LABEL_0
      id_1 = -1;
    end
  end
  uwire id_4;
  wire  id_5;
  always $display(-1);
  assign id_4 = 1;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
endmodule
