Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun  6 15:24:28 2023
| Host         : INSPIRON-7370 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_ascon_wrapper_timing_summary_routed.rpt -pb design_ascon_wrapper_timing_summary_routed.pb -rpx design_ascon_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ascon_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.204        0.000                      0                14752        0.007        0.000                      0                14752        9.020        0.000                       0                  6358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.204        0.000                      0                12975        0.007        0.000                      0                12975        9.020        0.000                       0                  6358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.466        0.000                      0                 1777        0.666        0.000                      0                 1777  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 0.518ns (4.874%)  route 10.111ns (95.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.111    13.766    design_ascon_i/ascon_core_0/inst/ks_inst/enable
    SLICE_X34Y98         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.481    22.660    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X34Y98         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y98         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.970    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         21.970    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 0.518ns (4.874%)  route 10.111ns (95.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.111    13.766    design_ascon_i/ascon_core_0/inst/ks_inst/enable
    SLICE_X34Y98         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.481    22.660    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X34Y98         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y98         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.970    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         21.970    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 0.518ns (4.874%)  route 10.111ns (95.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.111    13.766    design_ascon_i/ascon_core_0/inst/ks_inst/enable
    SLICE_X34Y98         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.481    22.660    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X34Y98         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y98         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.970    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         21.970    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 0.518ns (4.874%)  route 10.111ns (95.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.111    13.766    design_ascon_i/ascon_core_0/inst/ks_inst/enable
    SLICE_X34Y98         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.481    22.660    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X34Y98         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y98         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.970    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         21.970    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.518ns (4.886%)  route 10.085ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.085    13.740    design_ascon_i/ascon_core_0/inst/ks_inst/enable
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.479    22.658    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X38Y96         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.968    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         21.968    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.518ns (4.886%)  route 10.085ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.085    13.740    design_ascon_i/ascon_core_0/inst/ks_inst/enable
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.479    22.658    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X38Y96         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.968    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         21.968    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.518ns (4.886%)  route 10.085ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.085    13.740    design_ascon_i/ascon_core_0/inst/ks_inst/enable
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.479    22.658    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X38Y96         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.968    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         21.968    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.518ns (4.886%)  route 10.085ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.085    13.740    design_ascon_i/ascon_core_0/inst/ks_inst/enable
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.479    22.658    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X38Y96         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.968    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         21.968    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[100]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.694ns  (logic 0.518ns (4.844%)  route 10.176ns (95.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.176    13.831    design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/enable
    SLICE_X57Y97         FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.538    22.717    design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/clk
    SLICE_X57Y97         FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[100]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X57Y97         FDCE (Setup_fdce_C_CE)      -0.205    22.339    design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[100]
  -------------------------------------------------------------------
                         required time                         22.339    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.694ns  (logic 0.518ns (4.844%)  route 10.176ns (95.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.843     3.137    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y142        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2035, routed)       10.176    13.831    design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/enable
    SLICE_X57Y97         FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.538    22.717    design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/clk
    SLICE_X57Y97         FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[36]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X57Y97         FDCE (Setup_fdce_C_CE)      -0.205    22.339    design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[36]
  -------------------------------------------------------------------
                         required time                         22.339    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                  8.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_plaintext_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.587%)  route 0.160ns (41.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.624     0.960    design_ascon_i/axi_gpio_plaintext_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y125        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.128     1.088 r  design_ascon_i/axi_gpio_plaintext_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/Q
                         net (fo=1, routed)           0.160     1.248    design_ascon_i/axi_gpio_plaintext_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg
    SLICE_X50Y125        LUT6 (Prop_lut6_I1_O)        0.098     1.346 r  design_ascon_i/axi_gpio_plaintext_3/U0/gpio_core_1/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data[20]
    SLICE_X50Y125        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.890     1.256    design_ascon_i/axi_gpio_plaintext_3/U0/s_axi_aclk
    SLICE_X50Y125        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism             -0.039     1.217    
    SLICE_X50Y125        FDRE (Hold_fdre_C_D)         0.121     1.338    design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.437%)  route 0.308ns (68.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.577     0.913    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/Q
                         net (fo=4, routed)           0.308     1.361    design_ascon_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[21]
    SLICE_X28Y108        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.929     1.295    design_ascon_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y108        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.066     1.326    design_ascon_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.555%)  route 0.225ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.624     0.960    design_ascon_i/axi_gpio_plaintext_3/U0/s_axi_aclk
    SLICE_X48Y124        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.225     1.326    design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[19]
    SLICE_X52Y122        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.893     1.259    design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y122        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.070     1.290    design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_plaintext_2/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[27].reg1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_plaintext_2/U0/ip2bus_data_i_D1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.446%)  route 0.198ns (51.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.630     0.966    design_ascon_i/axi_gpio_plaintext_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y119        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_2/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[27].reg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_ascon_i/axi_gpio_plaintext_2/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[27].reg1_reg[27]/Q
                         net (fo=1, routed)           0.198     1.305    design_ascon_i/axi_gpio_plaintext_2/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[27].reg1_reg
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.350 r  design_ascon_i/axi_gpio_plaintext_2/U0/gpio_core_1/ip2bus_data_i_D1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_ascon_i/axi_gpio_plaintext_2/U0/ip2bus_data[27]
    SLICE_X51Y120        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_2/U0/ip2bus_data_i_D1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.895     1.261    design_ascon_i/axi_gpio_plaintext_2/U0/s_axi_aclk
    SLICE_X51Y120        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_2/U0/ip2bus_data_i_D1_reg[27]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X51Y120        FDRE (Hold_fdre_C_D)         0.092     1.314    design_ascon_i/axi_gpio_plaintext_2/U0/ip2bus_data_i_D1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[98]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.212ns (49.551%)  route 0.216ns (50.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.639     0.975    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.164     1.139 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[2]/Q
                         net (fo=3, routed)           0.216     1.355    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/Q[2]
    SLICE_X53Y102        LUT3 (Prop_lut3_I2_O)        0.048     1.403 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[98]_i_1__0/O
                         net (fo=1, routed)           0.000     1.403    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[127]_0[49]
    SLICE_X53Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.907     1.273    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X53Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[98]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X53Y102        FDCE (Hold_fdce_C_D)         0.107     1.341    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.213ns (49.553%)  route 0.217ns (50.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.635     0.971    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y112        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164     1.135 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/Q
                         net (fo=3, routed)           0.217     1.352    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/Q[65]
    SLICE_X53Y112        LUT3 (Prop_lut3_I2_O)        0.049     1.401 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[93]_i_1__0/O
                         net (fo=1, routed)           0.000     1.401    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[127]_0[44]
    SLICE_X53Y112        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.902     1.268    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X53Y112        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[93]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X53Y112        FDCE (Hold_fdce_C_D)         0.107     1.336    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.475%)  route 0.197ns (46.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.624     0.960    design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X51Y128        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.128     1.088 r  design_ascon_i/axi_gpio_plaintext_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=32, routed)          0.197     1.285    design_ascon_i/axi_gpio_plaintext_3/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X48Y127        LUT6 (Prop_lut6_I5_O)        0.099     1.384 r  design_ascon_i/axi_gpio_plaintext_3/U0/gpio_core_1/ip2bus_data_i_D1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.384    design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data[9]
    SLICE_X48Y127        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.897     1.263    design_ascon_i/axi_gpio_plaintext_3/U0/s_axi_aclk
    SLICE_X48Y127        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[9]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X48Y127        FDRE (Hold_fdre_C_D)         0.092     1.316    design_ascon_i/axi_gpio_plaintext_3/U0/ip2bus_data_i_D1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.977%)  route 0.268ns (62.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.639     0.975    design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.268     1.407    design_ascon_i/ascon_core_0/inst/ks_inst/key[7]
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.824     1.190    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X38Y96         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.338    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.656     0.992    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.285    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.885     1.251    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_ascon_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.656     0.992    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.885     1.251    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_ascon_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X56Y129   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X61Y126   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[100]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X59Y128   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[101]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X64Y123   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[102]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X61Y126   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X64Y121   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X61Y129   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[105]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X58Y130   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[106]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X57Y129   design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[107]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y118   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y118   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y118   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y118   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y117   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y117   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y116   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y116   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y118   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y118   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y118   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y118   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y117   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y117   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y116   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y116   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[92]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 0.456ns (4.598%)  route 9.462ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.462    12.846    design_ascon_i/ascon_core_0/inst/final_inst/rst
    SLICE_X57Y143        FDCE                                         f  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.711    22.890    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X57Y143        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[92]/C
                         clock pessimism              0.129    23.019    
                         clock uncertainty           -0.302    22.717    
    SLICE_X57Y143        FDCE (Recov_fdce_C_CLR)     -0.405    22.312    design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[92]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             9.524ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[118]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 0.456ns (4.661%)  route 9.328ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.328    12.712    design_ascon_i/ascon_core_0/inst/final_inst/rst
    SLICE_X52Y136        FDCE                                         f  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.635    22.814    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X52Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[118]/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X52Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.236    design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[118]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  9.524    

Slack (MET) :             9.524ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 0.456ns (4.661%)  route 9.328ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.328    12.712    design_ascon_i/ascon_core_0/inst/final_inst/rst
    SLICE_X52Y136        FDCE                                         f  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.635    22.814    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X52Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[14]/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X52Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.236    design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[14]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  9.524    

Slack (MET) :             9.524ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 0.456ns (4.661%)  route 9.328ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.328    12.712    design_ascon_i/ascon_core_0/inst/final_inst/rst
    SLICE_X52Y136        FDCE                                         f  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.635    22.814    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X52Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[29]/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X52Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.236    design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[29]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  9.524    

Slack (MET) :             9.524ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[93]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 0.456ns (4.661%)  route 9.328ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.328    12.712    design_ascon_i/ascon_core_0/inst/final_inst/rst
    SLICE_X52Y136        FDCE                                         f  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.635    22.814    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X52Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[93]/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X52Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.236    design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[93]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  9.524    

Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[125]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 0.456ns (4.663%)  route 9.324ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.324    12.708    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/rst
    SLICE_X53Y136        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.635    22.814    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/clk
    SLICE_X53Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[125]/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X53Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.236    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[125]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  9.528    

Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 0.456ns (4.663%)  route 9.324ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.324    12.708    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/rst
    SLICE_X53Y136        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.635    22.814    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/clk
    SLICE_X53Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[29]/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X53Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.236    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[29]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  9.528    

Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 0.456ns (4.663%)  route 9.324ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.324    12.708    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/rst
    SLICE_X53Y136        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.635    22.814    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/clk
    SLICE_X53Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[61]/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X53Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.236    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[61]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  9.528    

Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[93]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 0.456ns (4.663%)  route 9.324ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.324    12.708    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/rst
    SLICE_X53Y136        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.635    22.814    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/clk
    SLICE_X53Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[93]/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X53Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.236    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[93]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  9.528    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[89]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.727ns  (logic 0.456ns (4.688%)  route 9.271ns (95.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.634     2.928    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        9.271    12.655    design_ascon_i/ascon_core_0/inst/final_inst/rst
    SLICE_X56Y144        FDCE                                         f  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.711    22.890    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X56Y144        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[89]/C
                         clock pessimism              0.129    23.019    
                         clock uncertainty           -0.302    22.717    
    SLICE_X56Y144        FDCE (Recov_fdce_C_CLR)     -0.405    22.312    design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[89]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -12.655    
  -------------------------------------------------------------------
                         slack                                  9.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_c/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.099%)  route 0.793ns (84.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.793     1.815    design_ascon_i/ascon_core_0/inst/ks_inst/rst
    SLICE_X49Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X49Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_c/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_c
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_c_0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.099%)  route 0.793ns (84.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.793     1.815    design_ascon_i/ascon_core_0/inst/ks_inst/rst
    SLICE_X49Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X49Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_c_0/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[102]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.797     1.820    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/rst
    SLICE_X48Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[102]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[38]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.797     1.820    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/rst
    SLICE_X48Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[38]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.797     1.820    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/rst
    SLICE_X48Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[70]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.797     1.820    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/rst
    SLICE_X48Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[70]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[102]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.797     1.820    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/rst
    SLICE_X48Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[102]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[38]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.797     1.820    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/rst
    SLICE_X48Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[38]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.797     1.820    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/rst
    SLICE_X48Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[70]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.029%)  route 0.797ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.546     0.882    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1835, routed)        0.797     1.820    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/rst
    SLICE_X48Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.911     1.277    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[70]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.670    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.615ns  (logic 0.124ns (7.676%)  route 1.491ns (92.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.491     1.491    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.615 r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.615    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.464     2.643    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.045ns (6.682%)  route 0.628ns (93.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.628     0.628    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.673 r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.673    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.811     1.177    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y77         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 push_buttons_tri_i[0]
                            (input port clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.304ns (25.424%)  route 3.826ns (74.576%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.500     7.500    
    G19                                               0.000     7.500 r  push_buttons_tri_i[0] (IN)
                         net (fo=0)                   0.000     7.500    push_buttons_tri_i[0]
    G19                  IBUF (Prop_ibuf_I_O)         1.304     8.804 r  push_buttons_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.826    12.630    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X38Y144        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.653     2.832    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X38Y144        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_tri_i[1]
                            (input port clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.118ns  (logic 1.321ns (25.816%)  route 3.797ns (74.184%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.500     7.500    
    F19                                               0.000     7.500 r  push_buttons_tri_i[1] (IN)
                         net (fo=0)                   0.000     7.500    push_buttons_tri_i[1]
    F19                  IBUF (Prop_ibuf_I_O)         1.321     8.821 r  push_buttons_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.797    12.618    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X36Y144        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.653     2.832    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X36Y144        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.962ns  (logic 0.419ns (21.353%)  route 1.543ns (78.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.899     3.193    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X55Y137        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.419     3.612 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[62]/Q
                         net (fo=1, routed)           1.543     5.155    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X26Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.693     2.872    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.289%)  route 1.502ns (76.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.899     3.193    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X55Y137        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456     3.649 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[58]/Q
                         net (fo=1, routed)           1.502     5.151    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X31Y140        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.697     2.876    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y140        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 0.419ns (21.610%)  route 1.520ns (78.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.898     3.192    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X55Y135        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y135        FDCE (Prop_fdce_C_Q)         0.419     3.611 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[47]/Q
                         net (fo=1, routed)           1.520     5.131    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X31Y138        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.696     2.875    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y138        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.802ns  (logic 0.456ns (25.305%)  route 1.346ns (74.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.899     3.193    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X57Y135        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDCE (Prop_fdce_C_Q)         0.456     3.649 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[21]/Q
                         net (fo=1, routed)           1.346     4.995    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X32Y138        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.650     2.829    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y138        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.799ns  (logic 0.518ns (28.797%)  route 1.281ns (71.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.829     3.123    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X50Y139        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_fdce_C_Q)         0.518     3.641 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[28]/Q
                         net (fo=1, routed)           1.281     4.922    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X27Y142        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.694     2.873    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y142        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.703ns  (logic 0.456ns (26.772%)  route 1.247ns (73.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.898     3.192    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X55Y135        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y135        FDCE (Prop_fdce_C_Q)         0.456     3.648 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[46]/Q
                         net (fo=1, routed)           1.247     4.895    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X35Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.650     2.829    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.644ns  (logic 0.456ns (27.740%)  route 1.188ns (72.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.899     3.193    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X55Y137        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456     3.649 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[15]/Q
                         net (fo=1, routed)           1.188     4.837    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X31Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.697     2.876    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.642ns  (logic 0.419ns (25.510%)  route 1.223ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.899     3.193    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X57Y135        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDCE (Prop_fdce_C_Q)         0.419     3.612 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[53]/Q
                         net (fo=1, routed)           1.223     4.835    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X34Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        1.650     2.829    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.633     0.969    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X52Y141        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[86]/Q
                         net (fo=1, routed)           0.108     1.218    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X53Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.905     1.271    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.702%)  route 0.106ns (39.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.632     0.968    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X50Y139        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_fdce_C_Q)         0.164     1.132 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[95]/Q
                         net (fo=1, routed)           0.106     1.238    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X51Y140        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.905     1.271    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y140        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[89]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.659     0.995    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X56Y144        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDCE (Prop_fdce_C_Q)         0.141     1.136 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[89]/Q
                         net (fo=1, routed)           0.108     1.244    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X57Y144        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.933     1.299    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y144        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.764%)  route 0.110ns (40.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.651     0.987    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X58Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164     1.151 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[96]/Q
                         net (fo=1, routed)           0.110     1.261    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X63Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.924     1.290    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.182%)  route 0.146ns (50.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.652     0.988    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X61Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDCE (Prop_fdce_C_Q)         0.141     1.129 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[73]/Q
                         net (fo=1, routed)           0.146     1.275    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X60Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.924     1.290    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X60Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.635     0.971    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X35Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[51]/Q
                         net (fo=1, routed)           0.164     1.276    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X34Y135        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.906     1.272    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y135        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.613%)  route 0.149ns (51.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.652     0.988    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X61Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDCE (Prop_fdce_C_Q)         0.141     1.129 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[105]/Q
                         net (fo=1, routed)           0.149     1.278    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X63Y129        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.923     1.289    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y129        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.559%)  route 0.168ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.635     0.971    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X35Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[42]/Q
                         net (fo=1, routed)           0.168     1.280    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X34Y133        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.904     1.270    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y133        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.598%)  route 0.155ns (52.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.649     0.985    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X61Y126        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDCE (Prop_fdce_C_Q)         0.141     1.126 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/Q
                         net (fo=1, routed)           0.155     1.281    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X65Y127        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.921     1.287    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y127        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.648%)  route 0.168ns (54.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.651     0.987    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X64Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y121        FDCE (Prop_fdce_C_Q)         0.141     1.128 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/Q
                         net (fo=1, routed)           0.168     1.296    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X65Y123        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6358, routed)        0.919     1.285    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y123        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





