#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  8 20:34:14 2018
# Process ID: 4076
# Current directory: C:/git/SR/lab08/zad85
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14008 C:\git\SR\lab08\zad85\zad85.xpr
# Log file: C:/git/SR/lab08/zad85/vivado.log
# Journal file: C:/git/SR/lab08/zad85\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab08/zad85/zad85.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
set_property  ip_repo_paths  c:/git/SR/lab08/vp_b [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/git/SR/IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/git/SR/IP C:/git/SR/lab08/Resources} [current_project]
update_ip_catalog
open_bd_design {C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
launch_simulation
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk] [get_bd_nets dvi2rgb_0_vid_pHSync] [get_bd_nets dvi2rgb_0_vid_pVSync] [get_bd_nets vp_bin_0_de_out] [get_bd_nets dvi2rgb_0_vid_pVDE] [get_bd_nets vp_bin_0_h_sync_out] [get_bd_nets vp_bin_0_v_sync_out] [get_bd_nets vp_bin_0_pixel_out] [get_bd_cells vp_bin_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vp_bin:1.0 vp_bin_0
endgroup
set_property location {4.5 906 240} [get_bd_cells vp_bin_0]
set_property location {4 882 244} [get_bd_cells vp_bin_0]
connect_bd_net [get_bd_pins vp_bin_0/pixel_in] [get_bd_pins dvi2rgb_0/PixelClk]
delete_bd_objs [get_bd_nets dvi2rgb_0_vid_pData]
connect_bd_net [get_bd_pins rgb2vga_0/PixelClk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins vp_bin_0/pixel_out] [get_bd_pins rgb2vga_0/rgb_pData]
connect_bd_net [get_bd_pins vp_bin_0/v_sync_out] [get_bd_pins rgb2vga_0/rgb_pVSync]
connect_bd_net [get_bd_pins vp_bin_0/h_sync_out] [get_bd_pins rgb2vga_0/rgb_pHSync]
connect_bd_net [get_bd_pins vp_bin_0/de_out] [get_bd_pins rgb2vga_0/rgb_pVDE]
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2vga_0/PixelClk]
connect_bd_net [get_bd_pins vp_bin_0/clk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins vp_bin_0/de_in] [get_bd_pins dvi2rgb_0/vid_pVDE]
connect_bd_net [get_bd_pins vp_bin_0/h_sync_in] [get_bd_pins dvi2rgb_0/vid_pHSync]
connect_bd_net [get_bd_pins vp_bin_0/v_sync_in] [get_bd_pins dvi2rgb_0/vid_pVSync]
connect_bd_net [get_bd_pins vp_bin_0/pixel_in] [get_bd_pins dvi2rgb_0/vid_pData]
save_bd_design
launch_simulation
export_ip_user_files -of_objects  [get_files C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_B.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_G.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe] -no_script -reset -force -quiet
remove_files  {C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_B.coe C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_G.coe C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe}
file delete -force C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_B.coe C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_G.coe C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.8 dvi2rgb_1
endgroup
set_property location {3 603 94} [get_bd_cells dvi2rgb_1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dvi2rgb_1/RefClk]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC]
connect_bd_intf_net [get_bd_intf_ports hdmi_in_ddc] [get_bd_intf_pins dvi2rgb_1/DDC]
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk]
delete_bd_objs [get_bd_nets dvi2rgb_0_vid_pVSync] [get_bd_nets dvi2rgb_0_vid_pVDE] [get_bd_nets dvi2rgb_0_vid_pData] [get_bd_nets dvi2rgb_0_vid_pHSync] [get_bd_cells dvi2rgb_0]
set_property location {3 534 294} [get_bd_cells dvi2rgb_1]
connect_bd_net [get_bd_pins vp_bin_0/clk] [get_bd_pins dvi2rgb_1/PixelClk]
connect_bd_net [get_bd_pins rgb2vga_0/PixelClk] [get_bd_pins dvi2rgb_1/PixelClk]
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pVDE] [get_bd_pins vp_bin_0/de_in]
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pVSync] [get_bd_pins vp_bin_0/v_sync_in]
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pHSync] [get_bd_pins vp_bin_0/h_sync_in]
connect_bd_net [get_bd_pins vp_bin_0/pixel_in] [get_bd_pins dvi2rgb_1/vid_pData]
delete_bd_objs [get_bd_nets vp_bin_0_pixel_out] [get_bd_nets vp_bin_0_h_sync_out] [get_bd_nets vp_bin_0_v_sync_out] [get_bd_nets rgb2vga_0_vga_pRed] [get_bd_nets rgb2vga_0_vga_pGreen] [get_bd_nets rgb2vga_0_vga_pBlue] [get_bd_nets rgb2vga_0_vga_pHSync] [get_bd_nets rgb2vga_0_vga_pVSync] [get_bd_nets vp_bin_0_de_out] [get_bd_cells rgb2vga_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
set_property location {5 1132 297} [get_bd_cells rgb2vga_0]
set_property location {5 1152 335} [get_bd_cells rgb2vga_0]
connect_bd_net [get_bd_ports vga_pBlue] [get_bd_pins rgb2vga_0/vga_pGreen]
connect_bd_net [get_bd_ports vga_pRed] [get_bd_pins rgb2vga_0/vga_pRed]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pGreen]
set_property location {1320 302} [get_bd_ports vga_pGreen]
connect_bd_net [get_bd_ports vga_pGreen] [get_bd_pins rgb2vga_0/vga_pGreen]
connect_bd_net [get_bd_ports vga_pBlue] [get_bd_pins rgb2vga_0/vga_pBlue]
connect_bd_net [get_bd_ports vga_pHSync] [get_bd_pins rgb2vga_0/vga_pHSync]
connect_bd_net [get_bd_ports vga_pVSync] [get_bd_pins rgb2vga_0/vga_pVSync]
connect_bd_net [get_bd_pins rgb2vga_0/rgb_pData] [get_bd_pins vp_bin_0/pixel_out]
connect_bd_net [get_bd_pins rgb2vga_0/rgb_pHSync] [get_bd_pins vp_bin_0/h_sync_out]
connect_bd_net [get_bd_pins rgb2vga_0/rgb_pVSync] [get_bd_pins vp_bin_0/v_sync_out]
connect_bd_net [get_bd_pins rgb2vga_0/rgb_pVDE] [get_bd_pins vp_bin_0/de_out]
connect_bd_net [get_bd_pins rgb2vga_0/PixelClk] [get_bd_pins dvi2rgb_1/PixelClk]
validate_bd_design
save_bd_design
regenerate_bd_layout
save_bd_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
