Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 30 15:37:25 2021
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku040
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   178 |
| Unused register locations in slices containing registers |   193 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1564 |          224 |
| No           | No                    | Yes                    |             184 |           48 |
| No           | Yes                   | No                     |             487 |           48 |
| Yes          | No                    | No                     |             525 |           98 |
| Yes          | No                    | Yes                    |             406 |           65 |
| Yes          | Yes                   | No                     |             417 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                               |                                                                                                            Enable Signal                                                                                                            |                                                                                                                     Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]         |                1 |              1 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                      | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                 |                0 |              1 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                 |                1 |              1 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                   |                1 |              1 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                        | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                 |                1 |              1 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                      | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                 |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                        |                1 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                1 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                0 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_init_inst/timer_clr_reg_n_0                                                                                                                                                                                                        |                1 |              2 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0                                                                                                                                           |                1 |              2 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                             |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                0 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                0 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                        |                1 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                        |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                        |                1 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                               |                0 |              2 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1_n_0                                                                                                                                           |                1 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_init_inst/sm_init[1]_i_1_n_0                                                                                                                                                                                   | gtx_exdes_m0/example_init_inst/reset_synchronizer_reset_all_inst/rst_out                                                                                                                                                                                |                0 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |              2 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                2 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                0 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_1_n_0         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/SR[0]                      |                1 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/E[0]          | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                                         |                0 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0      | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                                         |                1 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                0 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/gth_vio_0_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                  | gtx_exdes_m0/gth_vio_0_inst/inst/PROBE_IN_WIDTH_INST/addr_count[2]_i_1__0_n_0                                                                                                                                                                           |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                                         |                0 |              3 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | packet_rec_m0/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                                       | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                2 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                         |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                0 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/E[0]          | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                0 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                0 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                               |                1 |              3 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                  |                1 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_init_inst/retry_ctr_out0                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                       | u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                              |                0 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/gth_vio_0_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                               |                2 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/gth_vio_0_inst/inst/PROBE_IN_INST/Read_int                                                                                                                                                                             | gtx_exdes_m0/gth_vio_0_inst/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                          |                1 |              4 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | word_align_m0/p_0_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                             |                0 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                               | u0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                              |                1 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                             |                1 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/gth_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                              |                0 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                 |                1 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/SR[0]                      |                0 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              4 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                                         |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                                         |                0 |              4 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] | packet_send_m0/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                                      | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]         |                1 |              4 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/rst_in0                                   |                1 |              5 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/gth_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                        |                1 |              5 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0   |                1 |              5 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                            |                0 |              6 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                        |                0 |              6 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/gth_vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                       | gtx_exdes_m0/gth_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                3 |              6 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/gth_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                0 |              6 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_init_inst/reset_synchronizer_reset_all_inst/rst_out                                                                                                                                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                            |                1 |              7 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                           |                0 |              7 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                | u0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                      |                1 |              7 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                      |                1 |              7 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                                           |                0 |              7 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                        |                1 |              7 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/link_ctr[6]_i_2_n_0                                                                                                                                                                                                    | gtx_exdes_m0/link_ctr[6]_i_1_n_0                                                                                                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |              8 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                     | packet_send_m0/tx_packet_data_rd                                                                                                                                                                                                                        |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |              8 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                2 |             10 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                            | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                1 |             10 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0           | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                2 |             10 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/example_wrapper_inst/gtwiz_reset_all_in[0]                                                                                                                                                                                                 |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                          |                2 |             10 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                  | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                             |                2 |             11 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                         |                0 |             11 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                               |                3 |             11 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                  | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                   |                2 |             11 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | u0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                3 |             11 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                1 |             12 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                           |                0 |             14 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/gth_vio_0_inst/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                            |                4 |             15 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] | packet_send_m0/data_cnt[15]_i_1_n_0                                                                                                                                                                                                 | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]         |                3 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/gth_vio_0_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                0 |             16 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | packet_rec_m0/packet_len                                                                                                                                                                                                            | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                        |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                                         |                0 |             16 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | packet_rec_m0/data_cnt[15]_i_1_n_0                                                                                                                                                                                                  | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                4 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/gth_vio_0_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                 | gtx_exdes_m0/gth_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                0 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                0 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                            |                0 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                  |                3 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                         |                0 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                         |                4 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                0 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |               12 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                  |                3 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                0 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                         |               10 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                         |                1 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                3 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                3 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                          |                                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                        |                4 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                5 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                                         |                5 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                         |                4 |             16 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                1 |             17 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |             17 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                1 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |             18 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                3 |             18 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |               10 |             22 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                7 |             25 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_init_inst/timer_ctr                                                                                                                                                                                            | gtx_exdes_m0/example_init_inst/timer_clr_reg_n_0                                                                                                                                                                                                        |                3 |             25 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0              | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                3 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                  |                1 |             27 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |             28 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                             |                5 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                5 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                                         |                2 |             32 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] | packet_send_m0/tx_packet_done                                                                                                                                                                                                       | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]         |                4 |             32 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] | packet_send_m0/check_sum[31]_i_1_n_0                                                                                                                                                                                                | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]         |                9 |             32 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | packet_rec_m0/error_packet_cnt                                                                                                                                                                                                      | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                4 |             32 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                2 |             32 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | packet_rec_m0/packet_cnt                                                                                                                                                                                                            | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                    |                9 |             32 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | packet_rec_m0/check_sum[31]_i_1_n_0                                                                                                                                                                                                 | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                4 |             32 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | gtx_exdes_m0/gth_vio_0_inst/inst/DECODER_INST/probe_in_reg_reg[32][0]                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |             33 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] | packet_send_m0/gt_tx_data[31]_i_1_n_0                                                                                                                                                                                               | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                5 |             34 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                8 |             34 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                     | word_align_m0/align_bit[3]                                                                                                                                                                                                                              |                0 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               23 |             63 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] | packet_rec_m0/sequence_number                                                                                                                                                                                                       | gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                7 |             64 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     | gtx_exdes_m0/gth_vio_0_inst/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                |                1 |             66 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               22 |            103 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                     | u0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                           |                7 |            128 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                         |               16 |            161 |
|  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               73 |            579 |
|  gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                         |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |              139 |           1069 |
+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                    16 |
| 3      |                    21 |
| 4      |                    21 |
| 5      |                    10 |
| 6      |                     6 |
| 7      |                     7 |
| 8      |                     6 |
| 10     |                     5 |
| 11     |                     5 |
| 12     |                     2 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                    66 |
+--------+-----------------------+


