
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests stepid=pd__create_logic_tests_050415054214-437327000 maxpatternstatic=99999999 simulation=gp experiment=poutine testmode=FULLSCAN simrandom=yes workdir=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work reportcircuit=yes  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Monday May 04 05:42:14 2015  EDT
            Host machine is nemesis.lab.ece.cmu.local, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 22786.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work
            TESTMODE=FULLSCAN
            EXPERIMENT=poutine

            simulation=gp
            maxpatternstatic=99999999
            simrandom=yes
            reportcircuit=yes
            logfile=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/testresults/logs/log_create_logic_tests_FULLSCAN_poutine_050415054214-437327000
            stepid=pd__create_logic_tests
[end TDA_009]
malloc: using debugging hooks



------------------Circuit Statistics---------------------

Circuit Summary
---------------

Hierarchical Model:                  Flattened Model:
     5598  Blocks                          6094  Blocks
    14065  Pins                            6094  Nodes
     5844  Nets

Primary Inputs:                      Primary Outputs:
      247  Input Only                       250  Output Only
        0  Input/Output                       0  Input/Output
      247  Total Inputs                     250  Total Outputs

Tied Nets:                           Dotted Nets:
        0  Tied to 0                          0  Two-State
        0  Tied to 1                          0  Three-State
        0  Tied to X                          0  Total Dotted Nets
        0  Total Tied Nets

Selected Primitive Functions:
        0  Clock Chopper (CHOP) primitives 
        0  RAMs
        0  ROMs
        0  TSDs
        0  Resistors
        0  Transistors
        0  Latches

        0  Flip-Flops


Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          0  SC    (System  Clock)             Pins
          0  AC    (A Shift Clock)             Pins
          0  BC    (B Shift Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          0  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          0  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          0  SI    (Scan Input)                Pins
          0  SO    (Scan Output)               Pins

**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589         0         0         0     16589   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589         0         0         0     16589   0.00   0.00
**************************************************************************************



INFO (TTC-110): Initializing the General Purpose Simulator...  [end TTC_110] 



INFO (TTC-110): Initialization of the simulator was successful.  Time used (CPU/Elapsed)   0:00:00.01/  0:00:00.04.  [end TTC_110] 



INFO (TTC-110): Starting random pattern simulation...  [end TTC_110] 


INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     32      32       8624    51.99%   51.99%          0       7965     00:00.10     00:00.14        00:00.52    [end TDA_220] 
INFO (TDA-220):     64      62       1028    58.18%   58.18%          0       6937     00:00.16     00:00.20        00:00.58    [end TDA_220] 
INFO (TDA-220):     96      86        505    61.23%   61.23%          0       6432     00:00.22     00:00.26        00:00.64    [end TDA_220] 
INFO (TDA-220):    128     107        462    64.01%   64.01%          0       5970     00:00.28     00:00.32        00:00.71    [end TDA_220] 
INFO (TDA-220):    160     127        236    65.43%   65.43%          0       5734     00:00.33     00:00.37        00:00.76    [end TDA_220] 
INFO (TDA-220):    192     139        165    66.43%   66.43%          0       5569     00:00.38     00:00.42        00:00.81    [end TDA_220] 
INFO (TDA-220):    224     151         73    66.87%   66.87%          0       5496     00:00.43     00:00.47        00:00.86    [end TDA_220] 
INFO (TDA-220):    256     165        223    68.21%   68.21%          0       5273     00:00.48     00:00.52        00:00.91    [end TDA_220] 
INFO (TDA-220):    288     171         33    68.41%   68.41%          0       5240     00:00.53     00:00.57        00:00.96    [end TDA_220] 
INFO (TDA-220):    320     176         26    68.57%   68.57%          0       5214     00:00.57     00:00.61        00:01.01    [end TDA_220] 
INFO (TDA-220):    352     182        118    69.28%   69.28%          0       5096     00:00.62     00:00.66        00:01.05    [end TDA_220] 
INFO (TDA-220):    384     190        206    70.52%   70.52%          0       4890     00:00.66     00:00.70        00:01.10    [end TDA_220] 
INFO (TDA-220):    416     195          8    70.57%   70.57%          0       4882     00:00.71     00:00.75        00:01.14    [end TDA_220] 
TFS_msgLevel restored to 0

INFO (TTC-110): Ending Random pattern simulation.  [end TTC_110] 

INFO (TDA-220):    416     195          0    70.57%   70.57%          0       4882     00:00.71     00:00.75        00:01.18    [end TDA_220] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):    448     227       2516    87.99%   87.99%          0       1942     00:00.76     00:01.47        00:02.81    [end TDA_220] 
INFO (TDA-220):    480     259        660    95.26%   95.26%          0        740     00:00.79     00:01.85        00:03.62    [end TDA_220] 
INFO (TDA-220):    512     291        435    98.05%   98.05%          0        305     00:00.82     00:01.88        00:03.66    [end TDA_220] 
INFO (TDA-220):    544     322        179    99.19%   99.19%          0        126     00:00.85     00:01.91        00:03.69    [end TDA_220] 
INFO (TDA-220):    576     349        109    99.89%   99.89%          0         17     00:00.87     00:01.94        00:03.71    [end TDA_220] 
INFO (TDA-220):    586     359         17   100.00%  100.00%          0          0     00:00.88     00:01.94        00:03.72    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589     15623         0       966         0  94.18 100.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589     15623         0       966         0  94.18 100.00
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          359
----------------------------------------------------------
 Total                                          359

(I) File(s) generated (bytes and name):

          90112 /afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/tbdata/faultStatus.FULLSCAN.poutine
         222926 /afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/tbdata/TBDbin.FULLSCAN.poutine

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           10,736,480  bytes

                      CPU Time =    0:00:01.96
                  Elapsed Time =    0:00:03.88                    [end TDA_001]

     Date Ended:  Monday May 04 05:42:18 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     24 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   
      4 INFO (TTC-110): Initializing the General Purpose Simulator...   


*******************************************************************************
