<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='78' type='1223'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='78'>// llvm.amdgcn.exp.compr</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='465' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='471' u='r' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='33314' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4271' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp' l='140' u='r' c='_ZL16removeDoneExportRN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7408' c='_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE'/>
