

================================================================
== Vitis HLS Report for 'hwmm_layer4'
================================================================
* Date:           Mon Nov 18 06:18:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.138 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |      308|      308|        77|          -|          -|     4|        no|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln75 = br void %.split" [nn.cpp:75]   --->   Operation 19 'br' 'br_ln75' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln75, void, i4 0, void" [nn.cpp:75]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [nn.cpp:75]   --->   Operation 22 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [nn.cpp:79]   --->   Operation 23 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.57>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln79, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i6 0, void %.split" [nn.cpp:79]   --->   Operation 24 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sum_V_8 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 0, void %.split"   --->   Operation 25 'phi' 'sum_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [nn.cpp:79]   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [nn.cpp:79]   --->   Operation 29 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln79 = add i6 %k, i6 2" [nn.cpp:79]   --->   Operation 30 'add' 'add_ln79' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i6 %k"   --->   Operation 31 'trunc' 'trunc_ln1118' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118, i3 0"   --->   Operation 32 'bitconcatenate' 'tmp_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k, i1 0"   --->   Operation 33 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i7 %tmp_1"   --->   Operation 34 'zext' 'zext_ln1118' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118 = add i8 %tmp_cast, i8 %zext_ln1118"   --->   Operation 35 'add' 'add_ln1118' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i4 %j"   --->   Operation 36 'zext' 'zext_ln1118_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_1 = add i8 %add_ln1118, i8 %zext_ln1118_1"   --->   Operation 37 'add' 'add_ln1118_1' <Predicate = (!tmp)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %add_ln1118_1"   --->   Operation 38 'zext' 'zext_ln1118_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_2"   --->   Operation 39 'getelementptr' 'weights_layer4_weights_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load = load i8 %weights_layer4_weights_V_addr"   --->   Operation 40 'load' 'weights_layer4_weights_V_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 4 <SV = 3> <Delay = 2.57>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%k_cast5 = zext i6 %k" [nn.cpp:79]   --->   Operation 41 'zext' 'k_cast5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_27 = trunc i6 %k" [nn.cpp:79]   --->   Operation 42 'trunc' 'empty_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %k_cast5"   --->   Operation 43 'getelementptr' 'input_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (0.79ns)   --->   "%r_V = load i4 %input_0_addr"   --->   Operation 44 'load' 'r_V' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load = load i8 %weights_layer4_weights_V_addr"   --->   Operation 45 'load' 'weights_layer4_weights_V_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln79 = or i4 %empty_27, i4 1" [nn.cpp:79]   --->   Operation 46 'or' 'or_ln79' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %or_ln79" [nn.cpp:77]   --->   Operation 47 'zext' 'zext_ln77' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79, i3 0"   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i7 %tmp_2"   --->   Operation 49 'zext' 'zext_ln1118_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79, i1 0"   --->   Operation 50 'bitconcatenate' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i5 %tmp_3"   --->   Operation 51 'zext' 'zext_ln1118_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_2 = add i8 %zext_ln1118_3, i8 %zext_ln1118_4"   --->   Operation 52 'add' 'add_ln1118_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 53 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_3 = add i8 %add_ln1118_2, i8 %zext_ln1118_1"   --->   Operation 53 'add' 'add_ln1118_3' <Predicate = (!tmp)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %add_ln1118_3"   --->   Operation 54 'zext' 'zext_ln1118_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_1 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_5"   --->   Operation 55 'getelementptr' 'weights_layer4_weights_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77"   --->   Operation 56 'getelementptr' 'input_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.79ns)   --->   "%r_V_1 = load i4 %input_0_addr_1"   --->   Operation 57 'load' 'r_V_1' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_1 = load i8 %weights_layer4_weights_V_addr_1"   --->   Operation 58 'load' 'weights_layer4_weights_V_load_1' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:77]   --->   Operation 59 'specloopname' 'specloopname_ln77' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.79ns)   --->   "%r_V = load i4 %input_0_addr"   --->   Operation 60 'load' 'r_V' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %r_V"   --->   Operation 61 'sext' 'sext_ln1192' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %weights_layer4_weights_V_load"   --->   Operation 62 'sext' 'sext_ln1192_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_1, i40 %sext_ln1192"   --->   Operation 63 'mul' 'mul_ln1192' <Predicate = (!tmp)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_8, i8 0"   --->   Operation 64 'bitconcatenate' 'lhs_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_1, i40 %mul_ln1192"   --->   Operation 65 'add' 'ret_V' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (0.79ns)   --->   "%r_V_1 = load i4 %input_0_addr_1"   --->   Operation 66 'load' 'r_V_1' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i32 %r_V_1"   --->   Operation 67 'sext' 'sext_ln1192_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_1 = load i8 %weights_layer4_weights_V_addr_1"   --->   Operation 68 'load' 'weights_layer4_weights_V_load_1' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %weights_layer4_weights_V_load_1"   --->   Operation 69 'sext' 'sext_ln1192_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.88ns)   --->   "%mul_ln1192_1 = mul i40 %sext_ln1192_3, i40 %sext_ln1192_2"   --->   Operation 70 'mul' 'mul_ln1192_1' <Predicate = (!tmp)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 71 'partselect' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_4, i8 0"   --->   Operation 72 'bitconcatenate' 'lhs_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.23ns)   --->   "%ret_V_4 = add i40 %lhs_2, i40 %mul_ln1192_1"   --->   Operation 73 'add' 'ret_V_4' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_4, i32 8, i32 39"   --->   Operation 74 'partselect' 'sum_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.79>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%j_cast18 = zext i4 %j" [nn.cpp:75]   --->   Operation 76 'zext' 'j_cast18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %j_cast18" [nn.cpp:83]   --->   Operation 77 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %sum_V_8, i4 %output_0_addr" [nn.cpp:83]   --->   Operation 78 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln75 = or i4 %j, i4 1" [nn.cpp:75]   --->   Operation 79 'or' 'or_ln75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %or_ln75" [nn.cpp:79]   --->   Operation 80 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i4 %or_ln75" [nn.cpp:79]   --->   Operation 81 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.48ns)   --->   "%br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1" [nn.cpp:79]   --->   Operation 82 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 7 <SV = 4> <Delay = 2.57>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%k_1 = phi i6 %add_ln79_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i6 0, void" [nn.cpp:79]   --->   Operation 83 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sum_V_9 = phi i32 %sum_V_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i32 0, void"   --->   Operation 84 'phi' 'sum_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_1, i32 5" [nn.cpp:79]   --->   Operation 86 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 87 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_5, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, void" [nn.cpp:79]   --->   Operation 88 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.88ns)   --->   "%add_ln79_1 = add i6 %k_1, i6 2" [nn.cpp:79]   --->   Operation 89 'add' 'add_ln79_1' <Predicate = (!tmp_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i6 %k_1"   --->   Operation 90 'trunc' 'trunc_ln1118_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_1, i3 0"   --->   Operation 91 'bitconcatenate' 'tmp_5_cast' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_1, i1 0"   --->   Operation 92 'bitconcatenate' 'tmp_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i7 %tmp_6"   --->   Operation 93 'zext' 'zext_ln1118_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_4 = add i8 %tmp_5_cast, i8 %zext_ln1118_6"   --->   Operation 94 'add' 'add_ln1118_4' <Predicate = (!tmp_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 95 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_5 = add i8 %add_ln1118_4, i8 %zext_ln79_3"   --->   Operation 95 'add' 'add_ln1118_5' <Predicate = (!tmp_5)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %add_ln1118_5"   --->   Operation 96 'zext' 'zext_ln1118_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_2 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_7"   --->   Operation 97 'getelementptr' 'weights_layer4_weights_V_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_2 = load i8 %weights_layer4_weights_V_addr_2"   --->   Operation 98 'load' 'weights_layer4_weights_V_load_2' <Predicate = (!tmp_5)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 8 <SV = 5> <Delay = 2.57>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%k_1_cast6 = zext i6 %k_1" [nn.cpp:79]   --->   Operation 99 'zext' 'k_1_cast6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_29 = trunc i6 %k_1" [nn.cpp:79]   --->   Operation 100 'trunc' 'empty_29' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %k_1_cast6"   --->   Operation 101 'getelementptr' 'input_0_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (0.79ns)   --->   "%r_V_2 = load i4 %input_0_addr_2"   --->   Operation 102 'load' 'r_V_2' <Predicate = (!tmp_5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 103 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_2 = load i8 %weights_layer4_weights_V_addr_2"   --->   Operation 103 'load' 'weights_layer4_weights_V_load_2' <Predicate = (!tmp_5)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln79_1 = or i4 %empty_29, i4 1" [nn.cpp:79]   --->   Operation 104 'or' 'or_ln79_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i4 %or_ln79_1" [nn.cpp:77]   --->   Operation 105 'zext' 'zext_ln77_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_1, i3 0"   --->   Operation 106 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i7 %tmp_7"   --->   Operation 107 'zext' 'zext_ln1118_8' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_1, i1 0"   --->   Operation 108 'bitconcatenate' 'tmp_8' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i5 %tmp_8"   --->   Operation 109 'zext' 'zext_ln1118_9' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_6 = add i8 %zext_ln1118_8, i8 %zext_ln1118_9"   --->   Operation 110 'add' 'add_ln1118_6' <Predicate = (!tmp_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 111 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_7 = add i8 %add_ln1118_6, i8 %zext_ln79_3"   --->   Operation 111 'add' 'add_ln1118_7' <Predicate = (!tmp_5)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i8 %add_ln1118_7"   --->   Operation 112 'zext' 'zext_ln1118_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_3 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_10"   --->   Operation 113 'getelementptr' 'weights_layer4_weights_V_addr_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_1"   --->   Operation 114 'getelementptr' 'input_0_addr_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (0.79ns)   --->   "%r_V_3 = load i4 %input_0_addr_3"   --->   Operation 115 'load' 'r_V_3' <Predicate = (!tmp_5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 116 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_3 = load i8 %weights_layer4_weights_V_addr_3"   --->   Operation 116 'load' 'weights_layer4_weights_V_load_3' <Predicate = (!tmp_5)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 9 <SV = 6> <Delay = 7.13>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:77]   --->   Operation 117 'specloopname' 'specloopname_ln77' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 118 [1/2] (0.79ns)   --->   "%r_V_2 = load i4 %input_0_addr_2"   --->   Operation 118 'load' 'r_V_2' <Predicate = (!tmp_5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i32 %r_V_2"   --->   Operation 119 'sext' 'sext_ln1192_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i12 %weights_layer4_weights_V_load_2"   --->   Operation 120 'sext' 'sext_ln1192_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (3.88ns)   --->   "%mul_ln1192_2 = mul i40 %sext_ln1192_5, i40 %sext_ln1192_4"   --->   Operation 121 'mul' 'mul_ln1192_2' <Predicate = (!tmp_5)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_9, i8 0"   --->   Operation 122 'bitconcatenate' 'lhs_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.23ns)   --->   "%ret_V_5 = add i40 %lhs_4, i40 %mul_ln1192_2"   --->   Operation 123 'add' 'ret_V_5' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/2] (0.79ns)   --->   "%r_V_3 = load i4 %input_0_addr_3"   --->   Operation 124 'load' 'r_V_3' <Predicate = (!tmp_5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i32 %r_V_3"   --->   Operation 125 'sext' 'sext_ln1192_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 126 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_3 = load i8 %weights_layer4_weights_V_addr_3"   --->   Operation 126 'load' 'weights_layer4_weights_V_load_3' <Predicate = (!tmp_5)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i12 %weights_layer4_weights_V_load_3"   --->   Operation 127 'sext' 'sext_ln1192_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (3.88ns)   --->   "%mul_ln1192_3 = mul i40 %sext_ln1192_7, i40 %sext_ln1192_6"   --->   Operation 128 'mul' 'mul_ln1192_3' <Predicate = (!tmp_5)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_5, i32 8, i32 39"   --->   Operation 129 'partselect' 'tmp_9' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_9, i8 0"   --->   Operation 130 'bitconcatenate' 'lhs_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.23ns)   --->   "%ret_V_6 = add i40 %lhs_5, i40 %mul_ln1192_3"   --->   Operation 131 'add' 'ret_V_6' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%sum_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_6, i32 8, i32 39"   --->   Operation 132 'partselect' 'sum_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!tmp_5)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.79>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79" [nn.cpp:83]   --->   Operation 134 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %sum_V_9, i4 %output_0_addr_1" [nn.cpp:83]   --->   Operation 135 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln75_1 = or i4 %j, i4 2" [nn.cpp:75]   --->   Operation 136 'or' 'or_ln75_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %or_ln75_1" [nn.cpp:79]   --->   Operation 137 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i4 %or_ln75_1" [nn.cpp:79]   --->   Operation 138 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.48ns)   --->   "%br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2" [nn.cpp:79]   --->   Operation 139 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 11 <SV = 6> <Delay = 2.57>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%k_2 = phi i6 %add_ln79_2, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i6 0, void" [nn.cpp:79]   --->   Operation 140 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%sum_V_10 = phi i32 %sum_V_5, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i32 0, void"   --->   Operation 141 'phi' 'sum_V_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 142 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_2, i32 5" [nn.cpp:79]   --->   Operation 143 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 144 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_10, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, void" [nn.cpp:79]   --->   Operation 145 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.88ns)   --->   "%add_ln79_2 = add i6 %k_2, i6 2" [nn.cpp:79]   --->   Operation 146 'add' 'add_ln79_2' <Predicate = (!tmp_10)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i6 %k_2"   --->   Operation 147 'trunc' 'trunc_ln1118_2' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_2, i3 0"   --->   Operation 148 'bitconcatenate' 'tmp_10_cast' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_2, i1 0"   --->   Operation 149 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i7 %tmp_s"   --->   Operation 150 'zext' 'zext_ln1118_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_8 = add i8 %tmp_10_cast, i8 %zext_ln1118_11"   --->   Operation 151 'add' 'add_ln1118_8' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 152 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_9 = add i8 %add_ln1118_8, i8 %zext_ln79_4"   --->   Operation 152 'add' 'add_ln1118_9' <Predicate = (!tmp_10)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i8 %add_ln1118_9"   --->   Operation 153 'zext' 'zext_ln1118_12' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_4 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_12"   --->   Operation 154 'getelementptr' 'weights_layer4_weights_V_addr_4' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 155 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_4 = load i8 %weights_layer4_weights_V_addr_4"   --->   Operation 155 'load' 'weights_layer4_weights_V_load_4' <Predicate = (!tmp_10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 12 <SV = 7> <Delay = 2.57>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%k_2_cast7 = zext i6 %k_2" [nn.cpp:79]   --->   Operation 156 'zext' 'k_2_cast7' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_31 = trunc i6 %k_2" [nn.cpp:79]   --->   Operation 157 'trunc' 'empty_31' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 %k_2_cast7"   --->   Operation 158 'getelementptr' 'input_0_addr_4' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 159 [2/2] (0.79ns)   --->   "%r_V_4 = load i4 %input_0_addr_4"   --->   Operation 159 'load' 'r_V_4' <Predicate = (!tmp_10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 160 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_4 = load i8 %weights_layer4_weights_V_addr_4"   --->   Operation 160 'load' 'weights_layer4_weights_V_load_4' <Predicate = (!tmp_10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln79_2 = or i4 %empty_31, i4 1" [nn.cpp:79]   --->   Operation 161 'or' 'or_ln79_2' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i4 %or_ln79_2" [nn.cpp:77]   --->   Operation 162 'zext' 'zext_ln77_2' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_2, i3 0"   --->   Operation 163 'bitconcatenate' 'tmp_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i7 %tmp_11"   --->   Operation 164 'zext' 'zext_ln1118_13' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_2, i1 0"   --->   Operation 165 'bitconcatenate' 'tmp_12' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i5 %tmp_12"   --->   Operation 166 'zext' 'zext_ln1118_14' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_10 = add i8 %zext_ln1118_13, i8 %zext_ln1118_14"   --->   Operation 167 'add' 'add_ln1118_10' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 168 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_11 = add i8 %add_ln1118_10, i8 %zext_ln79_4"   --->   Operation 168 'add' 'add_ln1118_11' <Predicate = (!tmp_10)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i8 %add_ln1118_11"   --->   Operation 169 'zext' 'zext_ln1118_15' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_5 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_15"   --->   Operation 170 'getelementptr' 'weights_layer4_weights_V_addr_5' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_2"   --->   Operation 171 'getelementptr' 'input_0_addr_5' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 172 [2/2] (0.79ns)   --->   "%r_V_5 = load i4 %input_0_addr_5"   --->   Operation 172 'load' 'r_V_5' <Predicate = (!tmp_10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 173 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_5 = load i8 %weights_layer4_weights_V_addr_5"   --->   Operation 173 'load' 'weights_layer4_weights_V_load_5' <Predicate = (!tmp_10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 13 <SV = 8> <Delay = 7.13>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:77]   --->   Operation 174 'specloopname' 'specloopname_ln77' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 175 [1/2] (0.79ns)   --->   "%r_V_4 = load i4 %input_0_addr_4"   --->   Operation 175 'load' 'r_V_4' <Predicate = (!tmp_10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i32 %r_V_4"   --->   Operation 176 'sext' 'sext_ln1192_8' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i12 %weights_layer4_weights_V_load_4"   --->   Operation 177 'sext' 'sext_ln1192_9' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (3.88ns)   --->   "%mul_ln1192_4 = mul i40 %sext_ln1192_9, i40 %sext_ln1192_8"   --->   Operation 178 'mul' 'mul_ln1192_4' <Predicate = (!tmp_10)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_10, i8 0"   --->   Operation 179 'bitconcatenate' 'lhs_7' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.23ns)   --->   "%ret_V_7 = add i40 %lhs_7, i40 %mul_ln1192_4"   --->   Operation 180 'add' 'ret_V_7' <Predicate = (!tmp_10)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/2] (0.79ns)   --->   "%r_V_5 = load i4 %input_0_addr_5"   --->   Operation 181 'load' 'r_V_5' <Predicate = (!tmp_10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i32 %r_V_5"   --->   Operation 182 'sext' 'sext_ln1192_10' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 183 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_5 = load i8 %weights_layer4_weights_V_addr_5"   --->   Operation 183 'load' 'weights_layer4_weights_V_load_5' <Predicate = (!tmp_10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i12 %weights_layer4_weights_V_load_5"   --->   Operation 184 'sext' 'sext_ln1192_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (3.88ns)   --->   "%mul_ln1192_5 = mul i40 %sext_ln1192_11, i40 %sext_ln1192_10"   --->   Operation 185 'mul' 'mul_ln1192_5' <Predicate = (!tmp_10)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_7, i32 8, i32 39"   --->   Operation 186 'partselect' 'tmp_13' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_13, i8 0"   --->   Operation 187 'bitconcatenate' 'lhs_8' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (1.23ns)   --->   "%ret_V_8 = add i40 %lhs_8, i40 %mul_ln1192_5"   --->   Operation 188 'add' 'ret_V_8' <Predicate = (!tmp_10)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%sum_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_8, i32 8, i32 39"   --->   Operation 189 'partselect' 'sum_V_5' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!tmp_10)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.79>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79_1" [nn.cpp:83]   --->   Operation 191 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %sum_V_10, i4 %output_0_addr_2" [nn.cpp:83]   --->   Operation 192 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%or_ln75_2 = or i4 %j, i4 3" [nn.cpp:75]   --->   Operation 193 'or' 'or_ln75_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i4 %or_ln75_2" [nn.cpp:79]   --->   Operation 194 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i4 %or_ln75_2" [nn.cpp:79]   --->   Operation 195 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.48ns)   --->   "%br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3" [nn.cpp:79]   --->   Operation 196 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 15 <SV = 8> <Delay = 2.57>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%k_3 = phi i6 %add_ln79_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i6 0, void" [nn.cpp:79]   --->   Operation 197 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_3, i32 5" [nn.cpp:79]   --->   Operation 198 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_14, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, void" [nn.cpp:79]   --->   Operation 199 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.88ns)   --->   "%add_ln79_3 = add i6 %k_3, i6 2" [nn.cpp:79]   --->   Operation 200 'add' 'add_ln79_3' <Predicate = (!tmp_14)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln1118_3 = trunc i6 %k_3"   --->   Operation 201 'trunc' 'trunc_ln1118_3' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_15_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_3, i3 0"   --->   Operation 202 'bitconcatenate' 'tmp_15_cast' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_3, i1 0"   --->   Operation 203 'bitconcatenate' 'tmp_15' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i7 %tmp_15"   --->   Operation 204 'zext' 'zext_ln1118_16' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_12 = add i8 %tmp_15_cast, i8 %zext_ln1118_16"   --->   Operation 205 'add' 'add_ln1118_12' <Predicate = (!tmp_14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 206 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_13 = add i8 %add_ln1118_12, i8 %zext_ln79_5"   --->   Operation 206 'add' 'add_ln1118_13' <Predicate = (!tmp_14)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i8 %add_ln1118_13"   --->   Operation 207 'zext' 'zext_ln1118_17' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_6 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_17"   --->   Operation 208 'getelementptr' 'weights_layer4_weights_V_addr_6' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 209 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_6 = load i8 %weights_layer4_weights_V_addr_6"   --->   Operation 209 'load' 'weights_layer4_weights_V_load_6' <Predicate = (!tmp_14)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 16 <SV = 9> <Delay = 2.57>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%sum_V_11 = phi i32 %sum_V_7, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i32 0, void"   --->   Operation 210 'phi' 'sum_V_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 211 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 212 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%k_3_cast8 = zext i6 %k_3" [nn.cpp:79]   --->   Operation 213 'zext' 'k_3_cast8' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%empty_33 = trunc i6 %k_3" [nn.cpp:79]   --->   Operation 214 'trunc' 'empty_33' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 %k_3_cast8"   --->   Operation 215 'getelementptr' 'input_0_addr_6' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 216 [2/2] (0.79ns)   --->   "%r_V_6 = load i4 %input_0_addr_6"   --->   Operation 216 'load' 'r_V_6' <Predicate = (!tmp_14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 217 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_6 = load i8 %weights_layer4_weights_V_addr_6"   --->   Operation 217 'load' 'weights_layer4_weights_V_load_6' <Predicate = (!tmp_14)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%or_ln79_3 = or i4 %empty_33, i4 1" [nn.cpp:79]   --->   Operation 218 'or' 'or_ln79_3' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i4 %or_ln79_3" [nn.cpp:77]   --->   Operation 219 'zext' 'zext_ln77_3' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_3, i3 0"   --->   Operation 220 'bitconcatenate' 'tmp_16' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i7 %tmp_16"   --->   Operation 221 'zext' 'zext_ln1118_18' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_3, i1 0"   --->   Operation 222 'bitconcatenate' 'tmp_17' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i5 %tmp_17"   --->   Operation 223 'zext' 'zext_ln1118_19' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_14 = add i8 %zext_ln1118_18, i8 %zext_ln1118_19"   --->   Operation 224 'add' 'add_ln1118_14' <Predicate = (!tmp_14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 225 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_15 = add i8 %add_ln1118_14, i8 %zext_ln79_5"   --->   Operation 225 'add' 'add_ln1118_15' <Predicate = (!tmp_14)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i8 %add_ln1118_15"   --->   Operation 226 'zext' 'zext_ln1118_20' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_7 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_20"   --->   Operation 227 'getelementptr' 'weights_layer4_weights_V_addr_7' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_3"   --->   Operation 228 'getelementptr' 'input_0_addr_7' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 229 [2/2] (0.79ns)   --->   "%r_V_7 = load i4 %input_0_addr_7"   --->   Operation 229 'load' 'r_V_7' <Predicate = (!tmp_14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 230 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_7 = load i8 %weights_layer4_weights_V_addr_7"   --->   Operation 230 'load' 'weights_layer4_weights_V_load_7' <Predicate = (!tmp_14)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 17 <SV = 10> <Delay = 7.13>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:77]   --->   Operation 231 'specloopname' 'specloopname_ln77' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 232 [1/2] (0.79ns)   --->   "%r_V_6 = load i4 %input_0_addr_6"   --->   Operation 232 'load' 'r_V_6' <Predicate = (!tmp_14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i32 %r_V_6"   --->   Operation 233 'sext' 'sext_ln1192_12' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i12 %weights_layer4_weights_V_load_6"   --->   Operation 234 'sext' 'sext_ln1192_13' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (3.88ns)   --->   "%mul_ln1192_6 = mul i40 %sext_ln1192_13, i40 %sext_ln1192_12"   --->   Operation 235 'mul' 'mul_ln1192_6' <Predicate = (!tmp_14)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_11, i8 0"   --->   Operation 236 'bitconcatenate' 'lhs_10' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (1.23ns)   --->   "%ret_V_9 = add i40 %lhs_10, i40 %mul_ln1192_6"   --->   Operation 237 'add' 'ret_V_9' <Predicate = (!tmp_14)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/2] (0.79ns)   --->   "%r_V_7 = load i4 %input_0_addr_7"   --->   Operation 238 'load' 'r_V_7' <Predicate = (!tmp_14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i32 %r_V_7"   --->   Operation 239 'sext' 'sext_ln1192_14' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 240 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_7 = load i8 %weights_layer4_weights_V_addr_7"   --->   Operation 240 'load' 'weights_layer4_weights_V_load_7' <Predicate = (!tmp_14)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i12 %weights_layer4_weights_V_load_7"   --->   Operation 241 'sext' 'sext_ln1192_15' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (3.88ns)   --->   "%mul_ln1192_7 = mul i40 %sext_ln1192_15, i40 %sext_ln1192_14"   --->   Operation 242 'mul' 'mul_ln1192_7' <Predicate = (!tmp_14)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_9, i32 8, i32 39"   --->   Operation 243 'partselect' 'tmp_18' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_18, i8 0"   --->   Operation 244 'bitconcatenate' 'lhs_11' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (1.23ns)   --->   "%ret_V_10 = add i40 %lhs_11, i40 %mul_ln1192_7"   --->   Operation 245 'add' 'ret_V_10' <Predicate = (!tmp_14)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%sum_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_10, i32 8, i32 39"   --->   Operation 246 'partselect' 'sum_V_7' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!tmp_14)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 0.86>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%output_0_addr_3 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79_2" [nn.cpp:83]   --->   Operation 248 'getelementptr' 'output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %sum_V_11, i4 %output_0_addr_3" [nn.cpp:83]   --->   Operation 249 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 250 [1/1] (0.86ns)   --->   "%add_ln75 = add i4 %j, i4 4" [nn.cpp:75]   --->   Operation 250 'add' 'add_ln75' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split"   --->   Operation 251 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_layer4_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln75                         (br               ) [ 0111111111111111111]
j                               (phi              ) [ 0011111111111111111]
empty                           (speclooptripcount) [ 0000000000000000000]
specloopname_ln75               (specloopname     ) [ 0000000000000000000]
br_ln79                         (br               ) [ 0011111111111111111]
k                               (phi              ) [ 0001100000000000000]
sum_V_8                         (phi              ) [ 0001111000000000000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
tmp                             (bitselect        ) [ 0011111111111111111]
empty_26                        (speclooptripcount) [ 0000000000000000000]
br_ln79                         (br               ) [ 0000000000000000000]
add_ln79                        (add              ) [ 0011111111111111111]
trunc_ln1118                    (trunc            ) [ 0000000000000000000]
tmp_cast                        (bitconcatenate   ) [ 0000000000000000000]
tmp_1                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118                     (zext             ) [ 0000000000000000000]
add_ln1118                      (add              ) [ 0000000000000000000]
zext_ln1118_1                   (zext             ) [ 0001100000000000000]
add_ln1118_1                    (add              ) [ 0000000000000000000]
zext_ln1118_2                   (zext             ) [ 0000000000000000000]
weights_layer4_weights_V_addr   (getelementptr    ) [ 0001100000000000000]
k_cast5                         (zext             ) [ 0000000000000000000]
empty_27                        (trunc            ) [ 0000000000000000000]
input_0_addr                    (getelementptr    ) [ 0001010000000000000]
weights_layer4_weights_V_load   (load             ) [ 0001010000000000000]
or_ln79                         (or               ) [ 0000000000000000000]
zext_ln77                       (zext             ) [ 0000000000000000000]
tmp_2                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_3                   (zext             ) [ 0000000000000000000]
tmp_3                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_4                   (zext             ) [ 0000000000000000000]
add_ln1118_2                    (add              ) [ 0000000000000000000]
add_ln1118_3                    (add              ) [ 0000000000000000000]
zext_ln1118_5                   (zext             ) [ 0000000000000000000]
weights_layer4_weights_V_addr_1 (getelementptr    ) [ 0001010000000000000]
input_0_addr_1                  (getelementptr    ) [ 0001010000000000000]
specloopname_ln77               (specloopname     ) [ 0000000000000000000]
r_V                             (load             ) [ 0000000000000000000]
sext_ln1192                     (sext             ) [ 0000000000000000000]
sext_ln1192_1                   (sext             ) [ 0000000000000000000]
mul_ln1192                      (mul              ) [ 0000000000000000000]
lhs_1                           (bitconcatenate   ) [ 0000000000000000000]
ret_V                           (add              ) [ 0000000000000000000]
r_V_1                           (load             ) [ 0000000000000000000]
sext_ln1192_2                   (sext             ) [ 0000000000000000000]
weights_layer4_weights_V_load_1 (load             ) [ 0000000000000000000]
sext_ln1192_3                   (sext             ) [ 0000000000000000000]
mul_ln1192_1                    (mul              ) [ 0000000000000000000]
tmp_4                           (partselect       ) [ 0000000000000000000]
lhs_2                           (bitconcatenate   ) [ 0000000000000000000]
ret_V_4                         (add              ) [ 0000000000000000000]
sum_V                           (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
j_cast18                        (zext             ) [ 0000000000000000000]
output_0_addr                   (getelementptr    ) [ 0000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000]
or_ln75                         (or               ) [ 0000000000000000000]
zext_ln79                       (zext             ) [ 0000000111100000000]
zext_ln79_3                     (zext             ) [ 0000000111000000000]
br_ln79                         (br               ) [ 0011111111111111111]
k_1                             (phi              ) [ 0000000110000000000]
sum_V_9                         (phi              ) [ 0000000111100000000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
tmp_5                           (bitselect        ) [ 0011111111111111111]
empty_28                        (speclooptripcount) [ 0000000000000000000]
br_ln79                         (br               ) [ 0000000000000000000]
add_ln79_1                      (add              ) [ 0011111111111111111]
trunc_ln1118_1                  (trunc            ) [ 0000000000000000000]
tmp_5_cast                      (bitconcatenate   ) [ 0000000000000000000]
tmp_6                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_6                   (zext             ) [ 0000000000000000000]
add_ln1118_4                    (add              ) [ 0000000000000000000]
add_ln1118_5                    (add              ) [ 0000000000000000000]
zext_ln1118_7                   (zext             ) [ 0000000000000000000]
weights_layer4_weights_V_addr_2 (getelementptr    ) [ 0000000110000000000]
k_1_cast6                       (zext             ) [ 0000000000000000000]
empty_29                        (trunc            ) [ 0000000000000000000]
input_0_addr_2                  (getelementptr    ) [ 0000000101000000000]
weights_layer4_weights_V_load_2 (load             ) [ 0000000101000000000]
or_ln79_1                       (or               ) [ 0000000000000000000]
zext_ln77_1                     (zext             ) [ 0000000000000000000]
tmp_7                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_8                   (zext             ) [ 0000000000000000000]
tmp_8                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_9                   (zext             ) [ 0000000000000000000]
add_ln1118_6                    (add              ) [ 0000000000000000000]
add_ln1118_7                    (add              ) [ 0000000000000000000]
zext_ln1118_10                  (zext             ) [ 0000000000000000000]
weights_layer4_weights_V_addr_3 (getelementptr    ) [ 0000000101000000000]
input_0_addr_3                  (getelementptr    ) [ 0000000101000000000]
specloopname_ln77               (specloopname     ) [ 0000000000000000000]
r_V_2                           (load             ) [ 0000000000000000000]
sext_ln1192_4                   (sext             ) [ 0000000000000000000]
sext_ln1192_5                   (sext             ) [ 0000000000000000000]
mul_ln1192_2                    (mul              ) [ 0000000000000000000]
lhs_4                           (bitconcatenate   ) [ 0000000000000000000]
ret_V_5                         (add              ) [ 0000000000000000000]
r_V_3                           (load             ) [ 0000000000000000000]
sext_ln1192_6                   (sext             ) [ 0000000000000000000]
weights_layer4_weights_V_load_3 (load             ) [ 0000000000000000000]
sext_ln1192_7                   (sext             ) [ 0000000000000000000]
mul_ln1192_3                    (mul              ) [ 0000000000000000000]
tmp_9                           (partselect       ) [ 0000000000000000000]
lhs_5                           (bitconcatenate   ) [ 0000000000000000000]
ret_V_6                         (add              ) [ 0000000000000000000]
sum_V_3                         (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr_1                 (getelementptr    ) [ 0000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000]
or_ln75_1                       (or               ) [ 0000000000000000000]
zext_ln79_1                     (zext             ) [ 0000000000011110000]
zext_ln79_4                     (zext             ) [ 0000000000011100000]
br_ln79                         (br               ) [ 0011111111111111111]
k_2                             (phi              ) [ 0000000000011000000]
sum_V_10                        (phi              ) [ 0000000000011110000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
tmp_10                          (bitselect        ) [ 0011111111111111111]
empty_30                        (speclooptripcount) [ 0000000000000000000]
br_ln79                         (br               ) [ 0000000000000000000]
add_ln79_2                      (add              ) [ 0011111111111111111]
trunc_ln1118_2                  (trunc            ) [ 0000000000000000000]
tmp_10_cast                     (bitconcatenate   ) [ 0000000000000000000]
tmp_s                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_11                  (zext             ) [ 0000000000000000000]
add_ln1118_8                    (add              ) [ 0000000000000000000]
add_ln1118_9                    (add              ) [ 0000000000000000000]
zext_ln1118_12                  (zext             ) [ 0000000000000000000]
weights_layer4_weights_V_addr_4 (getelementptr    ) [ 0000000000011000000]
k_2_cast7                       (zext             ) [ 0000000000000000000]
empty_31                        (trunc            ) [ 0000000000000000000]
input_0_addr_4                  (getelementptr    ) [ 0000000000010100000]
weights_layer4_weights_V_load_4 (load             ) [ 0000000000010100000]
or_ln79_2                       (or               ) [ 0000000000000000000]
zext_ln77_2                     (zext             ) [ 0000000000000000000]
tmp_11                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_13                  (zext             ) [ 0000000000000000000]
tmp_12                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_14                  (zext             ) [ 0000000000000000000]
add_ln1118_10                   (add              ) [ 0000000000000000000]
add_ln1118_11                   (add              ) [ 0000000000000000000]
zext_ln1118_15                  (zext             ) [ 0000000000000000000]
weights_layer4_weights_V_addr_5 (getelementptr    ) [ 0000000000010100000]
input_0_addr_5                  (getelementptr    ) [ 0000000000010100000]
specloopname_ln77               (specloopname     ) [ 0000000000000000000]
r_V_4                           (load             ) [ 0000000000000000000]
sext_ln1192_8                   (sext             ) [ 0000000000000000000]
sext_ln1192_9                   (sext             ) [ 0000000000000000000]
mul_ln1192_4                    (mul              ) [ 0000000000000000000]
lhs_7                           (bitconcatenate   ) [ 0000000000000000000]
ret_V_7                         (add              ) [ 0000000000000000000]
r_V_5                           (load             ) [ 0000000000000000000]
sext_ln1192_10                  (sext             ) [ 0000000000000000000]
weights_layer4_weights_V_load_5 (load             ) [ 0000000000000000000]
sext_ln1192_11                  (sext             ) [ 0000000000000000000]
mul_ln1192_5                    (mul              ) [ 0000000000000000000]
tmp_13                          (partselect       ) [ 0000000000000000000]
lhs_8                           (bitconcatenate   ) [ 0000000000000000000]
ret_V_8                         (add              ) [ 0000000000000000000]
sum_V_5                         (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr_2                 (getelementptr    ) [ 0000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000]
or_ln75_2                       (or               ) [ 0000000000000000000]
zext_ln79_2                     (zext             ) [ 0000000000000001111]
zext_ln79_5                     (zext             ) [ 0000000000000001110]
br_ln79                         (br               ) [ 0011111111111111111]
k_3                             (phi              ) [ 0000000000000001100]
tmp_14                          (bitselect        ) [ 0011111111111111111]
br_ln79                         (br               ) [ 0000000000000000000]
add_ln79_3                      (add              ) [ 0011111111111111111]
trunc_ln1118_3                  (trunc            ) [ 0000000000000000000]
tmp_15_cast                     (bitconcatenate   ) [ 0000000000000000000]
tmp_15                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_16                  (zext             ) [ 0000000000000000000]
add_ln1118_12                   (add              ) [ 0000000000000000000]
add_ln1118_13                   (add              ) [ 0000000000000000000]
zext_ln1118_17                  (zext             ) [ 0000000000000000000]
weights_layer4_weights_V_addr_6 (getelementptr    ) [ 0000000000000001100]
sum_V_11                        (phi              ) [ 0000000000000001111]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
empty_32                        (speclooptripcount) [ 0000000000000000000]
k_3_cast8                       (zext             ) [ 0000000000000000000]
empty_33                        (trunc            ) [ 0000000000000000000]
input_0_addr_6                  (getelementptr    ) [ 0000000000000001010]
weights_layer4_weights_V_load_6 (load             ) [ 0000000000000001010]
or_ln79_3                       (or               ) [ 0000000000000000000]
zext_ln77_3                     (zext             ) [ 0000000000000000000]
tmp_16                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_18                  (zext             ) [ 0000000000000000000]
tmp_17                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_19                  (zext             ) [ 0000000000000000000]
add_ln1118_14                   (add              ) [ 0000000000000000000]
add_ln1118_15                   (add              ) [ 0000000000000000000]
zext_ln1118_20                  (zext             ) [ 0000000000000000000]
weights_layer4_weights_V_addr_7 (getelementptr    ) [ 0000000000000001010]
input_0_addr_7                  (getelementptr    ) [ 0000000000000001010]
specloopname_ln77               (specloopname     ) [ 0000000000000000000]
r_V_6                           (load             ) [ 0000000000000000000]
sext_ln1192_12                  (sext             ) [ 0000000000000000000]
sext_ln1192_13                  (sext             ) [ 0000000000000000000]
mul_ln1192_6                    (mul              ) [ 0000000000000000000]
lhs_10                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_9                         (add              ) [ 0000000000000000000]
r_V_7                           (load             ) [ 0000000000000000000]
sext_ln1192_14                  (sext             ) [ 0000000000000000000]
weights_layer4_weights_V_load_7 (load             ) [ 0000000000000000000]
sext_ln1192_15                  (sext             ) [ 0000000000000000000]
mul_ln1192_7                    (mul              ) [ 0000000000000000000]
tmp_18                          (partselect       ) [ 0000000000000000000]
lhs_11                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_10                        (add              ) [ 0000000000000000000]
sum_V_7                         (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr_3                 (getelementptr    ) [ 0000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000]
add_ln75                        (add              ) [ 0111111111111111111]
br_ln0                          (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_layer4_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer4_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="weights_layer4_weights_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer4_weights_V_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="12" slack="0"/>
<pin id="85" dir="1" index="7" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_layer4_weights_V_load/3 weights_layer4_weights_V_load_1/4 weights_layer4_weights_V_load_2/7 weights_layer4_weights_V_load_3/8 weights_layer4_weights_V_load_4/11 weights_layer4_weights_V_load_5/12 weights_layer4_weights_V_load_6/15 weights_layer4_weights_V_load_7/16 "/>
</bind>
</comp>

<comp id="87" class="1004" name="input_0_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="0"/>
<pin id="102" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/4 r_V_1/4 r_V_2/8 r_V_3/8 r_V_4/12 r_V_5/12 r_V_6/16 r_V_7/16 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weights_layer4_weights_V_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer4_weights_V_addr_1/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_0_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/6 store_ln83/10 store_ln83/14 store_ln83/18 "/>
</bind>
</comp>

<comp id="133" class="1004" name="weights_layer4_weights_V_addr_2_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer4_weights_V_addr_2/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="input_0_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="weights_layer4_weights_V_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer4_weights_V_addr_3/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_0_addr_3_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_3/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="output_0_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="2"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_1/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="weights_layer4_weights_V_addr_4_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer4_weights_V_addr_4/11 "/>
</bind>
</comp>

<comp id="181" class="1004" name="input_0_addr_4_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_4/12 "/>
</bind>
</comp>

<comp id="189" class="1004" name="weights_layer4_weights_V_addr_5_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer4_weights_V_addr_5/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_0_addr_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_5/12 "/>
</bind>
</comp>

<comp id="205" class="1004" name="output_0_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="2"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_2/14 "/>
</bind>
</comp>

<comp id="213" class="1004" name="weights_layer4_weights_V_addr_6_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer4_weights_V_addr_6/15 "/>
</bind>
</comp>

<comp id="221" class="1004" name="input_0_addr_6_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_6/16 "/>
</bind>
</comp>

<comp id="229" class="1004" name="weights_layer4_weights_V_addr_7_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer4_weights_V_addr_7/16 "/>
</bind>
</comp>

<comp id="236" class="1004" name="input_0_addr_7_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_7/16 "/>
</bind>
</comp>

<comp id="245" class="1004" name="output_0_addr_3_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="3"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_3/18 "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="k_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="k_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="sum_V_8_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_8 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="sum_V_8_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_8/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="k_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="k_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="302" class="1005" name="sum_V_9_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_9 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="sum_V_9_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_9/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="k_2_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="1"/>
<pin id="317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="k_2_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/11 "/>
</bind>
</comp>

<comp id="327" class="1005" name="sum_V_10_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_10 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="sum_V_10_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_10/11 "/>
</bind>
</comp>

<comp id="340" class="1005" name="k_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="1"/>
<pin id="342" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_3 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="k_3_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_3/15 "/>
</bind>
</comp>

<comp id="352" class="1005" name="sum_V_11_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_11 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="sum_V_11_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="2"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_11/16 "/>
</bind>
</comp>

<comp id="365" class="1005" name="reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="1"/>
<pin id="367" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_load weights_layer4_weights_V_load_2 weights_layer4_weights_V_load_4 weights_layer4_weights_V_load_6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln79_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln1118_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="6" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln1118_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln1118_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="7" slack="0"/>
<pin id="410" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln1118_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln1118_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_1/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln1118_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="k_cast5_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast5/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="empty_27_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="1"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_27/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln79_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln77_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln1118_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln1118_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln1118_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_2/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln1118_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="4" slack="1"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_3/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln1118_5_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln1192_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln1192_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="1"/>
<pin id="494" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="mul_ln1192_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="lhs_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="40" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="2"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="ret_V_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="40" slack="0"/>
<pin id="512" dir="0" index="1" bw="40" slack="0"/>
<pin id="513" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln1192_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln1192_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="mul_ln1192_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="40" slack="0"/>
<pin id="533" dir="0" index="2" bw="5" slack="0"/>
<pin id="534" dir="0" index="3" bw="7" slack="0"/>
<pin id="535" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="lhs_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="40" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="ret_V_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="40" slack="0"/>
<pin id="550" dir="0" index="1" bw="40" slack="0"/>
<pin id="551" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sum_V_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="40" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="0" index="3" bw="7" slack="0"/>
<pin id="559" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="j_cast18_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="2"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast18/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln75_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="2"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln79_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln79_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="6" slack="0"/>
<pin id="586" dir="0" index="2" bw="4" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln79_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="trunc_ln1118_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_1/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_5_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="5" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="0" index="1" bw="6" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln1118_6_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln1118_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="7" slack="0"/>
<pin id="624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_4/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln1118_5_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="4" slack="1"/>
<pin id="630" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_5/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln1118_7_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="k_1_cast6_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast6/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="empty_29_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="1"/>
<pin id="644" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln79_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln77_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln1118_8_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="0"/>
<pin id="667" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_8_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="0" index="1" bw="4" slack="0"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln1118_9_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="0"/>
<pin id="679" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_9/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln1118_6_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="0"/>
<pin id="683" dir="0" index="1" bw="5" slack="0"/>
<pin id="684" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_6/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln1118_7_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="4" slack="2"/>
<pin id="690" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_7/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln1118_10_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_10/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln1192_4_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln1192_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="1"/>
<pin id="703" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="mul_ln1192_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="12" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="lhs_4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="40" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="2"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="ret_V_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="40" slack="0"/>
<pin id="721" dir="0" index="1" bw="40" slack="0"/>
<pin id="722" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln1192_6_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/9 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln1192_7_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="12" slack="0"/>
<pin id="731" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="mul_ln1192_3_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="12" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_9_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="40" slack="0"/>
<pin id="742" dir="0" index="2" bw="5" slack="0"/>
<pin id="743" dir="0" index="3" bw="7" slack="0"/>
<pin id="744" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="lhs_5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="40" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_5/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="ret_V_6_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="40" slack="0"/>
<pin id="759" dir="0" index="1" bw="40" slack="0"/>
<pin id="760" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sum_V_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="40" slack="0"/>
<pin id="766" dir="0" index="2" bw="5" slack="0"/>
<pin id="767" dir="0" index="3" bw="7" slack="0"/>
<pin id="768" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_3/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_ln75_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="4" slack="4"/>
<pin id="775" dir="0" index="1" bw="3" slack="0"/>
<pin id="776" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_1/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln79_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/10 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln79_4_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="4" slack="0"/>
<pin id="785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_4/10 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_10_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="6" slack="0"/>
<pin id="790" dir="0" index="2" bw="4" slack="0"/>
<pin id="791" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln79_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="0"/>
<pin id="797" dir="0" index="1" bw="3" slack="0"/>
<pin id="798" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln1118_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="0"/>
<pin id="803" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_2/11 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_10_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="5" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/11 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_s_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="7" slack="0"/>
<pin id="815" dir="0" index="1" bw="6" slack="0"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln1118_11_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="0"/>
<pin id="823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_11/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln1118_8_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="7" slack="0"/>
<pin id="828" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_8/11 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln1118_9_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="4" slack="1"/>
<pin id="834" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_9/11 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln1118_12_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_12/11 "/>
</bind>
</comp>

<comp id="841" class="1004" name="k_2_cast7_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="1"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_2_cast7/12 "/>
</bind>
</comp>

<comp id="846" class="1004" name="empty_31_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="6" slack="1"/>
<pin id="848" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/12 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_ln79_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_2/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln77_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/12 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_11_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="0"/>
<pin id="863" dir="0" index="1" bw="4" slack="0"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln1118_13_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="0"/>
<pin id="871" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_13/12 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_12_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="0"/>
<pin id="875" dir="0" index="1" bw="4" slack="0"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln1118_14_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="0"/>
<pin id="883" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_14/12 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln1118_10_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="0"/>
<pin id="887" dir="0" index="1" bw="5" slack="0"/>
<pin id="888" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_10/12 "/>
</bind>
</comp>

<comp id="891" class="1004" name="add_ln1118_11_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="4" slack="2"/>
<pin id="894" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_11/12 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln1118_15_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_15/12 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln1192_8_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/13 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sext_ln1192_9_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="12" slack="1"/>
<pin id="907" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/13 "/>
</bind>
</comp>

<comp id="909" class="1004" name="mul_ln1192_4_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="12" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/13 "/>
</bind>
</comp>

<comp id="915" class="1004" name="lhs_7_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="40" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="2"/>
<pin id="918" dir="0" index="2" bw="1" slack="0"/>
<pin id="919" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_7/13 "/>
</bind>
</comp>

<comp id="923" class="1004" name="ret_V_7_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="40" slack="0"/>
<pin id="925" dir="0" index="1" bw="40" slack="0"/>
<pin id="926" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/13 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln1192_10_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/13 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln1192_11_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="12" slack="0"/>
<pin id="935" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/13 "/>
</bind>
</comp>

<comp id="937" class="1004" name="mul_ln1192_5_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="12" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/13 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_13_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="40" slack="0"/>
<pin id="946" dir="0" index="2" bw="5" slack="0"/>
<pin id="947" dir="0" index="3" bw="7" slack="0"/>
<pin id="948" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="953" class="1004" name="lhs_8_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="40" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="0"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_8/13 "/>
</bind>
</comp>

<comp id="961" class="1004" name="ret_V_8_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="40" slack="0"/>
<pin id="963" dir="0" index="1" bw="40" slack="0"/>
<pin id="964" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/13 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sum_V_5_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="40" slack="0"/>
<pin id="970" dir="0" index="2" bw="5" slack="0"/>
<pin id="971" dir="0" index="3" bw="7" slack="0"/>
<pin id="972" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_5/13 "/>
</bind>
</comp>

<comp id="977" class="1004" name="or_ln75_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="4" slack="6"/>
<pin id="979" dir="0" index="1" bw="3" slack="0"/>
<pin id="980" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_2/14 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln79_2_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="4" slack="0"/>
<pin id="985" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/14 "/>
</bind>
</comp>

<comp id="987" class="1004" name="zext_ln79_5_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="4" slack="0"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_5/14 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_14_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="6" slack="0"/>
<pin id="994" dir="0" index="2" bw="4" slack="0"/>
<pin id="995" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="999" class="1004" name="add_ln79_3_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="0"/>
<pin id="1001" dir="0" index="1" bw="3" slack="0"/>
<pin id="1002" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_3/15 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="trunc_ln1118_3_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="0"/>
<pin id="1007" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_3/15 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_15_cast_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="0"/>
<pin id="1011" dir="0" index="1" bw="5" slack="0"/>
<pin id="1012" dir="0" index="2" bw="1" slack="0"/>
<pin id="1013" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/15 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_15_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="0"/>
<pin id="1019" dir="0" index="1" bw="6" slack="0"/>
<pin id="1020" dir="0" index="2" bw="1" slack="0"/>
<pin id="1021" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln1118_16_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="0"/>
<pin id="1027" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_16/15 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="add_ln1118_12_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="7" slack="0"/>
<pin id="1032" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_12/15 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="add_ln1118_13_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="0"/>
<pin id="1037" dir="0" index="1" bw="4" slack="1"/>
<pin id="1038" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_13/15 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="zext_ln1118_17_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="0"/>
<pin id="1042" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_17/15 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="k_3_cast8_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="6" slack="1"/>
<pin id="1047" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_3_cast8/16 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="empty_33_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="1"/>
<pin id="1052" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/16 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="or_ln79_3_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="4" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_3/16 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln77_3_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="4" slack="0"/>
<pin id="1062" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_3/16 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_16_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="7" slack="0"/>
<pin id="1067" dir="0" index="1" bw="4" slack="0"/>
<pin id="1068" dir="0" index="2" bw="1" slack="0"/>
<pin id="1069" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="zext_ln1118_18_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="7" slack="0"/>
<pin id="1075" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_18/16 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_17_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="5" slack="0"/>
<pin id="1079" dir="0" index="1" bw="4" slack="0"/>
<pin id="1080" dir="0" index="2" bw="1" slack="0"/>
<pin id="1081" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln1118_19_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="5" slack="0"/>
<pin id="1087" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_19/16 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="add_ln1118_14_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="0"/>
<pin id="1091" dir="0" index="1" bw="5" slack="0"/>
<pin id="1092" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_14/16 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="add_ln1118_15_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="0"/>
<pin id="1097" dir="0" index="1" bw="4" slack="2"/>
<pin id="1098" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_15/16 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="zext_ln1118_20_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_20/16 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sext_ln1192_12_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="0"/>
<pin id="1107" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/17 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="sext_ln1192_13_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="12" slack="1"/>
<pin id="1111" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/17 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="mul_ln1192_6_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="12" slack="0"/>
<pin id="1115" dir="0" index="1" bw="32" slack="0"/>
<pin id="1116" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/17 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="lhs_10_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="40" slack="0"/>
<pin id="1121" dir="0" index="1" bw="32" slack="1"/>
<pin id="1122" dir="0" index="2" bw="1" slack="0"/>
<pin id="1123" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_10/17 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="ret_V_9_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="40" slack="0"/>
<pin id="1129" dir="0" index="1" bw="40" slack="0"/>
<pin id="1130" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/17 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sext_ln1192_14_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="0"/>
<pin id="1135" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/17 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="sext_ln1192_15_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="0"/>
<pin id="1139" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/17 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="mul_ln1192_7_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="12" slack="0"/>
<pin id="1143" dir="0" index="1" bw="32" slack="0"/>
<pin id="1144" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/17 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_18_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="0"/>
<pin id="1149" dir="0" index="1" bw="40" slack="0"/>
<pin id="1150" dir="0" index="2" bw="5" slack="0"/>
<pin id="1151" dir="0" index="3" bw="7" slack="0"/>
<pin id="1152" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="lhs_11_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="40" slack="0"/>
<pin id="1159" dir="0" index="1" bw="32" slack="0"/>
<pin id="1160" dir="0" index="2" bw="1" slack="0"/>
<pin id="1161" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_11/17 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="ret_V_10_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="40" slack="0"/>
<pin id="1167" dir="0" index="1" bw="40" slack="0"/>
<pin id="1168" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/17 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="sum_V_7_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="0"/>
<pin id="1173" dir="0" index="1" bw="40" slack="0"/>
<pin id="1174" dir="0" index="2" bw="5" slack="0"/>
<pin id="1175" dir="0" index="3" bw="7" slack="0"/>
<pin id="1176" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_7/17 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="add_ln75_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="4" slack="9"/>
<pin id="1183" dir="0" index="1" bw="4" slack="0"/>
<pin id="1184" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/18 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1191" class="1005" name="add_ln79_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="6" slack="0"/>
<pin id="1193" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="zext_ln1118_1_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="1"/>
<pin id="1198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="weights_layer4_weights_V_addr_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="1"/>
<pin id="1203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_addr "/>
</bind>
</comp>

<comp id="1206" class="1005" name="input_0_addr_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="4" slack="1"/>
<pin id="1208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="1211" class="1005" name="weights_layer4_weights_V_addr_1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="1"/>
<pin id="1213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_addr_1 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="input_0_addr_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="1"/>
<pin id="1218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="sum_V_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1226" class="1005" name="zext_ln79_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="64" slack="2"/>
<pin id="1228" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln79 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="zext_ln79_3_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="1"/>
<pin id="1233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_3 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="tmp_5_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="add_ln79_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="6" slack="0"/>
<pin id="1243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="weights_layer4_weights_V_addr_2_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="1"/>
<pin id="1248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_addr_2 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="input_0_addr_2_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="4" slack="1"/>
<pin id="1253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="weights_layer4_weights_V_addr_3_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="1"/>
<pin id="1258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_addr_3 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="input_0_addr_3_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="4" slack="1"/>
<pin id="1263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_3 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="sum_V_3_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_3 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="zext_ln79_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="64" slack="2"/>
<pin id="1273" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln79_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="zext_ln79_4_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="1"/>
<pin id="1278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_4 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="tmp_10_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="add_ln79_2_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="6" slack="0"/>
<pin id="1288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79_2 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="weights_layer4_weights_V_addr_4_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="8" slack="1"/>
<pin id="1293" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_addr_4 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="input_0_addr_4_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="4" slack="1"/>
<pin id="1298" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_4 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="weights_layer4_weights_V_addr_5_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="1"/>
<pin id="1303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_addr_5 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="input_0_addr_5_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="4" slack="1"/>
<pin id="1308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_5 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="sum_V_5_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_5 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="zext_ln79_2_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="64" slack="3"/>
<pin id="1318" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln79_2 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="zext_ln79_5_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="1"/>
<pin id="1323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_5 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="tmp_14_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="1"/>
<pin id="1329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="add_ln79_3_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="6" slack="0"/>
<pin id="1333" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79_3 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="weights_layer4_weights_V_addr_6_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="1"/>
<pin id="1338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_addr_6 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="input_0_addr_6_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="4" slack="1"/>
<pin id="1343" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_6 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="weights_layer4_weights_V_addr_7_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="1"/>
<pin id="1348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer4_weights_V_addr_7 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="input_0_addr_7_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="4" slack="1"/>
<pin id="1353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_7 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="sum_V_7_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_7 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="add_ln75_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="4" slack="1"/>
<pin id="1363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="70" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="119"><net_src comp="104" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="164"><net_src comp="149" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="204"><net_src comp="189" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="244"><net_src comp="229" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="288"><net_src comp="277" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="313"><net_src comp="302" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="338"><net_src comp="327" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="363"><net_src comp="352" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="368"><net_src comp="77" pin="7"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="269" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="269" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="269" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="40" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="269" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="387" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="253" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="407" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="431"><net_src comp="265" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="436"><net_src comp="265" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="437" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="456" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="491"><net_src comp="94" pin="7"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="365" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="488" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="277" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="56" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="496" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="94" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="77" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="516" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="510" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="62" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="545"><net_src comp="54" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="530" pin="4"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="56" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="524" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="58" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="60" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="62" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="567"><net_src comp="253" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="573"><net_src comp="253" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="46" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="569" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="294" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="30" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="294" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="34" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="294" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="36" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="38" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="40" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="294" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="42" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="601" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="640"><net_src comp="290" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="645"><net_src comp="290" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="46" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="662"><net_src comp="48" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="646" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="38" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="50" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="646" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="42" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="669" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="665" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="700"><net_src comp="94" pin="7"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="365" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="697" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="54" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="302" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="56" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="705" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="94" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="77" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="725" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="745"><net_src comp="58" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="719" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="60" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="62" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="754"><net_src comp="54" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="739" pin="4"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="56" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="733" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="769"><net_src comp="58" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="60" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="62" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="777"><net_src comp="253" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="64" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="773" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="28" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="319" pin="4"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="30" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="319" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="34" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="319" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="36" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="38" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="818"><net_src comp="40" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="319" pin="4"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="42" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="824"><net_src comp="813" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="805" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="821" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="844"><net_src comp="315" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="849"><net_src comp="315" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="46" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="866"><net_src comp="48" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="850" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="38" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="872"><net_src comp="861" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="50" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="850" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="42" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="873" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="869" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="885" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="891" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="904"><net_src comp="94" pin="7"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="365" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="905" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="901" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="920"><net_src comp="54" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="327" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="56" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="915" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="909" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="94" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="77" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="929" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="949"><net_src comp="58" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="923" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="60" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="62" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="958"><net_src comp="54" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="943" pin="4"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="56" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="965"><net_src comp="953" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="937" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="973"><net_src comp="58" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="961" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="60" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="62" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="981"><net_src comp="253" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="66" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="986"><net_src comp="977" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="977" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="28" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="344" pin="4"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="30" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1003"><net_src comp="344" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="34" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="344" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="36" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="38" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1022"><net_src comp="40" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="344" pin="4"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="42" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1028"><net_src comp="1017" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="1009" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1043"><net_src comp="1035" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1048"><net_src comp="340" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1053"><net_src comp="340" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="1050" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="46" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1070"><net_src comp="48" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="1054" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="38" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1076"><net_src comp="1065" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1082"><net_src comp="50" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="1054" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="42" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1088"><net_src comp="1077" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1073" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1085" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1095" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1108"><net_src comp="94" pin="7"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="365" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1109" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="1105" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1124"><net_src comp="54" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="352" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1126"><net_src comp="56" pin="0"/><net_sink comp="1119" pin=2"/></net>

<net id="1131"><net_src comp="1119" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1113" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1136"><net_src comp="94" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="77" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1145"><net_src comp="1137" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1133" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1153"><net_src comp="58" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1154"><net_src comp="1127" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1155"><net_src comp="60" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1156"><net_src comp="62" pin="0"/><net_sink comp="1147" pin=3"/></net>

<net id="1162"><net_src comp="54" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1147" pin="4"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="56" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1169"><net_src comp="1157" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1141" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1177"><net_src comp="58" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1179"><net_src comp="60" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1180"><net_src comp="62" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1185"><net_src comp="253" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="68" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1190"><net_src comp="369" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="377" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1199"><net_src comp="413" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1204"><net_src comp="70" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="1209"><net_src comp="87" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="1214"><net_src comp="104" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="1219"><net_src comp="111" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1224"><net_src comp="554" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1229"><net_src comp="575" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1234"><net_src comp="579" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1240"><net_src comp="583" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1244"><net_src comp="591" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1249"><net_src comp="133" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="1254"><net_src comp="141" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="1259"><net_src comp="149" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="1264"><net_src comp="156" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1269"><net_src comp="763" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1274"><net_src comp="779" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1279"><net_src comp="783" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1285"><net_src comp="787" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="795" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1294"><net_src comp="173" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="1299"><net_src comp="181" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="1304"><net_src comp="189" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="1309"><net_src comp="196" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1314"><net_src comp="967" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1319"><net_src comp="983" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1324"><net_src comp="987" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1330"><net_src comp="991" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1334"><net_src comp="999" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1339"><net_src comp="213" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="1344"><net_src comp="221" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="1349"><net_src comp="229" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="1354"><net_src comp="236" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1359"><net_src comp="1171" pin="4"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1364"><net_src comp="1181" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="257" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {6 10 14 18 }
 - Input state : 
	Port: hwmm_layer4 : input_0 | {4 5 8 9 12 13 16 17 }
	Port: hwmm_layer4 : weights_layer4_weights_V | {3 4 5 7 8 9 11 12 13 15 16 17 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp : 1
		br_ln79 : 2
		add_ln79 : 1
		trunc_ln1118 : 1
		tmp_cast : 2
		tmp_1 : 1
		zext_ln1118 : 2
		add_ln1118 : 3
		add_ln1118_1 : 4
		zext_ln1118_2 : 5
		weights_layer4_weights_V_addr : 6
		weights_layer4_weights_V_load : 7
	State 4
		input_0_addr : 1
		r_V : 2
		or_ln79 : 1
		zext_ln77 : 1
		tmp_2 : 1
		zext_ln1118_3 : 2
		tmp_3 : 1
		zext_ln1118_4 : 2
		add_ln1118_2 : 3
		add_ln1118_3 : 4
		zext_ln1118_5 : 5
		weights_layer4_weights_V_addr_1 : 6
		input_0_addr_1 : 2
		r_V_1 : 3
		weights_layer4_weights_V_load_1 : 7
	State 5
		sext_ln1192 : 1
		mul_ln1192 : 2
		ret_V : 3
		sext_ln1192_2 : 1
		sext_ln1192_3 : 1
		mul_ln1192_1 : 2
		tmp_4 : 4
		lhs_2 : 5
		ret_V_4 : 6
		sum_V : 7
	State 6
		output_0_addr : 1
		store_ln83 : 2
	State 7
		tmp_5 : 1
		br_ln79 : 2
		add_ln79_1 : 1
		trunc_ln1118_1 : 1
		tmp_5_cast : 2
		tmp_6 : 1
		zext_ln1118_6 : 2
		add_ln1118_4 : 3
		add_ln1118_5 : 4
		zext_ln1118_7 : 5
		weights_layer4_weights_V_addr_2 : 6
		weights_layer4_weights_V_load_2 : 7
	State 8
		input_0_addr_2 : 1
		r_V_2 : 2
		or_ln79_1 : 1
		zext_ln77_1 : 1
		tmp_7 : 1
		zext_ln1118_8 : 2
		tmp_8 : 1
		zext_ln1118_9 : 2
		add_ln1118_6 : 3
		add_ln1118_7 : 4
		zext_ln1118_10 : 5
		weights_layer4_weights_V_addr_3 : 6
		input_0_addr_3 : 2
		r_V_3 : 3
		weights_layer4_weights_V_load_3 : 7
	State 9
		sext_ln1192_4 : 1
		mul_ln1192_2 : 2
		ret_V_5 : 3
		sext_ln1192_6 : 1
		sext_ln1192_7 : 1
		mul_ln1192_3 : 2
		tmp_9 : 4
		lhs_5 : 5
		ret_V_6 : 6
		sum_V_3 : 7
	State 10
		store_ln83 : 1
	State 11
		tmp_10 : 1
		br_ln79 : 2
		add_ln79_2 : 1
		trunc_ln1118_2 : 1
		tmp_10_cast : 2
		tmp_s : 1
		zext_ln1118_11 : 2
		add_ln1118_8 : 3
		add_ln1118_9 : 4
		zext_ln1118_12 : 5
		weights_layer4_weights_V_addr_4 : 6
		weights_layer4_weights_V_load_4 : 7
	State 12
		input_0_addr_4 : 1
		r_V_4 : 2
		or_ln79_2 : 1
		zext_ln77_2 : 1
		tmp_11 : 1
		zext_ln1118_13 : 2
		tmp_12 : 1
		zext_ln1118_14 : 2
		add_ln1118_10 : 3
		add_ln1118_11 : 4
		zext_ln1118_15 : 5
		weights_layer4_weights_V_addr_5 : 6
		input_0_addr_5 : 2
		r_V_5 : 3
		weights_layer4_weights_V_load_5 : 7
	State 13
		sext_ln1192_8 : 1
		mul_ln1192_4 : 2
		ret_V_7 : 3
		sext_ln1192_10 : 1
		sext_ln1192_11 : 1
		mul_ln1192_5 : 2
		tmp_13 : 4
		lhs_8 : 5
		ret_V_8 : 6
		sum_V_5 : 7
	State 14
		store_ln83 : 1
	State 15
		tmp_14 : 1
		br_ln79 : 2
		add_ln79_3 : 1
		trunc_ln1118_3 : 1
		tmp_15_cast : 2
		tmp_15 : 1
		zext_ln1118_16 : 2
		add_ln1118_12 : 3
		add_ln1118_13 : 4
		zext_ln1118_17 : 5
		weights_layer4_weights_V_addr_6 : 6
		weights_layer4_weights_V_load_6 : 7
	State 16
		input_0_addr_6 : 1
		r_V_6 : 2
		or_ln79_3 : 1
		zext_ln77_3 : 1
		tmp_16 : 1
		zext_ln1118_18 : 2
		tmp_17 : 1
		zext_ln1118_19 : 2
		add_ln1118_14 : 3
		add_ln1118_15 : 4
		zext_ln1118_20 : 5
		weights_layer4_weights_V_addr_7 : 6
		input_0_addr_7 : 2
		r_V_7 : 3
		weights_layer4_weights_V_load_7 : 7
	State 17
		sext_ln1192_12 : 1
		mul_ln1192_6 : 2
		ret_V_9 : 3
		sext_ln1192_14 : 1
		sext_ln1192_15 : 1
		mul_ln1192_7 : 2
		tmp_18 : 4
		lhs_11 : 5
		ret_V_10 : 6
		sum_V_7 : 7
	State 18
		store_ln83 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln79_fu_377    |    0    |    0    |    13   |
|          |    add_ln1118_fu_407   |    0    |    0    |    19   |
|          |   add_ln1118_1_fu_417  |    0    |    0    |    19   |
|          |   add_ln1118_2_fu_472  |    0    |    0    |    19   |
|          |   add_ln1118_3_fu_478  |    0    |    0    |    19   |
|          |      ret_V_fu_510      |    0    |    0    |    47   |
|          |     ret_V_4_fu_548     |    0    |    0    |    47   |
|          |    add_ln79_1_fu_591   |    0    |    0    |    13   |
|          |   add_ln1118_4_fu_621  |    0    |    0    |    19   |
|          |   add_ln1118_5_fu_627  |    0    |    0    |    19   |
|          |   add_ln1118_6_fu_681  |    0    |    0    |    19   |
|          |   add_ln1118_7_fu_687  |    0    |    0    |    19   |
|          |     ret_V_5_fu_719     |    0    |    0    |    47   |
|          |     ret_V_6_fu_757     |    0    |    0    |    47   |
|    add   |    add_ln79_2_fu_795   |    0    |    0    |    13   |
|          |   add_ln1118_8_fu_825  |    0    |    0    |    19   |
|          |   add_ln1118_9_fu_831  |    0    |    0    |    19   |
|          |  add_ln1118_10_fu_885  |    0    |    0    |    19   |
|          |  add_ln1118_11_fu_891  |    0    |    0    |    19   |
|          |     ret_V_7_fu_923     |    0    |    0    |    47   |
|          |     ret_V_8_fu_961     |    0    |    0    |    47   |
|          |    add_ln79_3_fu_999   |    0    |    0    |    13   |
|          |  add_ln1118_12_fu_1029 |    0    |    0    |    19   |
|          |  add_ln1118_13_fu_1035 |    0    |    0    |    19   |
|          |  add_ln1118_14_fu_1089 |    0    |    0    |    19   |
|          |  add_ln1118_15_fu_1095 |    0    |    0    |    19   |
|          |     ret_V_9_fu_1127    |    0    |    0    |    47   |
|          |    ret_V_10_fu_1165    |    0    |    0    |    47   |
|          |    add_ln75_fu_1181    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |    mul_ln1192_fu_496   |    1    |    0    |    20   |
|          |   mul_ln1192_1_fu_524  |    1    |    0    |    20   |
|          |   mul_ln1192_2_fu_705  |    1    |    0    |    20   |
|    mul   |   mul_ln1192_3_fu_733  |    1    |    0    |    20   |
|          |   mul_ln1192_4_fu_909  |    1    |    0    |    20   |
|          |   mul_ln1192_5_fu_937  |    1    |    0    |    20   |
|          |  mul_ln1192_6_fu_1113  |    1    |    0    |    20   |
|          |  mul_ln1192_7_fu_1141  |    1    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_369       |    0    |    0    |    0    |
| bitselect|      tmp_5_fu_583      |    0    |    0    |    0    |
|          |      tmp_10_fu_787     |    0    |    0    |    0    |
|          |      tmp_14_fu_991     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln1118_fu_383  |    0    |    0    |    0    |
|          |     empty_27_fu_433    |    0    |    0    |    0    |
|          |  trunc_ln1118_1_fu_597 |    0    |    0    |    0    |
|   trunc  |     empty_29_fu_642    |    0    |    0    |    0    |
|          |  trunc_ln1118_2_fu_801 |    0    |    0    |    0    |
|          |     empty_31_fu_846    |    0    |    0    |    0    |
|          | trunc_ln1118_3_fu_1005 |    0    |    0    |    0    |
|          |    empty_33_fu_1050    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_cast_fu_387    |    0    |    0    |    0    |
|          |      tmp_1_fu_395      |    0    |    0    |    0    |
|          |      tmp_2_fu_448      |    0    |    0    |    0    |
|          |      tmp_3_fu_460      |    0    |    0    |    0    |
|          |      lhs_1_fu_502      |    0    |    0    |    0    |
|          |      lhs_2_fu_540      |    0    |    0    |    0    |
|          |    tmp_5_cast_fu_601   |    0    |    0    |    0    |
|          |      tmp_6_fu_609      |    0    |    0    |    0    |
|          |      tmp_7_fu_657      |    0    |    0    |    0    |
|          |      tmp_8_fu_669      |    0    |    0    |    0    |
|          |      lhs_4_fu_711      |    0    |    0    |    0    |
|bitconcatenate|      lhs_5_fu_749      |    0    |    0    |    0    |
|          |   tmp_10_cast_fu_805   |    0    |    0    |    0    |
|          |      tmp_s_fu_813      |    0    |    0    |    0    |
|          |      tmp_11_fu_861     |    0    |    0    |    0    |
|          |      tmp_12_fu_873     |    0    |    0    |    0    |
|          |      lhs_7_fu_915      |    0    |    0    |    0    |
|          |      lhs_8_fu_953      |    0    |    0    |    0    |
|          |   tmp_15_cast_fu_1009  |    0    |    0    |    0    |
|          |     tmp_15_fu_1017     |    0    |    0    |    0    |
|          |     tmp_16_fu_1065     |    0    |    0    |    0    |
|          |     tmp_17_fu_1077     |    0    |    0    |    0    |
|          |     lhs_10_fu_1119     |    0    |    0    |    0    |
|          |     lhs_11_fu_1157     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln1118_fu_403   |    0    |    0    |    0    |
|          |  zext_ln1118_1_fu_413  |    0    |    0    |    0    |
|          |  zext_ln1118_2_fu_423  |    0    |    0    |    0    |
|          |     k_cast5_fu_428     |    0    |    0    |    0    |
|          |    zext_ln77_fu_443    |    0    |    0    |    0    |
|          |  zext_ln1118_3_fu_456  |    0    |    0    |    0    |
|          |  zext_ln1118_4_fu_468  |    0    |    0    |    0    |
|          |  zext_ln1118_5_fu_483  |    0    |    0    |    0    |
|          |     j_cast18_fu_564    |    0    |    0    |    0    |
|          |    zext_ln79_fu_575    |    0    |    0    |    0    |
|          |   zext_ln79_3_fu_579   |    0    |    0    |    0    |
|          |  zext_ln1118_6_fu_617  |    0    |    0    |    0    |
|          |  zext_ln1118_7_fu_632  |    0    |    0    |    0    |
|          |    k_1_cast6_fu_637    |    0    |    0    |    0    |
|          |   zext_ln77_1_fu_652   |    0    |    0    |    0    |
|          |  zext_ln1118_8_fu_665  |    0    |    0    |    0    |
|          |  zext_ln1118_9_fu_677  |    0    |    0    |    0    |
|   zext   |  zext_ln1118_10_fu_692 |    0    |    0    |    0    |
|          |   zext_ln79_1_fu_779   |    0    |    0    |    0    |
|          |   zext_ln79_4_fu_783   |    0    |    0    |    0    |
|          |  zext_ln1118_11_fu_821 |    0    |    0    |    0    |
|          |  zext_ln1118_12_fu_836 |    0    |    0    |    0    |
|          |    k_2_cast7_fu_841    |    0    |    0    |    0    |
|          |   zext_ln77_2_fu_856   |    0    |    0    |    0    |
|          |  zext_ln1118_13_fu_869 |    0    |    0    |    0    |
|          |  zext_ln1118_14_fu_881 |    0    |    0    |    0    |
|          |  zext_ln1118_15_fu_896 |    0    |    0    |    0    |
|          |   zext_ln79_2_fu_983   |    0    |    0    |    0    |
|          |   zext_ln79_5_fu_987   |    0    |    0    |    0    |
|          | zext_ln1118_16_fu_1025 |    0    |    0    |    0    |
|          | zext_ln1118_17_fu_1040 |    0    |    0    |    0    |
|          |    k_3_cast8_fu_1045   |    0    |    0    |    0    |
|          |   zext_ln77_3_fu_1060  |    0    |    0    |    0    |
|          | zext_ln1118_18_fu_1073 |    0    |    0    |    0    |
|          | zext_ln1118_19_fu_1085 |    0    |    0    |    0    |
|          | zext_ln1118_20_fu_1100 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln79_fu_437     |    0    |    0    |    0    |
|          |     or_ln75_fu_569     |    0    |    0    |    0    |
|          |    or_ln79_1_fu_646    |    0    |    0    |    0    |
|    or    |    or_ln75_1_fu_773    |    0    |    0    |    0    |
|          |    or_ln79_2_fu_850    |    0    |    0    |    0    |
|          |    or_ln75_2_fu_977    |    0    |    0    |    0    |
|          |    or_ln79_3_fu_1054   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln1192_fu_488   |    0    |    0    |    0    |
|          |  sext_ln1192_1_fu_492  |    0    |    0    |    0    |
|          |  sext_ln1192_2_fu_516  |    0    |    0    |    0    |
|          |  sext_ln1192_3_fu_520  |    0    |    0    |    0    |
|          |  sext_ln1192_4_fu_697  |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_701  |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_725  |    0    |    0    |    0    |
|   sext   |  sext_ln1192_7_fu_729  |    0    |    0    |    0    |
|          |  sext_ln1192_8_fu_901  |    0    |    0    |    0    |
|          |  sext_ln1192_9_fu_905  |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_929 |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_933 |    0    |    0    |    0    |
|          | sext_ln1192_12_fu_1105 |    0    |    0    |    0    |
|          | sext_ln1192_13_fu_1109 |    0    |    0    |    0    |
|          | sext_ln1192_14_fu_1133 |    0    |    0    |    0    |
|          | sext_ln1192_15_fu_1137 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_4_fu_530      |    0    |    0    |    0    |
|          |      sum_V_fu_554      |    0    |    0    |    0    |
|          |      tmp_9_fu_739      |    0    |    0    |    0    |
|partselect|     sum_V_3_fu_763     |    0    |    0    |    0    |
|          |      tmp_13_fu_943     |    0    |    0    |    0    |
|          |     sum_V_5_fu_967     |    0    |    0    |    0    |
|          |     tmp_18_fu_1147     |    0    |    0    |    0    |
|          |     sum_V_7_fu_1171    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    8    |    0    |   904   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            add_ln75_reg_1361           |    4   |
|           add_ln79_1_reg_1241          |    6   |
|           add_ln79_2_reg_1286          |    6   |
|           add_ln79_3_reg_1331          |    6   |
|            add_ln79_reg_1191           |    6   |
|         input_0_addr_1_reg_1216        |    4   |
|         input_0_addr_2_reg_1251        |    4   |
|         input_0_addr_3_reg_1261        |    4   |
|         input_0_addr_4_reg_1296        |    4   |
|         input_0_addr_5_reg_1306        |    4   |
|         input_0_addr_6_reg_1341        |    4   |
|         input_0_addr_7_reg_1351        |    4   |
|          input_0_addr_reg_1206         |    4   |
|                j_reg_253               |    4   |
|               k_1_reg_290              |    6   |
|               k_2_reg_315              |    6   |
|               k_3_reg_340              |    6   |
|                k_reg_265               |    6   |
|                 reg_365                |   12   |
|            sum_V_10_reg_327            |   32   |
|            sum_V_11_reg_352            |   32   |
|            sum_V_3_reg_1266            |   32   |
|            sum_V_5_reg_1311            |   32   |
|            sum_V_7_reg_1356            |   32   |
|             sum_V_8_reg_277            |   32   |
|             sum_V_9_reg_302            |   32   |
|             sum_V_reg_1221             |   32   |
|             tmp_10_reg_1282            |    1   |
|             tmp_14_reg_1327            |    1   |
|             tmp_5_reg_1237             |    1   |
|              tmp_reg_1187              |    1   |
|weights_layer4_weights_V_addr_1_reg_1211|    8   |
|weights_layer4_weights_V_addr_2_reg_1246|    8   |
|weights_layer4_weights_V_addr_3_reg_1256|    8   |
|weights_layer4_weights_V_addr_4_reg_1291|    8   |
|weights_layer4_weights_V_addr_5_reg_1301|    8   |
|weights_layer4_weights_V_addr_6_reg_1336|    8   |
|weights_layer4_weights_V_addr_7_reg_1346|    8   |
| weights_layer4_weights_V_addr_reg_1201 |    8   |
|         zext_ln1118_1_reg_1196         |    8   |
|          zext_ln79_1_reg_1271          |   64   |
|          zext_ln79_2_reg_1316          |   64   |
|          zext_ln79_3_reg_1231          |    8   |
|          zext_ln79_4_reg_1276          |    8   |
|          zext_ln79_5_reg_1321          |    8   |
|           zext_ln79_reg_1226           |   64   |
+----------------------------------------+--------+
|                  Total                 |   648  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   8  |   8  |   64   ||    43   |
|  grp_access_fu_77 |  p2  |   8  |   0  |    0   ||    43   |
|  grp_access_fu_94 |  p0  |   8  |   4  |   32   ||    43   |
|  grp_access_fu_94 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_127 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_127 |  p1  |   4  |  32  |   128  ||    20   |
|     j_reg_253     |  p0  |   2  |   4  |    8   ||    9    |
|     k_reg_265     |  p0  |   2  |   6  |   12   ||    9    |
|  sum_V_8_reg_277  |  p0  |   2  |  32  |   64   ||    9    |
|    k_1_reg_290    |  p0  |   2  |   6  |   12   ||    9    |
|  sum_V_9_reg_302  |  p0  |   2  |  32  |   64   ||    9    |
|    k_2_reg_315    |  p0  |   2  |   6  |   12   ||    9    |
|  sum_V_10_reg_327 |  p0  |   2  |  32  |   64   ||    9    |
|    k_3_reg_340    |  p0  |   2  |   6  |   12   ||    9    |
|  sum_V_11_reg_352 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   552  ||  8.959  ||   293   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   904  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   293  |
|  Register |    -   |    -   |   648  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   648  |  1197  |
+-----------+--------+--------+--------+--------+
