

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13'
================================================================
* Date:           Tue Apr  1 22:29:17 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.036 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cx = alloca i32 1"   --->   Operation 11 'alloca' 'cx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_0_1 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_1_1 = alloca i32 1"   --->   Operation 13 'alloca' 'acc_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'acc_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc_3 = alloca i32 1"   --->   Operation 15 'alloca' 'acc_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cy = alloca i32 1"   --->   Operation 16 'alloca' 'cy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten123 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%iChannel = alloca i32 1"   --->   Operation 18 'alloca' 'iChannel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten195 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%icmp_ln99_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln99_2"   --->   Operation 20 'read' 'icmp_ln99_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%icmp_ln99_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln99_1"   --->   Operation 21 'read' 'icmp_ln99_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%icmp_ln99_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln99"   --->   Operation 22 'read' 'icmp_ln99_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %x_cast"   --->   Operation 23 'read' 'x_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln51_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln51_1"   --->   Operation 24 'read' 'icmp_ln51_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 25 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln"   --->   Operation 26 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln19_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln19"   --->   Operation 27 'read' 'mul_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln19_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln19_1"   --->   Operation 28 'read' 'mul_ln19_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc_0_32_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_0_32_reload"   --->   Operation 29 'read' 'acc_0_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc_1_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_1_3_reload"   --->   Operation 30 'read' 'acc_1_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc_2_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_2_3_reload"   --->   Operation 31 'read' 'acc_2_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_3_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_3_3_reload"   --->   Operation 32 'read' 'acc_3_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten195"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten123"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_3_3_reload_read, i32 %acc_3"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_2_3_reload_read, i32 %acc_2_1"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_1_3_reload_read, i32 %acc_1_1"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_0_32_reload_read, i32 %acc_0_1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cx"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_97_14"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%iChannel_1 = load i32 %iChannel" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 43 'load' 'iChannel_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten195_load = load i96 %indvar_flatten195" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 44 'load' 'indvar_flatten195_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %iChannel_1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 45 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %iChannel_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 46 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln87, i2 0" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 47 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.54ns)   --->   "%sub_ln101 = sub i12 %tmp_5, i12 %trunc_ln101" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 48 'sub' 'sub_ln101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (3.12ns)   --->   "%icmp_ln87 = icmp_eq  i96 %indvar_flatten195_load, i96 %mul_ln19_1_read" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 49 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (4.43ns)   --->   "%add_ln87_1 = add i96 %indvar_flatten195_load, i96 1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 50 'add' 'add_ln87_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc155.loopexit, void %for.body163.preheader.exitStub" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 51 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten123_load = load i64 %indvar_flatten123" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 52 'load' 'indvar_flatten123_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %iChannel_1, i32 1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 53 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i32 %add_ln87" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 54 'trunc' 'trunc_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.77ns)   --->   "%icmp_ln90 = icmp_eq  i64 %indvar_flatten123_load, i64 %mul_ln19_read" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 55 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln87)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i32 %add_ln87" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 56 'trunc' 'trunc_ln101_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln87_1, i2 0" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 57 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.54ns)   --->   "%sub_ln101_1 = sub i12 %tmp_6, i12 %trunc_ln101_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 58 'sub' 'sub_ln101_1' <Predicate = (!icmp_ln87)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.69ns)   --->   "%select_ln87_1 = select i1 %icmp_ln90, i32 %add_ln87, i32 %iChannel_1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 59 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = trunc i32 %select_ln87_1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 60 'trunc' 'trunc_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i32 %select_ln87_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 61 'trunc' 'trunc_ln101_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln87_2, i2 0" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 62 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.54ns)   --->   "%sub_ln101_2 = sub i12 %tmp_7, i12 %trunc_ln101_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 63 'sub' 'sub_ln101_2' <Predicate = (!icmp_ln87)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln87 = mul i12 %trunc_ln101_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 64 'mul' 'mul_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (3.52ns)   --->   "%add_ln90_1 = add i64 %indvar_flatten123_load, i64 1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 65 'add' 'add_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.48ns)   --->   "%select_ln90_7 = select i1 %icmp_ln90, i64 1, i64 %add_ln90_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 66 'select' 'select_ln90_7' <Predicate = (!icmp_ln87)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln93 = store i96 %add_ln87_1, i96 %indvar_flatten195" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 67 'store' 'store_ln93' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %select_ln87_1, i32 %iChannel" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 68 'store' 'store_ln93' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %select_ln90_7, i64 %indvar_flatten123" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 69 'store' 'store_ln93' <Predicate = (!icmp_ln87)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cy_1 = load i32 %cy"   --->   Operation 70 'load' 'cy_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101 = add i12 %sub_ln101, i12 768" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 71 'add' 'add_ln101' <Predicate = (icmp_ln99_read & !icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_1 = add i12 %sub_ln101, i12 1536" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 72 'add' 'add_ln101_1' <Predicate = (icmp_ln99_1_read & !icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_2 = add i12 %sub_ln101, i12 2304" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 73 'add' 'add_ln101_2' <Predicate = (icmp_ln99_2_read & !icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i32 %cy_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 74 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.54ns)   --->   "%add_ln101_3 = add i12 %sub_ln101, i12 %trunc_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 75 'add' 'add_ln101_3' <Predicate = (!icmp_ln90)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_4 = add i12 %add_ln101, i12 %trunc_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 76 'add' 'add_ln101_4' <Predicate = (icmp_ln99_read & !icmp_ln90)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_5 = add i12 %add_ln101_1, i12 %trunc_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 77 'add' 'add_ln101_5' <Predicate = (icmp_ln99_1_read & !icmp_ln90)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_6 = add i12 %add_ln101_2, i12 %trunc_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 78 'add' 'add_ln101_6' <Predicate = (icmp_ln99_2_read & !icmp_ln90)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%cx_load = load i32 %cx" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 80 'load' 'cx_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln87 = select i1 %icmp_ln90, i32 0, i32 %cy_1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 81 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [2/3] (1.05ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln87 = mul i12 %trunc_ln101_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 82 'mul' 'mul_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_1)   --->   "%empty = trunc i32 %cy_1"   --->   Operation 83 'trunc' 'empty' <Predicate = (!icmp_ln87 & !icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_1)   --->   "%select_ln87_2 = select i1 %icmp_ln90, i2 0, i2 %empty" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 84 'select' 'select_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_2)   --->   "%select_ln87_3 = select i1 %icmp_ln90, i12 %sub_ln101_1, i12 %add_ln101_3" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 85 'select' 'select_ln87_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %cx_load, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 86 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln87 & !icmp_ln90)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.99ns)   --->   "%select_ln87_7 = select i1 %icmp_ln90, i1 %icmp_ln51_1_read, i1 %icmp_ln93" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 87 'select' 'select_ln87_7' <Predicate = (!icmp_ln87)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln90 = add i32 %select_ln87, i32 1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 88 'add' 'add_ln90' <Predicate = (!icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln90)   --->   "%or_ln90 = or i1 %select_ln87_7, i1 %icmp_ln90" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 89 'or' 'or_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln90 = select i1 %or_ln90, i32 0, i32 %cx_load" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 90 'select' 'select_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i32 %add_ln90" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 91 'trunc' 'trunc_ln101_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.54ns)   --->   "%add_ln101_13 = add i12 %sub_ln101_2, i12 %trunc_ln101_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 92 'add' 'add_ln101_13' <Predicate = (!icmp_ln87)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_10 = add i12 %sub_ln101_2, i12 768" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 93 'add' 'add_ln101_10' <Predicate = (!icmp_ln87 & icmp_ln99_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_14 = add i12 %add_ln101_10, i12 %trunc_ln101_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 94 'add' 'add_ln101_14' <Predicate = (!icmp_ln87 & icmp_ln99_read)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_11 = add i12 %sub_ln101_2, i12 1536" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 95 'add' 'add_ln101_11' <Predicate = (!icmp_ln87 & icmp_ln99_1_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_15 = add i12 %add_ln101_11, i12 %trunc_ln101_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 96 'add' 'add_ln101_15' <Predicate = (!icmp_ln87 & icmp_ln99_1_read)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_12 = add i12 %sub_ln101_2, i12 2304" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 97 'add' 'add_ln101_12' <Predicate = (!icmp_ln87 & icmp_ln99_2_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_16 = add i12 %add_ln101_12, i12 %trunc_ln101_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 98 'add' 'add_ln101_16' <Predicate = (!icmp_ln87 & icmp_ln99_2_read)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_1)   --->   "%empty_66 = trunc i32 %add_ln90" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 99 'trunc' 'empty_66' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln90_1 = select i1 %select_ln87_7, i2 %empty_66, i2 %select_ln87_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 100 'select' 'select_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln90_2 = select i1 %select_ln87_7, i12 %add_ln101_13, i12 %select_ln87_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 101 'select' 'select_ln90_2' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln90_6 = select i1 %select_ln87_7, i32 %add_ln90, i32 %select_ln87" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 102 'select' 'select_ln90_6' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i32 %select_ln90" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 103 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.54ns)   --->   "%add_ln94_1 = add i12 %x_cast_read, i12 %trunc_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 104 'add' 'add_ln94_1' <Predicate = (!icmp_ln87)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty_67 = trunc i32 %select_ln90" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 105 'trunc' 'empty_67' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %select_ln90, i32 1" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 106 'add' 'add_ln93' <Predicate = (!icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %select_ln90_6, i32 %cy" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 107 'store' 'store_ln93' <Predicate = (!icmp_ln87)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.49>
ST_4 : Operation 108 [1/1] (1.54ns)   --->   "%add_ln101_7 = add i12 %sub_ln101_1, i12 768" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 108 'add' 'add_ln101_7' <Predicate = (icmp_ln99_read & icmp_ln90 & !select_ln87_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.54ns)   --->   "%add_ln101_8 = add i12 %sub_ln101_1, i12 1536" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 109 'add' 'add_ln101_8' <Predicate = (icmp_ln99_1_read & icmp_ln90 & !select_ln87_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.54ns)   --->   "%add_ln101_9 = add i12 %sub_ln101_1, i12 2304" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 110 'add' 'add_ln101_9' <Predicate = (icmp_ln99_2_read & icmp_ln90 & !select_ln87_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln87 = mul i12 %trunc_ln101_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 111 'mul' 'mul_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_3)   --->   "%select_ln87_4 = select i1 %icmp_ln90, i12 %add_ln101_7, i12 %add_ln101_4" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 112 'select' 'select_ln87_4' <Predicate = (icmp_ln99_read & !select_ln87_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_4)   --->   "%select_ln87_5 = select i1 %icmp_ln90, i12 %add_ln101_8, i12 %add_ln101_5" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 113 'select' 'select_ln87_5' <Predicate = (icmp_ln99_1_read & !select_ln87_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_5)   --->   "%select_ln87_6 = select i1 %icmp_ln90, i12 %add_ln101_9, i12 %add_ln101_6" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 114 'select' 'select_ln87_6' <Predicate = (icmp_ln99_2_read & !select_ln87_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i12 %select_ln90_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 115 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln101" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 116 'getelementptr' 'coeff_cache_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (3.25ns)   --->   "%coeff_cache_load = load i12 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 117 'load' 'coeff_cache_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr = getelementptr i32 %coeff_cache_1, i64 0, i64 %zext_ln101" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 118 'getelementptr' 'coeff_cache_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (3.25ns)   --->   "%coeff_cache_1_load = load i12 %coeff_cache_1_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 119 'load' 'coeff_cache_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr = getelementptr i32 %coeff_cache_2, i64 0, i64 %zext_ln101" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 120 'getelementptr' 'coeff_cache_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%coeff_cache_2_load = load i12 %coeff_cache_2_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 121 'load' 'coeff_cache_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 122 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln90_3 = select i1 %select_ln87_7, i12 %add_ln101_14, i12 %select_ln87_4" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 122 'select' 'select_ln90_3' <Predicate = (icmp_ln99_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i12 %select_ln90_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 123 'zext' 'zext_ln101_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%coeff_cache_addr_1 = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 124 'getelementptr' 'coeff_cache_addr_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%coeff_cache_load_1 = load i12 %coeff_cache_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 125 'load' 'coeff_cache_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr_1 = getelementptr i32 %coeff_cache_1, i64 0, i64 %zext_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 126 'getelementptr' 'coeff_cache_1_addr_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%coeff_cache_1_load_1 = load i12 %coeff_cache_1_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 127 'load' 'coeff_cache_1_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr_1 = getelementptr i32 %coeff_cache_2, i64 0, i64 %zext_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 128 'getelementptr' 'coeff_cache_2_addr_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_4 : Operation 129 [2/2] (3.25ns)   --->   "%coeff_cache_2_load_1 = load i12 %coeff_cache_2_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 129 'load' 'coeff_cache_2_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln90_4 = select i1 %select_ln87_7, i12 %add_ln101_15, i12 %select_ln87_5" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 130 'select' 'select_ln90_4' <Predicate = (icmp_ln99_1_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i12 %select_ln90_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 131 'zext' 'zext_ln101_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%coeff_cache_addr_2 = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln101_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 132 'getelementptr' 'coeff_cache_addr_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%coeff_cache_load_2 = load i12 %coeff_cache_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 133 'load' 'coeff_cache_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr_2 = getelementptr i32 %coeff_cache_1, i64 0, i64 %zext_ln101_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 134 'getelementptr' 'coeff_cache_1_addr_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (3.25ns)   --->   "%coeff_cache_1_load_2 = load i12 %coeff_cache_1_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 135 'load' 'coeff_cache_1_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr_2 = getelementptr i32 %coeff_cache_2, i64 0, i64 %zext_ln101_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 136 'getelementptr' 'coeff_cache_2_addr_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (3.25ns)   --->   "%coeff_cache_2_load_2 = load i12 %coeff_cache_2_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 137 'load' 'coeff_cache_2_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 138 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln90_5 = select i1 %select_ln87_7, i12 %add_ln101_16, i12 %select_ln87_6" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 138 'select' 'select_ln90_5' <Predicate = (icmp_ln99_2_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i12 %select_ln90_5" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 139 'zext' 'zext_ln101_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%coeff_cache_addr_3 = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln101_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 140 'getelementptr' 'coeff_cache_addr_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (3.25ns)   --->   "%coeff_cache_load_3 = load i12 %coeff_cache_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 141 'load' 'coeff_cache_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr_3 = getelementptr i32 %coeff_cache_1, i64 0, i64 %zext_ln101_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 142 'getelementptr' 'coeff_cache_1_addr_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (3.25ns)   --->   "%coeff_cache_1_load_3 = load i12 %coeff_cache_1_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 143 'load' 'coeff_cache_1_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr_3 = getelementptr i32 %coeff_cache_2, i64 0, i64 %zext_ln101_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 144 'getelementptr' 'coeff_cache_2_addr_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%coeff_cache_2_load_3 = load i12 %coeff_cache_2_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 145 'load' 'coeff_cache_2_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln94 = add i12 %add_ln94_1, i12 %mul_ln87" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 146 'add' 'add_ln94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %add_ln93, i32 %cx" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 147 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 148 [1/2] (3.25ns)   --->   "%coeff_cache_load = load i12 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 148 'load' 'coeff_cache_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 149 [1/2] (3.25ns)   --->   "%coeff_cache_1_load = load i12 %coeff_cache_1_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 149 'load' 'coeff_cache_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%coeff_cache_2_load = load i12 %coeff_cache_2_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 150 'load' 'coeff_cache_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 151 [1/2] (3.25ns)   --->   "%coeff_cache_load_1 = load i12 %coeff_cache_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 151 'load' 'coeff_cache_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%coeff_cache_1_load_1 = load i12 %coeff_cache_1_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 152 'load' 'coeff_cache_1_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 153 [1/2] (3.25ns)   --->   "%coeff_cache_2_load_1 = load i12 %coeff_cache_2_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 153 'load' 'coeff_cache_2_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%coeff_cache_load_2 = load i12 %coeff_cache_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 154 'load' 'coeff_cache_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%coeff_cache_1_load_2 = load i12 %coeff_cache_1_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 155 'load' 'coeff_cache_1_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 156 [1/2] (3.25ns)   --->   "%coeff_cache_2_load_2 = load i12 %coeff_cache_2_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 156 'load' 'coeff_cache_2_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 157 [1/2] (3.25ns)   --->   "%coeff_cache_load_3 = load i12 %coeff_cache_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 157 'load' 'coeff_cache_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%coeff_cache_1_load_3 = load i12 %coeff_cache_1_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 158 'load' 'coeff_cache_1_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%coeff_cache_2_load_3 = load i12 %coeff_cache_2_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 159 'load' 'coeff_cache_2_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln94 = add i12 %add_ln94_1, i12 %mul_ln87" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 160 'add' 'add_ln94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i12 %add_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 161 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i32 %row_buffer, i64 0, i64 %zext_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 162 'getelementptr' 'row_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%row_buffer_1_addr = getelementptr i32 %row_buffer_1, i64 0, i64 %zext_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 163 'getelementptr' 'row_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%row_buffer_2_addr = getelementptr i32 %row_buffer_2, i64 0, i64 %zext_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 164 'getelementptr' 'row_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [2/2] (3.25ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 165 'load' 'row_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%row_buffer_1_load = load i12 %row_buffer_1_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 166 'load' 'row_buffer_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%row_buffer_2_load = load i12 %row_buffer_2_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 167 'load' 'row_buffer_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_5 : Operation 168 [1/1] (1.70ns)   --->   "%filterValue = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load, i32 %coeff_cache_1_load, i32 %coeff_cache_2_load, i2 %empty_67" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 168 'mux' 'filterValue' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (1.70ns)   --->   "%filterValue_1 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load_1, i32 %coeff_cache_1_load_1, i32 %coeff_cache_2_load_1, i2 %empty_67" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 169 'mux' 'filterValue_1' <Predicate = (icmp_ln99_read)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.70ns)   --->   "%filterValue_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load_2, i32 %coeff_cache_1_load_2, i32 %coeff_cache_2_load_2, i2 %empty_67" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 170 'mux' 'filterValue_2' <Predicate = (icmp_ln99_1_read)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.70ns)   --->   "%filterValue_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load_3, i32 %coeff_cache_1_load_3, i32 %coeff_cache_2_load_3, i2 %empty_67" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 171 'mux' 'filterValue_3' <Predicate = (icmp_ln99_2_read)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.96>
ST_6 : Operation 172 [1/2] (3.25ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 172 'load' 'row_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 173 [1/2] (3.25ns)   --->   "%row_buffer_1_load = load i12 %row_buffer_1_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 173 'load' 'row_buffer_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 174 [1/2] (3.25ns)   --->   "%row_buffer_2_load = load i12 %row_buffer_2_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 174 'load' 'row_buffer_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 175 [1/1] (1.70ns)   --->   "%pixelValue = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %row_buffer_load, i32 %row_buffer_1_load, i32 %row_buffer_2_load, i2 %select_ln90_1" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 175 'mux' 'pixelValue' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%pixelValue_cast = sext i32 %pixelValue" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 176 'sext' 'pixelValue_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i32 %filterValue" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 177 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln13 = mul i52 %sext_ln13, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 178 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i32 %filterValue_1" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 179 'sext' 'sext_ln13_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_7 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln13_1 = mul i52 %sext_ln13_1, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 180 'mul' 'mul_ln13_1' <Predicate = (icmp_ln99_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i32 %filterValue_2" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 181 'sext' 'sext_ln13_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_7 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln13_2 = mul i52 %sext_ln13_2, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 182 'mul' 'mul_ln13_2' <Predicate = (icmp_ln99_1_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i32 %filterValue_3" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 183 'sext' 'sext_ln13_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_7 : Operation 184 [2/2] (6.91ns)   --->   "%mul_ln13_3 = mul i52 %sext_ln13_3, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 184 'mul' 'mul_ln13_3' <Predicate = (icmp_ln99_2_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 185 [1/2] (6.91ns)   --->   "%mul_ln13 = mul i52 %sext_ln13, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 185 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln13, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:15]   --->   Operation 186 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/2] (6.91ns)   --->   "%mul_ln13_1 = mul i52 %sext_ln13_1, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 187 'mul' 'mul_ln13_1' <Predicate = (icmp_ln99_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln13_1, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:15]   --->   Operation 188 'partselect' 'trunc_ln15_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_8 : Operation 189 [1/2] (6.91ns)   --->   "%mul_ln13_2 = mul i52 %sext_ln13_2, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 189 'mul' 'mul_ln13_2' <Predicate = (icmp_ln99_1_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln13_2, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:15]   --->   Operation 190 'partselect' 'trunc_ln15_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (6.91ns)   --->   "%mul_ln13_3 = mul i52 %sext_ln13_3, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 191 'mul' 'mul_ln13_3' <Predicate = (icmp_ln99_2_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln15_3 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln13_3, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:15]   --->   Operation 192 'partselect' 'trunc_ln15_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%acc_0_1_load = load i32 %acc_0_1"   --->   Operation 214 'load' 'acc_0_1_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%acc_1_1_load = load i32 %acc_1_1"   --->   Operation 215 'load' 'acc_1_1_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%acc_2_1_load = load i32 %acc_2_1"   --->   Operation 216 'load' 'acc_2_1_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3"   --->   Operation 217 'load' 'acc_3_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_3_7_out, i32 %acc_3_load"   --->   Operation 218 'write' 'write_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_2_7_out, i32 %acc_2_1_load"   --->   Operation 219 'write' 'write_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_1_7_out, i32 %acc_1_1_load"   --->   Operation 220 'write' 'write_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_0_7_out, i32 %acc_0_1_load"   --->   Operation 221 'write' 'write_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 222 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.83>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%acc_0_1_load_1 = load i32 %acc_0_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 193 'load' 'acc_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%acc_1_1_load_1 = load i32 %acc_1_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 194 'load' 'acc_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%acc_2_1_load_1 = load i32 %acc_2_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 195 'load' 'acc_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%acc_3_load_1 = load i32 %acc_3" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 196 'load' 'acc_3_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13_str"   --->   Operation 197 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 198 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_12_VITIS_LOOP_93_13_str"   --->   Operation 199 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 200 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 201 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (2.55ns)   --->   "%acc_0 = add i32 %trunc_ln6, i32 %acc_0_1_load_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 202 'add' 'acc_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %trunc_ln15_1, i32 %acc_1_1_load_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 203 'add' 'acc_1' <Predicate = (icmp_ln99_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.69ns)   --->   "%acc_1_2 = select i1 %icmp_ln99_read, i32 %acc_1, i32 %acc_1_1_load_1" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 204 'select' 'acc_1_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (2.55ns)   --->   "%acc_2 = add i32 %trunc_ln15_2, i32 %acc_2_1_load_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 205 'add' 'acc_2' <Predicate = (icmp_ln99_1_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.69ns)   --->   "%acc_2_2 = select i1 %icmp_ln99_1_read, i32 %acc_2, i32 %acc_2_1_load_1" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 206 'select' 'acc_2_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (2.55ns)   --->   "%acc_3_1 = add i32 %trunc_ln15_3, i32 %acc_3_load_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 207 'add' 'acc_3_1' <Predicate = (icmp_ln99_2_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.69ns)   --->   "%acc_3_2 = select i1 %icmp_ln99_2_read, i32 %acc_3_1, i32 %acc_3_load_1" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 208 'select' 'acc_3_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %acc_3_2, i32 %acc_3" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 209 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %acc_2_2, i32 %acc_2_1" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 210 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %acc_1_2, i32 %acc_1_1" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 211 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %acc_0, i32 %acc_0_1" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 212 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln93 = br void %VITIS_LOOP_97_14" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 213 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_3_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_2_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_1_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_0_32_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln19_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln51_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ coeff_cache_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ coeff_cache_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ x_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ icmp_ln99]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln99_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln99_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_3_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ acc_2_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ acc_1_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ acc_0_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cx                     (alloca        ) [ 0111100000]
acc_0_1                (alloca        ) [ 0111111111]
acc_1_1                (alloca        ) [ 0111111111]
acc_2_1                (alloca        ) [ 0111111111]
acc_3                  (alloca        ) [ 0111111111]
cy                     (alloca        ) [ 0111000000]
indvar_flatten123      (alloca        ) [ 0110000000]
iChannel               (alloca        ) [ 0110000000]
indvar_flatten195      (alloca        ) [ 0110000000]
icmp_ln99_2_read       (read          ) [ 0111111111]
icmp_ln99_1_read       (read          ) [ 0111111111]
icmp_ln99_read         (read          ) [ 0111111111]
x_cast_read            (read          ) [ 0111000000]
icmp_ln51_1_read       (read          ) [ 0111000000]
convWidth_read         (read          ) [ 0111000000]
trunc_ln_read          (read          ) [ 0111100000]
mul_ln19_read          (read          ) [ 0110000000]
mul_ln19_1_read        (read          ) [ 0110000000]
acc_0_32_reload_read   (read          ) [ 0000000000]
acc_1_3_reload_read    (read          ) [ 0000000000]
acc_2_3_reload_read    (read          ) [ 0000000000]
acc_3_3_reload_read    (read          ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
br_ln0                 (br            ) [ 0000000000]
iChannel_1             (load          ) [ 0000000000]
indvar_flatten195_load (load          ) [ 0000000000]
trunc_ln87             (trunc         ) [ 0000000000]
trunc_ln101            (trunc         ) [ 0000000000]
tmp_5                  (bitconcatenate) [ 0000000000]
sub_ln101              (sub           ) [ 0101000000]
icmp_ln87              (icmp          ) [ 0111111110]
add_ln87_1             (add           ) [ 0000000000]
br_ln87                (br            ) [ 0000000000]
indvar_flatten123_load (load          ) [ 0000000000]
add_ln87               (add           ) [ 0000000000]
trunc_ln87_1           (trunc         ) [ 0000000000]
icmp_ln90              (icmp          ) [ 0101100000]
trunc_ln101_2          (trunc         ) [ 0000000000]
tmp_6                  (bitconcatenate) [ 0000000000]
sub_ln101_1            (sub           ) [ 0101100000]
select_ln87_1          (select        ) [ 0000000000]
trunc_ln87_2           (trunc         ) [ 0000000000]
trunc_ln101_3          (trunc         ) [ 0101100000]
tmp_7                  (bitconcatenate) [ 0000000000]
sub_ln101_2            (sub           ) [ 0101000000]
add_ln90_1             (add           ) [ 0000000000]
select_ln90_7          (select        ) [ 0000000000]
store_ln93             (store         ) [ 0000000000]
store_ln93             (store         ) [ 0000000000]
store_ln93             (store         ) [ 0000000000]
cy_1                   (load          ) [ 0000000000]
add_ln101              (add           ) [ 0000000000]
add_ln101_1            (add           ) [ 0000000000]
add_ln101_2            (add           ) [ 0000000000]
trunc_ln101_1          (trunc         ) [ 0000000000]
add_ln101_3            (add           ) [ 0000000000]
add_ln101_4            (add           ) [ 0100100000]
add_ln101_5            (add           ) [ 0100100000]
add_ln101_6            (add           ) [ 0100100000]
specpipeline_ln0       (specpipeline  ) [ 0000000000]
cx_load                (load          ) [ 0000000000]
select_ln87            (select        ) [ 0000000000]
empty                  (trunc         ) [ 0000000000]
select_ln87_2          (select        ) [ 0000000000]
select_ln87_3          (select        ) [ 0000000000]
icmp_ln93              (icmp          ) [ 0000000000]
select_ln87_7          (select        ) [ 0100100000]
add_ln90               (add           ) [ 0000000000]
or_ln90                (or            ) [ 0000000000]
select_ln90            (select        ) [ 0000000000]
trunc_ln101_4          (trunc         ) [ 0000000000]
add_ln101_13           (add           ) [ 0000000000]
add_ln101_10           (add           ) [ 0000000000]
add_ln101_14           (add           ) [ 0100100000]
add_ln101_11           (add           ) [ 0000000000]
add_ln101_15           (add           ) [ 0100100000]
add_ln101_12           (add           ) [ 0000000000]
add_ln101_16           (add           ) [ 0100100000]
empty_66               (trunc         ) [ 0000000000]
select_ln90_1          (select        ) [ 0100111000]
select_ln90_2          (select        ) [ 0100100000]
select_ln90_6          (select        ) [ 0000000000]
trunc_ln94             (trunc         ) [ 0000000000]
add_ln94_1             (add           ) [ 0100110000]
empty_67               (trunc         ) [ 0100110000]
add_ln93               (add           ) [ 0100100000]
store_ln93             (store         ) [ 0000000000]
add_ln101_7            (add           ) [ 0000000000]
add_ln101_8            (add           ) [ 0000000000]
add_ln101_9            (add           ) [ 0000000000]
mul_ln87               (mul           ) [ 0100010000]
select_ln87_4          (select        ) [ 0000000000]
select_ln87_5          (select        ) [ 0000000000]
select_ln87_6          (select        ) [ 0000000000]
zext_ln101             (zext          ) [ 0000000000]
coeff_cache_addr       (getelementptr ) [ 0100010000]
coeff_cache_1_addr     (getelementptr ) [ 0100010000]
coeff_cache_2_addr     (getelementptr ) [ 0100010000]
select_ln90_3          (select        ) [ 0000000000]
zext_ln101_1           (zext          ) [ 0000000000]
coeff_cache_addr_1     (getelementptr ) [ 0100010000]
coeff_cache_1_addr_1   (getelementptr ) [ 0100010000]
coeff_cache_2_addr_1   (getelementptr ) [ 0100010000]
select_ln90_4          (select        ) [ 0000000000]
zext_ln101_2           (zext          ) [ 0000000000]
coeff_cache_addr_2     (getelementptr ) [ 0100010000]
coeff_cache_1_addr_2   (getelementptr ) [ 0100010000]
coeff_cache_2_addr_2   (getelementptr ) [ 0100010000]
select_ln90_5          (select        ) [ 0000000000]
zext_ln101_3           (zext          ) [ 0000000000]
coeff_cache_addr_3     (getelementptr ) [ 0100010000]
coeff_cache_1_addr_3   (getelementptr ) [ 0100010000]
coeff_cache_2_addr_3   (getelementptr ) [ 0100010000]
store_ln93             (store         ) [ 0000000000]
coeff_cache_load       (load          ) [ 0000000000]
coeff_cache_1_load     (load          ) [ 0000000000]
coeff_cache_2_load     (load          ) [ 0000000000]
coeff_cache_load_1     (load          ) [ 0000000000]
coeff_cache_1_load_1   (load          ) [ 0000000000]
coeff_cache_2_load_1   (load          ) [ 0000000000]
coeff_cache_load_2     (load          ) [ 0000000000]
coeff_cache_1_load_2   (load          ) [ 0000000000]
coeff_cache_2_load_2   (load          ) [ 0000000000]
coeff_cache_load_3     (load          ) [ 0000000000]
coeff_cache_1_load_3   (load          ) [ 0000000000]
coeff_cache_2_load_3   (load          ) [ 0000000000]
add_ln94               (add           ) [ 0000000000]
zext_ln94              (zext          ) [ 0000000000]
row_buffer_addr        (getelementptr ) [ 0100001000]
row_buffer_1_addr      (getelementptr ) [ 0100001000]
row_buffer_2_addr      (getelementptr ) [ 0100001000]
filterValue            (mux           ) [ 0100001100]
filterValue_1          (mux           ) [ 0100001100]
filterValue_2          (mux           ) [ 0100001100]
filterValue_3          (mux           ) [ 0100001100]
row_buffer_load        (load          ) [ 0000000000]
row_buffer_1_load      (load          ) [ 0000000000]
row_buffer_2_load      (load          ) [ 0000000000]
pixelValue             (mux           ) [ 0100000100]
pixelValue_cast        (sext          ) [ 0100000010]
sext_ln13              (sext          ) [ 0100000010]
sext_ln13_1            (sext          ) [ 0100000010]
sext_ln13_2            (sext          ) [ 0100000010]
sext_ln13_3            (sext          ) [ 0100000010]
mul_ln13               (mul           ) [ 0000000000]
trunc_ln6              (partselect    ) [ 0100000001]
mul_ln13_1             (mul           ) [ 0000000000]
trunc_ln15_1           (partselect    ) [ 0100000001]
mul_ln13_2             (mul           ) [ 0000000000]
trunc_ln15_2           (partselect    ) [ 0100000001]
mul_ln13_3             (mul           ) [ 0000000000]
trunc_ln15_3           (partselect    ) [ 0100000001]
acc_0_1_load_1         (load          ) [ 0000000000]
acc_1_1_load_1         (load          ) [ 0000000000]
acc_2_1_load_1         (load          ) [ 0000000000]
acc_3_load_1           (load          ) [ 0000000000]
specloopname_ln0       (specloopname  ) [ 0000000000]
specpipeline_ln0       (specpipeline  ) [ 0000000000]
specloopname_ln0       (specloopname  ) [ 0000000000]
specpipeline_ln0       (specpipeline  ) [ 0000000000]
specloopname_ln93      (specloopname  ) [ 0000000000]
acc_0                  (add           ) [ 0000000000]
acc_1                  (add           ) [ 0000000000]
acc_1_2                (select        ) [ 0000000000]
acc_2                  (add           ) [ 0000000000]
acc_2_2                (select        ) [ 0000000000]
acc_3_1                (add           ) [ 0000000000]
acc_3_2                (select        ) [ 0000000000]
store_ln93             (store         ) [ 0000000000]
store_ln93             (store         ) [ 0000000000]
store_ln93             (store         ) [ 0000000000]
store_ln93             (store         ) [ 0000000000]
br_ln93                (br            ) [ 0000000000]
acc_0_1_load           (load          ) [ 0000000000]
acc_1_1_load           (load          ) [ 0000000000]
acc_2_1_load           (load          ) [ 0000000000]
acc_3_load             (load          ) [ 0000000000]
write_ln0              (write         ) [ 0000000000]
write_ln0              (write         ) [ 0000000000]
write_ln0              (write         ) [ 0000000000]
write_ln0              (write         ) [ 0000000000]
ret_ln0                (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_3_3_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3_3_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_2_3_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_3_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_1_3_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1_3_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_0_32_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0_32_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln19_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trunc_ln">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="convWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="icmp_ln51_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln51_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coeff_cache">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="coeff_cache_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache_1"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="coeff_cache_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache_2"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_cast">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_cast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="row_buffer">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="row_buffer_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="row_buffer_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="icmp_ln99">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="icmp_ln99_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln99_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="icmp_ln99_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln99_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3_7_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3_7_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_2_7_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_7_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_1_7_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1_7_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_0_7_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0_7_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_90_12_VITIS_LOOP_93_13_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="cx_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cx/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="acc_0_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_0_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="acc_1_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="acc_2_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="acc_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cy_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cy/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten123_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten123/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="iChannel_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChannel/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten195_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten195/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln99_2_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln99_2_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln99_1_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln99_1_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln99_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln99_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="x_cast_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_cast_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln51_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln51_1_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="convWidth_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="12" slack="0"/>
<pin id="177" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln19_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mul_ln19_1_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="96" slack="0"/>
<pin id="188" dir="0" index="1" bw="96" slack="0"/>
<pin id="189" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_1_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="acc_0_32_reload_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_0_32_reload_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="acc_1_3_reload_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_1_3_reload_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="acc_2_3_reload_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_2_3_reload_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="acc_3_3_reload_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_3_3_reload_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln0_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln0_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln0_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln0_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="coeff_cache_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="12" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_addr/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="0"/>
<pin id="256" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="257" dir="0" index="5" bw="32" slack="0"/>
<pin id="258" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="8" bw="12" slack="0"/>
<pin id="261" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="12" bw="12" slack="2147483647"/>
<pin id="265" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="0"/>
<pin id="259" dir="1" index="7" bw="32" slack="0"/>
<pin id="263" dir="1" index="11" bw="32" slack="0"/>
<pin id="267" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_cache_load/4 coeff_cache_load_1/4 coeff_cache_load_2/4 coeff_cache_load_3/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="coeff_cache_1_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_1_addr/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="0"/>
<pin id="281" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="282" dir="0" index="5" bw="32" slack="0"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="8" bw="12" slack="0"/>
<pin id="286" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="12" bw="12" slack="2147483647"/>
<pin id="290" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
<pin id="284" dir="1" index="7" bw="32" slack="0"/>
<pin id="288" dir="1" index="11" bw="32" slack="0"/>
<pin id="292" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_cache_1_load/4 coeff_cache_1_load_1/4 coeff_cache_1_load_2/4 coeff_cache_1_load_3/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="coeff_cache_2_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="12" slack="0"/>
<pin id="298" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_2_addr/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="0"/>
<pin id="306" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="307" dir="0" index="5" bw="32" slack="0"/>
<pin id="308" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="8" bw="12" slack="0"/>
<pin id="311" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="12" bw="12" slack="2147483647"/>
<pin id="315" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="0"/>
<pin id="309" dir="1" index="7" bw="32" slack="0"/>
<pin id="313" dir="1" index="11" bw="32" slack="0"/>
<pin id="317" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_cache_2_load/4 coeff_cache_2_load_1/4 coeff_cache_2_load_2/4 coeff_cache_2_load_3/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="coeff_cache_addr_1_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="12" slack="0"/>
<pin id="323" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_addr_1/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="coeff_cache_1_addr_1_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="12" slack="0"/>
<pin id="331" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_1_addr_1/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="coeff_cache_2_addr_1_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="12" slack="0"/>
<pin id="339" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_2_addr_1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="coeff_cache_addr_2_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="12" slack="0"/>
<pin id="347" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_addr_2/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="coeff_cache_1_addr_2_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="12" slack="0"/>
<pin id="355" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_1_addr_2/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="coeff_cache_2_addr_2_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="12" slack="0"/>
<pin id="363" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_2_addr_2/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="coeff_cache_addr_3_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="12" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_addr_3/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="coeff_cache_1_addr_3_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="12" slack="0"/>
<pin id="379" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_1_addr_3/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="coeff_cache_2_addr_3_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="12" slack="0"/>
<pin id="387" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_2_addr_3/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="row_buffer_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="12" slack="0"/>
<pin id="395" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_addr/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="row_buffer_1_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="12" slack="0"/>
<pin id="402" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_1_addr/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="row_buffer_2_addr_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="12" slack="0"/>
<pin id="409" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_2_addr/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buffer_load/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buffer_1_load/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buffer_2_load/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln0_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="96" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln0_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln0_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln0_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln0_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln0_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln0_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln0_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln0_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="iChannel_1_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChannel_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="indvar_flatten195_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="96" slack="1"/>
<pin id="480" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten195_load/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln87_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln101_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_5_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="0" index="1" bw="10" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sub_ln101_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="0"/>
<pin id="499" dir="0" index="1" bw="12" slack="0"/>
<pin id="500" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln87_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="96" slack="0"/>
<pin id="505" dir="0" index="1" bw="96" slack="1"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln87_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="96" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="indvar_flatten123_load_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten123_load/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln87_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln87_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln90_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="0" index="1" bw="64" slack="1"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln101_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101_2/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="0" index="1" bw="10" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln101_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="0"/>
<pin id="546" dir="0" index="1" bw="12" slack="0"/>
<pin id="547" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101_1/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln87_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_1/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln87_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87_2/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln101_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101_3/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_7_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="10" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln101_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="12" slack="0"/>
<pin id="577" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101_2/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln90_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln90_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="64" slack="0"/>
<pin id="590" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_7/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln93_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="96" slack="0"/>
<pin id="596" dir="0" index="1" bw="96" slack="1"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln93_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="1"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln93_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="1"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="cy_1_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="2"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cy_1/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln101_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="12" slack="1"/>
<pin id="614" dir="0" index="1" bw="11" slack="0"/>
<pin id="615" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln101_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="1"/>
<pin id="619" dir="0" index="1" bw="12" slack="0"/>
<pin id="620" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln101_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="1"/>
<pin id="624" dir="0" index="1" bw="12" slack="0"/>
<pin id="625" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_2/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln101_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101_1/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln101_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="1"/>
<pin id="633" dir="0" index="1" bw="12" slack="0"/>
<pin id="634" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_3/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln101_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="0"/>
<pin id="638" dir="0" index="1" bw="12" slack="0"/>
<pin id="639" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_4/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln101_5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="12" slack="0"/>
<pin id="644" dir="0" index="1" bw="12" slack="0"/>
<pin id="645" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_5/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln101_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="0"/>
<pin id="650" dir="0" index="1" bw="12" slack="0"/>
<pin id="651" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_6/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="cx_load_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="2"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cx_load/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln87_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="32" slack="0"/>
<pin id="661" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="empty_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln87_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="2" slack="0"/>
<pin id="672" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_2/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln87_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="12" slack="1"/>
<pin id="678" dir="0" index="2" bw="12" slack="0"/>
<pin id="679" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_3/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln93_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="2"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln87_7_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="0" index="1" bw="1" slack="2"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_7/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln90_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln90_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="1"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln90_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="0" index="2" bw="32" slack="0"/>
<pin id="707" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln101_4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101_4/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln101_13_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="1"/>
<pin id="717" dir="0" index="1" bw="12" slack="0"/>
<pin id="718" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_13/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln101_10_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="1"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_10/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln101_14_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="0"/>
<pin id="727" dir="0" index="1" bw="12" slack="0"/>
<pin id="728" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_14/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln101_11_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="12" slack="1"/>
<pin id="733" dir="0" index="1" bw="12" slack="0"/>
<pin id="734" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_11/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln101_15_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="0" index="1" bw="12" slack="0"/>
<pin id="739" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_15/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln101_12_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="1"/>
<pin id="744" dir="0" index="1" bw="12" slack="0"/>
<pin id="745" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_12/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln101_16_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="0" index="1" bw="12" slack="0"/>
<pin id="750" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_16/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="empty_66_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_66/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln90_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="2" slack="0"/>
<pin id="760" dir="0" index="2" bw="2" slack="0"/>
<pin id="761" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_1/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln90_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="12" slack="0"/>
<pin id="768" dir="0" index="2" bw="12" slack="0"/>
<pin id="769" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_2/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln90_6_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="32" slack="0"/>
<pin id="777" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_6/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln94_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln94_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="2"/>
<pin id="787" dir="0" index="1" bw="12" slack="0"/>
<pin id="788" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="empty_67_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_67/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln93_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln93_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="2"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln101_7_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="2"/>
<pin id="807" dir="0" index="1" bw="11" slack="0"/>
<pin id="808" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_7/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln101_8_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="12" slack="2"/>
<pin id="812" dir="0" index="1" bw="12" slack="0"/>
<pin id="813" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_8/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln101_9_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="12" slack="2"/>
<pin id="817" dir="0" index="1" bw="12" slack="0"/>
<pin id="818" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_9/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln87_4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="2"/>
<pin id="822" dir="0" index="1" bw="12" slack="0"/>
<pin id="823" dir="0" index="2" bw="12" slack="1"/>
<pin id="824" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_4/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="select_ln87_5_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="2"/>
<pin id="828" dir="0" index="1" bw="12" slack="0"/>
<pin id="829" dir="0" index="2" bw="12" slack="1"/>
<pin id="830" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_5/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln87_6_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="2"/>
<pin id="834" dir="0" index="1" bw="12" slack="0"/>
<pin id="835" dir="0" index="2" bw="12" slack="1"/>
<pin id="836" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_6/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln101_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="select_ln90_3_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="0" index="1" bw="12" slack="1"/>
<pin id="847" dir="0" index="2" bw="12" slack="0"/>
<pin id="848" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_3/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln101_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="12" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="select_ln90_4_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="0" index="1" bw="12" slack="1"/>
<pin id="860" dir="0" index="2" bw="12" slack="0"/>
<pin id="861" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_4/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln101_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="12" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_2/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln90_5_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="0" index="1" bw="12" slack="1"/>
<pin id="873" dir="0" index="2" bw="12" slack="0"/>
<pin id="874" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_5/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln101_3_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="0"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_3/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="store_ln93_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="0" index="1" bw="32" slack="3"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln94_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="12" slack="0"/>
<pin id="889" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="filterValue_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="0" index="2" bw="32" slack="0"/>
<pin id="897" dir="0" index="3" bw="32" slack="0"/>
<pin id="898" dir="0" index="4" bw="2" slack="2"/>
<pin id="899" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="filterValue/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="filterValue_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="0" index="2" bw="32" slack="0"/>
<pin id="908" dir="0" index="3" bw="32" slack="0"/>
<pin id="909" dir="0" index="4" bw="2" slack="2"/>
<pin id="910" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="filterValue_1/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="filterValue_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="32" slack="0"/>
<pin id="919" dir="0" index="3" bw="32" slack="0"/>
<pin id="920" dir="0" index="4" bw="2" slack="2"/>
<pin id="921" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="filterValue_2/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="filterValue_3_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="32" slack="0"/>
<pin id="930" dir="0" index="3" bw="32" slack="0"/>
<pin id="931" dir="0" index="4" bw="2" slack="2"/>
<pin id="932" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="filterValue_3/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="pixelValue_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="32" slack="0"/>
<pin id="941" dir="0" index="3" bw="32" slack="0"/>
<pin id="942" dir="0" index="4" bw="2" slack="3"/>
<pin id="943" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="pixelValue/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="pixelValue_cast_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pixelValue_cast/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln13_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="2"/>
<pin id="953" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/7 "/>
</bind>
</comp>

<comp id="954" class="1004" name="grp_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sext_ln13_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="2"/>
<pin id="962" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="grp_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/7 "/>
</bind>
</comp>

<comp id="969" class="1004" name="sext_ln13_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="2"/>
<pin id="971" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="grp_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/7 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sext_ln13_3_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="2"/>
<pin id="980" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/7 "/>
</bind>
</comp>

<comp id="981" class="1004" name="grp_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_3/7 "/>
</bind>
</comp>

<comp id="987" class="1004" name="trunc_ln6_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="52" slack="0"/>
<pin id="990" dir="0" index="2" bw="6" slack="0"/>
<pin id="991" dir="0" index="3" bw="7" slack="0"/>
<pin id="992" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/8 "/>
</bind>
</comp>

<comp id="997" class="1004" name="trunc_ln15_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="0"/>
<pin id="999" dir="0" index="1" bw="52" slack="0"/>
<pin id="1000" dir="0" index="2" bw="6" slack="0"/>
<pin id="1001" dir="0" index="3" bw="7" slack="0"/>
<pin id="1002" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15_1/8 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="trunc_ln15_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="0" index="1" bw="52" slack="0"/>
<pin id="1010" dir="0" index="2" bw="6" slack="0"/>
<pin id="1011" dir="0" index="3" bw="7" slack="0"/>
<pin id="1012" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15_2/8 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="trunc_ln15_3_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="0"/>
<pin id="1019" dir="0" index="1" bw="52" slack="0"/>
<pin id="1020" dir="0" index="2" bw="6" slack="0"/>
<pin id="1021" dir="0" index="3" bw="7" slack="0"/>
<pin id="1022" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15_3/8 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="acc_0_1_load_1_load_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="8"/>
<pin id="1029" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_1_load_1/9 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="acc_1_1_load_1_load_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="8"/>
<pin id="1032" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_1_load_1/9 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="acc_2_1_load_1_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="8"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_1_load_1/9 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="acc_3_load_1_load_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="8"/>
<pin id="1038" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load_1/9 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="acc_0_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="0" index="1" bw="32" slack="0"/>
<pin id="1042" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0/9 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="acc_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="0" index="1" bw="32" slack="0"/>
<pin id="1047" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/9 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="acc_1_2_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="8"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="0" index="2" bw="32" slack="0"/>
<pin id="1053" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_1_2/9 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="acc_2_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="0" index="1" bw="32" slack="0"/>
<pin id="1059" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2/9 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="acc_2_2_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="8"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="0" index="2" bw="32" slack="0"/>
<pin id="1065" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_2_2/9 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="acc_3_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="0" index="1" bw="32" slack="0"/>
<pin id="1071" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_1/9 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="acc_3_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="8"/>
<pin id="1075" dir="0" index="1" bw="32" slack="0"/>
<pin id="1076" dir="0" index="2" bw="32" slack="0"/>
<pin id="1077" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3_2/9 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="store_ln93_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="8"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="store_ln93_store_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="32" slack="8"/>
<pin id="1088" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="store_ln93_store_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="8"/>
<pin id="1093" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="store_ln93_store_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="32" slack="8"/>
<pin id="1098" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="acc_0_1_load_load_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="7"/>
<pin id="1102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_1_load/8 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="acc_1_1_load_load_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="7"/>
<pin id="1106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_1_load/8 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="acc_2_1_load_load_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="7"/>
<pin id="1110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_1_load/8 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="acc_3_load_load_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="7"/>
<pin id="1114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/8 "/>
</bind>
</comp>

<comp id="1116" class="1007" name="grp_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="12" slack="0"/>
<pin id="1118" dir="0" index="1" bw="12" slack="1"/>
<pin id="1119" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln87/2 add_ln94/4 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="cx_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="0"/>
<pin id="1125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cx "/>
</bind>
</comp>

<comp id="1130" class="1005" name="acc_0_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="acc_1_1_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="0"/>
<pin id="1140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_1 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="acc_2_1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_2_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="acc_3_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="0"/>
<pin id="1156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_3 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="cy_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cy "/>
</bind>
</comp>

<comp id="1169" class="1005" name="indvar_flatten123_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="64" slack="0"/>
<pin id="1171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten123 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="iChannel_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="0"/>
<pin id="1178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iChannel "/>
</bind>
</comp>

<comp id="1183" class="1005" name="indvar_flatten195_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="96" slack="0"/>
<pin id="1185" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten195 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="icmp_ln99_2_read_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="2"/>
<pin id="1192" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln99_2_read "/>
</bind>
</comp>

<comp id="1195" class="1005" name="icmp_ln99_1_read_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="2"/>
<pin id="1197" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln99_1_read "/>
</bind>
</comp>

<comp id="1200" class="1005" name="icmp_ln99_read_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="2"/>
<pin id="1202" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln99_read "/>
</bind>
</comp>

<comp id="1205" class="1005" name="x_cast_read_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="12" slack="2"/>
<pin id="1207" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="x_cast_read "/>
</bind>
</comp>

<comp id="1210" class="1005" name="icmp_ln51_1_read_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="2"/>
<pin id="1212" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln51_1_read "/>
</bind>
</comp>

<comp id="1215" class="1005" name="convWidth_read_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="2"/>
<pin id="1217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="1220" class="1005" name="trunc_ln_read_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="12" slack="1"/>
<pin id="1222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="1225" class="1005" name="mul_ln19_read_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="64" slack="1"/>
<pin id="1227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_read "/>
</bind>
</comp>

<comp id="1230" class="1005" name="mul_ln19_1_read_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="96" slack="1"/>
<pin id="1232" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_1_read "/>
</bind>
</comp>

<comp id="1235" class="1005" name="sub_ln101_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="12" slack="1"/>
<pin id="1237" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln101 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="icmp_ln87_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="icmp_ln90_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="sub_ln101_1_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="12" slack="1"/>
<pin id="1261" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln101_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="trunc_ln101_3_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="12" slack="1"/>
<pin id="1269" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln101_3 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="sub_ln101_2_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="12" slack="1"/>
<pin id="1274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln101_2 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="add_ln101_4_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="12" slack="1"/>
<pin id="1282" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101_4 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="add_ln101_5_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="12" slack="1"/>
<pin id="1287" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101_5 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="add_ln101_6_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="12" slack="1"/>
<pin id="1292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101_6 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="select_ln87_7_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln87_7 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="add_ln101_14_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="12" slack="1"/>
<pin id="1304" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101_14 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="add_ln101_15_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="12" slack="1"/>
<pin id="1309" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101_15 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln101_16_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="12" slack="1"/>
<pin id="1314" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101_16 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="select_ln90_1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="2" slack="3"/>
<pin id="1319" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="select_ln90_1 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="select_ln90_2_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="12" slack="1"/>
<pin id="1324" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln90_2 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="add_ln94_1_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="12" slack="1"/>
<pin id="1329" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94_1 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="empty_67_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="2" slack="2"/>
<pin id="1334" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="empty_67 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="add_ln93_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="coeff_cache_addr_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="12" slack="1"/>
<pin id="1347" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_addr "/>
</bind>
</comp>

<comp id="1350" class="1005" name="coeff_cache_1_addr_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="12" slack="1"/>
<pin id="1352" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_1_addr "/>
</bind>
</comp>

<comp id="1355" class="1005" name="coeff_cache_2_addr_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="12" slack="1"/>
<pin id="1357" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_2_addr "/>
</bind>
</comp>

<comp id="1360" class="1005" name="coeff_cache_addr_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="12" slack="1"/>
<pin id="1362" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_addr_1 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="coeff_cache_1_addr_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="12" slack="1"/>
<pin id="1367" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_1_addr_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="coeff_cache_2_addr_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="12" slack="1"/>
<pin id="1372" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_2_addr_1 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="coeff_cache_addr_2_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="12" slack="1"/>
<pin id="1377" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_addr_2 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="coeff_cache_1_addr_2_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="12" slack="1"/>
<pin id="1382" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_1_addr_2 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="coeff_cache_2_addr_2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="12" slack="1"/>
<pin id="1387" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_2_addr_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="coeff_cache_addr_3_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="12" slack="1"/>
<pin id="1392" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_addr_3 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="coeff_cache_1_addr_3_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="12" slack="1"/>
<pin id="1397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_1_addr_3 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="coeff_cache_2_addr_3_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="12" slack="1"/>
<pin id="1402" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cache_2_addr_3 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="row_buffer_addr_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="12" slack="1"/>
<pin id="1407" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_addr "/>
</bind>
</comp>

<comp id="1410" class="1005" name="row_buffer_1_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="12" slack="1"/>
<pin id="1412" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_1_addr "/>
</bind>
</comp>

<comp id="1415" class="1005" name="row_buffer_2_addr_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="12" slack="1"/>
<pin id="1417" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_2_addr "/>
</bind>
</comp>

<comp id="1420" class="1005" name="filterValue_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="2"/>
<pin id="1422" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filterValue "/>
</bind>
</comp>

<comp id="1425" class="1005" name="filterValue_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="2"/>
<pin id="1427" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filterValue_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="filterValue_2_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="2"/>
<pin id="1432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filterValue_2 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="filterValue_3_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="2"/>
<pin id="1437" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filterValue_3 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="pixelValue_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="1"/>
<pin id="1442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixelValue "/>
</bind>
</comp>

<comp id="1445" class="1005" name="pixelValue_cast_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="52" slack="1"/>
<pin id="1447" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="pixelValue_cast "/>
</bind>
</comp>

<comp id="1453" class="1005" name="sext_ln13_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="52" slack="1"/>
<pin id="1455" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="sext_ln13_1_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="52" slack="1"/>
<pin id="1460" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_1 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="sext_ln13_2_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="52" slack="1"/>
<pin id="1465" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_2 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="sext_ln13_3_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="52" slack="1"/>
<pin id="1470" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_3 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="trunc_ln6_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="32" slack="1"/>
<pin id="1475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="trunc_ln15_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="32" slack="1"/>
<pin id="1480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15_1 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="trunc_ln15_2_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="1"/>
<pin id="1485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15_2 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="trunc_ln15_3_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="32" slack="1"/>
<pin id="1490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="100" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="100" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="100" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="100" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="268"><net_src comp="244" pin="3"/><net_sink comp="251" pin=8"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="293"><net_src comp="269" pin="3"/><net_sink comp="276" pin=8"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="318"><net_src comp="294" pin="3"/><net_sink comp="301" pin=8"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="251" pin=5"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="327" pin="3"/><net_sink comp="276" pin=5"/></net>

<net id="340"><net_src comp="22" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="335" pin="3"/><net_sink comp="301" pin=5"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="356"><net_src comp="20" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="364"><net_src comp="22" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="372"><net_src comp="18" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="367" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="383" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="391" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="398" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="405" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="60" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="210" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="204" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="198" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="192" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="475" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="64" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="481" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="66" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="485" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="478" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="478" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="68" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="521"><net_src comp="475" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="46" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="514" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="517" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="523" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="532" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="527" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="517" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="475" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="550" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="64" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="558" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="66" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="562" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="514" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="70" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="527" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="580" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="508" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="550" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="586" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="616"><net_src comp="72" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="74" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="76" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="609" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="612" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="627" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="617" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="627" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="622" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="627" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="662"><net_src comp="60" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="609" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="667"><net_src comp="609" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="66" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="674"><net_src comp="664" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="631" pin="2"/><net_sink comp="675" pin=2"/></net>

<net id="685"><net_src comp="654" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="696"><net_src comp="657" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="46" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="686" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="60" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="654" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="692" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="72" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="711" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="74" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="711" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="76" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="711" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="692" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="686" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="668" pin="3"/><net_sink comp="757" pin=2"/></net>

<net id="770"><net_src comp="686" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="715" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="675" pin="3"/><net_sink comp="765" pin=2"/></net>

<net id="778"><net_src comp="686" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="692" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="657" pin="3"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="703" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="703" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="703" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="46" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="773" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="72" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="74" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="76" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="805" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="810" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="815" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="838" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="849"><net_src comp="820" pin="3"/><net_sink comp="844" pin=2"/></net>

<net id="853"><net_src comp="844" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="862"><net_src comp="826" pin="3"/><net_sink comp="857" pin=2"/></net>

<net id="866"><net_src comp="857" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="875"><net_src comp="832" pin="3"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="870" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="890"><net_src comp="887" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="900"><net_src comp="84" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="251" pin="15"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="276" pin="15"/><net_sink comp="893" pin=2"/></net>

<net id="903"><net_src comp="301" pin="15"/><net_sink comp="893" pin=3"/></net>

<net id="911"><net_src comp="84" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="251" pin="11"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="276" pin="11"/><net_sink comp="904" pin=2"/></net>

<net id="914"><net_src comp="301" pin="11"/><net_sink comp="904" pin=3"/></net>

<net id="922"><net_src comp="84" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="251" pin="7"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="276" pin="7"/><net_sink comp="915" pin=2"/></net>

<net id="925"><net_src comp="301" pin="7"/><net_sink comp="915" pin=3"/></net>

<net id="933"><net_src comp="84" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="251" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="276" pin="3"/><net_sink comp="926" pin=2"/></net>

<net id="936"><net_src comp="301" pin="3"/><net_sink comp="926" pin=3"/></net>

<net id="944"><net_src comp="84" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="412" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="418" pin="3"/><net_sink comp="937" pin=2"/></net>

<net id="947"><net_src comp="424" pin="3"/><net_sink comp="937" pin=3"/></net>

<net id="958"><net_src comp="951" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="948" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="967"><net_src comp="960" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="948" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="976"><net_src comp="969" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="948" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="985"><net_src comp="978" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="948" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="86" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="954" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="88" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="90" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1003"><net_src comp="86" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="963" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="88" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1006"><net_src comp="90" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1013"><net_src comp="86" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="972" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1015"><net_src comp="88" pin="0"/><net_sink comp="1007" pin=2"/></net>

<net id="1016"><net_src comp="90" pin="0"/><net_sink comp="1007" pin=3"/></net>

<net id="1023"><net_src comp="86" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="981" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="88" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1026"><net_src comp="90" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1043"><net_src comp="1027" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1030" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="1044" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1055"><net_src comp="1030" pin="1"/><net_sink comp="1049" pin=2"/></net>

<net id="1060"><net_src comp="1033" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="1056" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1067"><net_src comp="1033" pin="1"/><net_sink comp="1061" pin=2"/></net>

<net id="1072"><net_src comp="1036" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="1068" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1079"><net_src comp="1036" pin="1"/><net_sink comp="1073" pin=2"/></net>

<net id="1084"><net_src comp="1073" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1089"><net_src comp="1061" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1094"><net_src comp="1049" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="1039" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1100" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1107"><net_src comp="1104" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1111"><net_src comp="1108" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1115"><net_src comp="1112" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1121"><net_src comp="562" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="1116" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="1126"><net_src comp="102" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1133"><net_src comp="106" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1137"><net_src comp="1130" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1141"><net_src comp="110" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1145"><net_src comp="1138" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1149"><net_src comp="114" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1152"><net_src comp="1146" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1153"><net_src comp="1146" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1157"><net_src comp="118" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1160"><net_src comp="1154" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1161"><net_src comp="1154" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1165"><net_src comp="122" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1168"><net_src comp="1162" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1172"><net_src comp="126" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1175"><net_src comp="1169" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1179"><net_src comp="130" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1182"><net_src comp="1176" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1186"><net_src comp="134" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1189"><net_src comp="1183" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1193"><net_src comp="138" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1198"><net_src comp="144" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1203"><net_src comp="150" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1208"><net_src comp="156" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1213"><net_src comp="162" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1218"><net_src comp="168" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1223"><net_src comp="174" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1228"><net_src comp="180" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1233"><net_src comp="186" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="1238"><net_src comp="497" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1241"><net_src comp="1235" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1242"><net_src comp="1235" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1246"><net_src comp="503" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="527" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1253"><net_src comp="1247" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1254"><net_src comp="1247" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1255"><net_src comp="1247" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1256"><net_src comp="1247" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1257"><net_src comp="1247" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1258"><net_src comp="1247" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1262"><net_src comp="544" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1266"><net_src comp="1259" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1270"><net_src comp="562" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1275"><net_src comp="574" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1278"><net_src comp="1272" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1279"><net_src comp="1272" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1283"><net_src comp="636" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="1288"><net_src comp="642" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="826" pin=2"/></net>

<net id="1293"><net_src comp="648" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="1298"><net_src comp="686" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1301"><net_src comp="1295" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1305"><net_src comp="725" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1310"><net_src comp="736" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1315"><net_src comp="747" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1320"><net_src comp="757" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="937" pin=4"/></net>

<net id="1325"><net_src comp="765" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1330"><net_src comp="785" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1335"><net_src comp="790" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="893" pin=4"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="904" pin=4"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="915" pin=4"/></net>

<net id="1339"><net_src comp="1332" pin="1"/><net_sink comp="926" pin=4"/></net>

<net id="1343"><net_src comp="794" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1348"><net_src comp="244" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="251" pin=8"/></net>

<net id="1353"><net_src comp="269" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="276" pin=8"/></net>

<net id="1358"><net_src comp="294" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="301" pin=8"/></net>

<net id="1363"><net_src comp="319" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="1368"><net_src comp="327" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="276" pin=5"/></net>

<net id="1373"><net_src comp="335" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="301" pin=5"/></net>

<net id="1378"><net_src comp="343" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1383"><net_src comp="351" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1388"><net_src comp="359" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1393"><net_src comp="367" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1398"><net_src comp="375" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1403"><net_src comp="383" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1408"><net_src comp="391" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1413"><net_src comp="398" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1418"><net_src comp="405" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1423"><net_src comp="893" pin="5"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1428"><net_src comp="904" pin="5"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1433"><net_src comp="915" pin="5"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1438"><net_src comp="926" pin="5"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1443"><net_src comp="937" pin="5"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1448"><net_src comp="948" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1451"><net_src comp="1445" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1452"><net_src comp="1445" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1456"><net_src comp="951" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1461"><net_src comp="960" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1466"><net_src comp="969" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1471"><net_src comp="978" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1476"><net_src comp="987" pin="4"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1481"><net_src comp="997" pin="4"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1486"><net_src comp="1007" pin="4"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1491"><net_src comp="1017" pin="4"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1068" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_3_7_out | {8 }
	Port: acc_2_7_out | {8 }
	Port: acc_1_7_out | {8 }
	Port: acc_0_7_out | {8 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : acc_3_3_reload | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : acc_2_3_reload | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : acc_1_3_reload | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : acc_0_32_reload | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : mul_ln19_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : mul_ln19 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : trunc_ln | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : convWidth | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : icmp_ln51_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : coeff_cache | {4 5 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : coeff_cache_1 | {4 5 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : coeff_cache_2 | {4 5 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : x_cast | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : row_buffer | {5 6 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : row_buffer_1 | {5 6 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : row_buffer_2 | {5 6 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : icmp_ln99 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : icmp_ln99_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 : icmp_ln99_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln87 : 1
		trunc_ln101 : 1
		tmp_5 : 2
		sub_ln101 : 3
		icmp_ln87 : 1
		add_ln87_1 : 1
		br_ln87 : 2
		add_ln87 : 1
		trunc_ln87_1 : 2
		icmp_ln90 : 1
		trunc_ln101_2 : 2
		tmp_6 : 3
		sub_ln101_1 : 4
		select_ln87_1 : 2
		trunc_ln87_2 : 3
		trunc_ln101_3 : 3
		tmp_7 : 4
		sub_ln101_2 : 5
		mul_ln87 : 4
		add_ln90_1 : 1
		select_ln90_7 : 2
		store_ln93 : 2
		store_ln93 : 3
		store_ln93 : 3
	State 3
		trunc_ln101_1 : 1
		add_ln101_3 : 2
		add_ln101_4 : 2
		add_ln101_5 : 2
		add_ln101_6 : 2
		select_ln87 : 1
		empty : 1
		select_ln87_2 : 2
		select_ln87_3 : 3
		icmp_ln93 : 1
		select_ln87_7 : 2
		add_ln90 : 2
		or_ln90 : 3
		select_ln90 : 3
		trunc_ln101_4 : 3
		add_ln101_13 : 4
		add_ln101_14 : 4
		add_ln101_15 : 4
		add_ln101_16 : 4
		empty_66 : 3
		select_ln90_1 : 4
		select_ln90_2 : 5
		select_ln90_6 : 3
		trunc_ln94 : 4
		add_ln94_1 : 5
		empty_67 : 4
		add_ln93 : 4
		store_ln93 : 4
	State 4
		select_ln87_4 : 1
		select_ln87_5 : 1
		select_ln87_6 : 1
		coeff_cache_addr : 1
		coeff_cache_load : 2
		coeff_cache_1_addr : 1
		coeff_cache_1_load : 2
		coeff_cache_2_addr : 1
		coeff_cache_2_load : 2
		select_ln90_3 : 2
		zext_ln101_1 : 3
		coeff_cache_addr_1 : 4
		coeff_cache_load_1 : 5
		coeff_cache_1_addr_1 : 4
		coeff_cache_1_load_1 : 5
		coeff_cache_2_addr_1 : 4
		coeff_cache_2_load_1 : 5
		select_ln90_4 : 2
		zext_ln101_2 : 3
		coeff_cache_addr_2 : 4
		coeff_cache_load_2 : 5
		coeff_cache_1_addr_2 : 4
		coeff_cache_1_load_2 : 5
		coeff_cache_2_addr_2 : 4
		coeff_cache_2_load_2 : 5
		select_ln90_5 : 2
		zext_ln101_3 : 3
		coeff_cache_addr_3 : 4
		coeff_cache_load_3 : 5
		coeff_cache_1_addr_3 : 4
		coeff_cache_1_load_3 : 5
		coeff_cache_2_addr_3 : 4
		coeff_cache_2_load_3 : 5
		add_ln94 : 1
	State 5
		zext_ln94 : 1
		row_buffer_addr : 2
		row_buffer_1_addr : 2
		row_buffer_2_addr : 2
		row_buffer_load : 3
		row_buffer_1_load : 3
		row_buffer_2_load : 3
		filterValue : 1
		filterValue_1 : 1
		filterValue_2 : 1
		filterValue_3 : 1
	State 6
		pixelValue : 1
	State 7
		mul_ln13 : 1
		mul_ln13_1 : 1
		mul_ln13_2 : 1
		mul_ln13_3 : 1
	State 8
		trunc_ln6 : 1
		trunc_ln15_1 : 1
		trunc_ln15_2 : 1
		trunc_ln15_3 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 9
		acc_0 : 1
		acc_1 : 1
		acc_1_2 : 2
		acc_2 : 1
		acc_2_2 : 2
		acc_3_1 : 1
		acc_3_2 : 2
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_954            |    3    |   165   |    50   |
|    mul   |            grp_fu_963            |    3    |   165   |    50   |
|          |            grp_fu_972            |    3    |   165   |    50   |
|          |            grp_fu_981            |    3    |   165   |    50   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln87_1_fu_508        |    0    |    0    |   103   |
|          |          add_ln87_fu_517         |    0    |    0    |    39   |
|          |         add_ln90_1_fu_580        |    0    |    0    |    71   |
|          |         add_ln101_fu_612         |    0    |    0    |    12   |
|          |        add_ln101_1_fu_617        |    0    |    0    |    12   |
|          |        add_ln101_2_fu_622        |    0    |    0    |    12   |
|          |        add_ln101_3_fu_631        |    0    |    0    |    12   |
|          |        add_ln101_4_fu_636        |    0    |    0    |    12   |
|          |        add_ln101_5_fu_642        |    0    |    0    |    12   |
|          |        add_ln101_6_fu_648        |    0    |    0    |    12   |
|          |          add_ln90_fu_692         |    0    |    0    |    39   |
|          |        add_ln101_13_fu_715       |    0    |    0    |    12   |
|          |        add_ln101_10_fu_720       |    0    |    0    |    12   |
|    add   |        add_ln101_14_fu_725       |    0    |    0    |    12   |
|          |        add_ln101_11_fu_731       |    0    |    0    |    12   |
|          |        add_ln101_15_fu_736       |    0    |    0    |    12   |
|          |        add_ln101_12_fu_742       |    0    |    0    |    12   |
|          |        add_ln101_16_fu_747       |    0    |    0    |    12   |
|          |         add_ln94_1_fu_785        |    0    |    0    |    12   |
|          |          add_ln93_fu_794         |    0    |    0    |    39   |
|          |        add_ln101_7_fu_805        |    0    |    0    |    12   |
|          |        add_ln101_8_fu_810        |    0    |    0    |    12   |
|          |        add_ln101_9_fu_815        |    0    |    0    |    12   |
|          |           acc_0_fu_1039          |    0    |    0    |    39   |
|          |           acc_1_fu_1044          |    0    |    0    |    39   |
|          |           acc_2_fu_1056          |    0    |    0    |    39   |
|          |          acc_3_1_fu_1068         |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln87_1_fu_550       |    0    |    0    |    32   |
|          |       select_ln90_7_fu_586       |    0    |    0    |    64   |
|          |        select_ln87_fu_657        |    0    |    0    |    32   |
|          |       select_ln87_2_fu_668       |    0    |    0    |    2    |
|          |       select_ln87_3_fu_675       |    0    |    0    |    12   |
|          |       select_ln87_7_fu_686       |    0    |    0    |    2    |
|          |        select_ln90_fu_703        |    0    |    0    |    32   |
|          |       select_ln90_1_fu_757       |    0    |    0    |    2    |
|          |       select_ln90_2_fu_765       |    0    |    0    |    12   |
|  select  |       select_ln90_6_fu_773       |    0    |    0    |    32   |
|          |       select_ln87_4_fu_820       |    0    |    0    |    12   |
|          |       select_ln87_5_fu_826       |    0    |    0    |    12   |
|          |       select_ln87_6_fu_832       |    0    |    0    |    12   |
|          |       select_ln90_3_fu_844       |    0    |    0    |    12   |
|          |       select_ln90_4_fu_857       |    0    |    0    |    12   |
|          |       select_ln90_5_fu_870       |    0    |    0    |    12   |
|          |          acc_1_2_fu_1049         |    0    |    0    |    32   |
|          |          acc_2_2_fu_1061         |    0    |    0    |    32   |
|          |          acc_3_2_fu_1073         |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln87_fu_503         |    0    |    0    |    39   |
|   icmp   |         icmp_ln90_fu_527         |    0    |    0    |    29   |
|          |         icmp_ln93_fu_681         |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |        filterValue_fu_893        |    0    |    0    |    14   |
|          |       filterValue_1_fu_904       |    0    |    0    |    14   |
|    mux   |       filterValue_2_fu_915       |    0    |    0    |    14   |
|          |       filterValue_3_fu_926       |    0    |    0    |    14   |
|          |         pixelValue_fu_937        |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln101_fu_497         |    0    |    0    |    12   |
|    sub   |        sub_ln101_1_fu_544        |    0    |    0    |    12   |
|          |        sub_ln101_2_fu_574        |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln90_fu_698          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_1116           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   icmp_ln99_2_read_read_fu_138   |    0    |    0    |    0    |
|          |   icmp_ln99_1_read_read_fu_144   |    0    |    0    |    0    |
|          |    icmp_ln99_read_read_fu_150    |    0    |    0    |    0    |
|          |      x_cast_read_read_fu_156     |    0    |    0    |    0    |
|          |   icmp_ln51_1_read_read_fu_162   |    0    |    0    |    0    |
|          |    convWidth_read_read_fu_168    |    0    |    0    |    0    |
|   read   |     trunc_ln_read_read_fu_174    |    0    |    0    |    0    |
|          |     mul_ln19_read_read_fu_180    |    0    |    0    |    0    |
|          |    mul_ln19_1_read_read_fu_186   |    0    |    0    |    0    |
|          | acc_0_32_reload_read_read_fu_192 |    0    |    0    |    0    |
|          |  acc_1_3_reload_read_read_fu_198 |    0    |    0    |    0    |
|          |  acc_2_3_reload_read_read_fu_204 |    0    |    0    |    0    |
|          |  acc_3_3_reload_read_read_fu_210 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_216      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_223      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_230      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_237      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln87_fu_481        |    0    |    0    |    0    |
|          |        trunc_ln101_fu_485        |    0    |    0    |    0    |
|          |        trunc_ln87_1_fu_523       |    0    |    0    |    0    |
|          |       trunc_ln101_2_fu_532       |    0    |    0    |    0    |
|          |        trunc_ln87_2_fu_558       |    0    |    0    |    0    |
|   trunc  |       trunc_ln101_3_fu_562       |    0    |    0    |    0    |
|          |       trunc_ln101_1_fu_627       |    0    |    0    |    0    |
|          |           empty_fu_664           |    0    |    0    |    0    |
|          |       trunc_ln101_4_fu_711       |    0    |    0    |    0    |
|          |          empty_66_fu_753         |    0    |    0    |    0    |
|          |         trunc_ln94_fu_781        |    0    |    0    |    0    |
|          |          empty_67_fu_790         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_5_fu_489           |    0    |    0    |    0    |
|bitconcatenate|           tmp_6_fu_536           |    0    |    0    |    0    |
|          |           tmp_7_fu_566           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln101_fu_838        |    0    |    0    |    0    |
|          |        zext_ln101_1_fu_850       |    0    |    0    |    0    |
|   zext   |        zext_ln101_2_fu_863       |    0    |    0    |    0    |
|          |        zext_ln101_3_fu_876       |    0    |    0    |    0    |
|          |         zext_ln94_fu_887         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      pixelValue_cast_fu_948      |    0    |    0    |    0    |
|          |         sext_ln13_fu_951         |    0    |    0    |    0    |
|   sext   |        sext_ln13_1_fu_960        |    0    |    0    |    0    |
|          |        sext_ln13_2_fu_969        |    0    |    0    |    0    |
|          |        sext_ln13_3_fu_978        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln6_fu_987         |    0    |    0    |    0    |
|partselect|        trunc_ln15_1_fu_997       |    0    |    0    |    0    |
|          |       trunc_ln15_2_fu_1007       |    0    |    0    |    0    |
|          |       trunc_ln15_3_fu_1017       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    13   |   660   |   1447  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       acc_0_1_reg_1130      |   32   |
|       acc_1_1_reg_1138      |   32   |
|       acc_2_1_reg_1146      |   32   |
|        acc_3_reg_1154       |   32   |
|    add_ln101_14_reg_1302    |   12   |
|    add_ln101_15_reg_1307    |   12   |
|    add_ln101_16_reg_1312    |   12   |
|     add_ln101_4_reg_1280    |   12   |
|     add_ln101_5_reg_1285    |   12   |
|     add_ln101_6_reg_1290    |   12   |
|      add_ln93_reg_1340      |   32   |
|     add_ln94_1_reg_1327     |   12   |
|coeff_cache_1_addr_1_reg_1365|   12   |
|coeff_cache_1_addr_2_reg_1380|   12   |
|coeff_cache_1_addr_3_reg_1395|   12   |
| coeff_cache_1_addr_reg_1350 |   12   |
|coeff_cache_2_addr_1_reg_1370|   12   |
|coeff_cache_2_addr_2_reg_1385|   12   |
|coeff_cache_2_addr_3_reg_1400|   12   |
| coeff_cache_2_addr_reg_1355 |   12   |
| coeff_cache_addr_1_reg_1360 |   12   |
| coeff_cache_addr_2_reg_1375 |   12   |
| coeff_cache_addr_3_reg_1390 |   12   |
|  coeff_cache_addr_reg_1345  |   12   |
|   convWidth_read_reg_1215   |   32   |
|         cx_reg_1123         |   32   |
|         cy_reg_1162         |   32   |
|      empty_67_reg_1332      |    2   |
|    filterValue_1_reg_1425   |   32   |
|    filterValue_2_reg_1430   |   32   |
|    filterValue_3_reg_1435   |   32   |
|     filterValue_reg_1420    |   32   |
|      iChannel_reg_1176      |   32   |
|  icmp_ln51_1_read_reg_1210  |    1   |
|      icmp_ln87_reg_1243     |    1   |
|      icmp_ln90_reg_1247     |    1   |
|  icmp_ln99_1_read_reg_1195  |    1   |
|  icmp_ln99_2_read_reg_1190  |    1   |
|   icmp_ln99_read_reg_1200   |    1   |
|  indvar_flatten123_reg_1169 |   64   |
|  indvar_flatten195_reg_1183 |   96   |
|   mul_ln19_1_read_reg_1230  |   96   |
|    mul_ln19_read_reg_1225   |   64   |
|   pixelValue_cast_reg_1445  |   52   |
|     pixelValue_reg_1440     |   32   |
|  row_buffer_1_addr_reg_1410 |   12   |
|  row_buffer_2_addr_reg_1415 |   12   |
|   row_buffer_addr_reg_1405  |   12   |
|    select_ln87_7_reg_1295   |    1   |
|    select_ln90_1_reg_1317   |    2   |
|    select_ln90_2_reg_1322   |   12   |
|     sext_ln13_1_reg_1458    |   52   |
|     sext_ln13_2_reg_1463    |   52   |
|     sext_ln13_3_reg_1468    |   52   |
|      sext_ln13_reg_1453     |   52   |
|     sub_ln101_1_reg_1259    |   12   |
|     sub_ln101_2_reg_1272    |   12   |
|      sub_ln101_reg_1235     |   12   |
|    trunc_ln101_3_reg_1267   |   12   |
|    trunc_ln15_1_reg_1478    |   32   |
|    trunc_ln15_2_reg_1483    |   32   |
|    trunc_ln15_3_reg_1488    |   32   |
|      trunc_ln6_reg_1473     |   32   |
|    trunc_ln_read_reg_1220   |   12   |
|     x_cast_read_reg_1205    |   12   |
+-----------------------------+--------+
|            Total            |  1515  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_251 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_251 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_251 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_251 |  p8  |   2  |  12  |   24   ||    9    |
| grp_access_fu_276 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_276 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_276 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_276 |  p8  |   2  |  12  |   24   ||    9    |
| grp_access_fu_301 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_301 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_301 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_301 |  p8  |   2  |  12  |   24   ||    9    |
| grp_access_fu_412 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_418 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_424 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_954    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_954    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_963    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_963    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_972    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_972    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_981    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_981    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_1116    |  p0  |   3  |  12  |   36   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   956  || 38.2313 ||   221   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |   660  |  1447  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   221  |
|  Register |    -   |    -   |  1515  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   38   |  2175  |  1668  |
+-----------+--------+--------+--------+--------+
