Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb  3 17:49:26 2021
| Host         : DESKTOP-K5SEL4A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_level_wrapper_control_sets_placed.rpt
| Design       : system_top_level_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            2 |
| No           | No                    | Yes                    |             140 |           46 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            4 |
| Yes          | No                    | Yes                    |              54 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                  |                               Enable Signal                               |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_top_level_i/clk_wiz_0/inst/clk_out2                                     | system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_1_n_0       | system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/Res[0]_INST_0 |                1 |              1 |         1.00 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1                                     | system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_1_n_0 | system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_3_n_0    |                1 |              4 |         4.00 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1                                     | system_top_level_i/i2c_config_0/U0/param_counter_r[3]_i_1_n_0             | system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_3_n_0    |                1 |              4 |         4.00 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1                                     | system_top_level_i/i2c_config_0/U0/param_status_out[3]_i_1_n_0            | system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_3_n_0    |                1 |              4 |         4.00 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1                                     | system_top_level_i/i2c_config_0/U0/bit_counter_r[4]_i_1_n_0               | system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_3_n_0    |                2 |              5 |         2.50 |
|  system_top_level_i/clk_wiz_0/inst/clk_out2                                     | system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0   | system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/Res[0]_INST_0 |                2 |              5 |         2.50 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk |                                                                           |                                                                              |                1 |              8 |         8.00 |
|  system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk |                                                                           |                                                                              |                1 |              8 |         8.00 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1                                     | system_top_level_i/util_vector_logic_0/Res[0]                             |                                                                              |                4 |             14 |         3.50 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1                                     | system_top_level_i/i2c_config_0/U0/data_r[18]_i_1_n_0                     | system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_3_n_0    |                4 |             15 |         3.75 |
|  system_top_level_i/clk_wiz_0/inst/clk_out2                                     | system_top_level_i/synthesizer_0/U0/i_audio_ctrl/left_sample_r_0          | system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/Res[0]_INST_0 |                3 |             16 |         5.33 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1                                     |                                                                           | system_top_level_i/i2c_config_0/U0/FSM_sequential_curr_state_r[3]_i_3_n_0    |               10 |             17 |         1.70 |
|  system_top_level_i/clk_wiz_0/inst/clk_out2                                     |                                                                           | system_top_level_i/synthesizer_0/U0/i_multi_port_adder/adder_3/Res[0]_INST_0 |               36 |            123 |         3.42 |
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+


