
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//PageRankDelta_17000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2686595 heartbeat IPC: 3.72218 cumulative IPC: 3.72218 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5228147 heartbeat IPC: 3.9346 cumulative IPC: 3.82545 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 7831592 heartbeat IPC: 3.84106 cumulative IPC: 3.83064 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10523830 heartbeat IPC: 3.71438 cumulative IPC: 3.8009 (Simulation time: 0 hr 3 min 37 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 10523830 (Simulation time: 0 hr 3 min 37 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 13248434 heartbeat IPC: 3.67026 cumulative IPC: 3.67026 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 18389517 heartbeat IPC: 1.94512 cumulative IPC: 2.54269 (Simulation time: 0 hr 6 min 0 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 21576027 heartbeat IPC: 3.13823 cumulative IPC: 2.71439 (Simulation time: 0 hr 7 min 2 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 26489674 heartbeat IPC: 2.03515 cumulative IPC: 2.50535 (Simulation time: 0 hr 8 min 16 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 29635395 heartbeat IPC: 3.17892 cumulative IPC: 2.61622 (Simulation time: 0 hr 9 min 21 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 34329465 heartbeat IPC: 2.13035 cumulative IPC: 2.52041 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 38349765 heartbeat IPC: 2.48738 cumulative IPC: 2.51564 (Simulation time: 0 hr 11 min 52 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 42528262 heartbeat IPC: 2.3932 cumulative IPC: 2.49965 (Simulation time: 0 hr 13 min 4 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 46112721 heartbeat IPC: 2.78982 cumulative IPC: 2.52888 (Simulation time: 0 hr 14 min 1 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 50115297 heartbeat IPC: 2.49839 cumulative IPC: 2.5258 (Simulation time: 0 hr 15 min 13 sec) 
Finished CPU 0 instructions: 100000002 cycles: 39591467 cumulative IPC: 2.5258 (Simulation time: 0 hr 15 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.5258 instructions: 100000002 cycles: 39591467
cpu0_DTLB TOTAL     ACCESS:   24506548  HIT:   24452647  MISS:      53901
cpu0_DTLB LOAD      ACCESS:   13024542  HIT:   13006365  MISS:      18177
cpu0_DTLB RFO       ACCESS:   11482006  HIT:   11446282  MISS:      35724
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.9767 cycles
cpu0_DTLB MSHR FULL EVENTS: 27513 MSHR MERGE EVENTS: 149621
cpu0_ITLB TOTAL     ACCESS:    1572614  HIT:    1572614  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1572614  HIT:    1572614  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        439  HIT:        439  MISS:          0
cpu0_L1I LOAD      ACCESS:        439  HIT:        439  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      53901  HIT:      41749  MISS:      12152
cpu0_STLB LOAD      ACCESS:      18177  HIT:      12373  MISS:       5804
cpu0_STLB RFO       ACCESS:      35724  HIT:      29376  MISS:       6348
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 103.087 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   25137629  HIT:   22666449  MISS:    2471180
cpu0_L1D LOAD      ACCESS:    8604479  HIT:    7230560  MISS:    1373919
cpu0_L1D RFO       ACCESS:   16522858  HIT:   15426895  MISS:    1095963
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      10292  HIT:       8994  MISS:       1298
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 104.704 cycles
cpu0_L1D MSHR FULL EVENTS: 9647153 MSHR MERGE EVENTS: 5580541
cpu0_L2C TOTAL     ACCESS:    3569182  HIT:    1558098  MISS:    2011051
cpu0_L2C LOAD      ACCESS:    1373901  HIT:     395227  MISS:     978674
cpu0_L2C RFO       ACCESS:    1095838  HIT:      63526  MISS:    1032312
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1098145  HIT:    1098112  MISS:         33
cpu0_L2C TRANSLATION ACCESS:       1298  HIT:       1233  MISS:         65
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 116.116 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4022134  HIT:    1551725  MISS:     459326
LLC LOAD      ACCESS:     978673  HIT:     764142  MISS:     214531
LLC RFO       ACCESS:    1032312  HIT:     787519  MISS:     244793
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2011084  HIT:          1  MISS:    2011083
LLC TRANSLATION ACCESS:         65  HIT:         63  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 417.443 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     181054  ROW_BUFFER_MISS:     278272
 DBUS AVG_CONGESTED_CYCLE:    3.96187
 WQ ROW_BUFFER_HIT:         55  ROW_BUFFER_MISS:         20  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.3866% MPKI: 1.63398 Average ROB Occupancy at Mispredict: 155.591
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.63397
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

