Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-4BVJD33
Date:        Fri Aug 31 15:27:11 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch Shifter4Bits_Clocktest_synplify.tcl
ProductType: synplify_pro




Copied C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srr to C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\backup\Shifter4Bits_Clocktest.srr
log file: "C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Aug 31 15:27:12 2018

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srr to C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srf
log file: "C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srr"
Running: Clocktest in foreground

Running proj_1|Clocktest

Running: compile (Compile) on proj_1|Clocktest
# Fri Aug 31 15:27:12 2018

Running: compile_flow (Compile Process) on proj_1|Clocktest
# Fri Aug 31 15:27:12 2018

Running: compiler (Compile Input) on proj_1|Clocktest
# Fri Aug 31 15:27:12 2018
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\synwork\Shifter4Bits_Clocktest_comp.srs to C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srs

compiler completed
# Fri Aug 31 15:27:14 2018

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|Clocktest
# Fri Aug 31 15:27:14 2018

multi_srs_gen completed
# Fri Aug 31 15:27:14 2018

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\synwork\Shifter4Bits_Clocktest_mult.srs to C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srs
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srr to C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srf
Complete: Compile Process on proj_1|Clocktest

Running: premap (Pre-mapping) on proj_1|Clocktest
# Fri Aug 31 15:27:14 2018

premap completed
# Fri Aug 31 15:27:15 2018

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|Clocktest

Running: map (Map) on proj_1|Clocktest
# Fri Aug 31 15:27:15 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|Clocktest
# Fri Aug 31 15:27:15 2018
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\synwork\Shifter4Bits_Clocktest_m.srm to C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srm

fpga_mapper completed
# Fri Aug 31 15:27:16 2018

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on proj_1|Clocktest
Copied C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srr to C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\Shifter4Bits_Clocktest.srf
Complete: Logic Synthesis on proj_1|Clocktest
TCL script complete: "Shifter4Bits_Clocktest_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\Clocktest\proj_1.prj
batch mode default:no
