$date
	Sun Oct 23 05:37:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#372363
b10 !
1"
#372366
b10 &
b10 %
1$
#372367
0"
#372370
b1 &
b1 %
1#
#372374
b0 &
0#
b0 %
0$
#1341935
b1100 !
1"
#1341938
b1100 &
b1100 %
1$
#1341939
0"
#1341942
b110 &
b110 %
#1341946
b11 &
b11 %
#1341950
b1010 &
b1010 %
#1341954
b101 &
b101 %
#1341958
b10000 &
b10000 %
#1341962
b1000 &
b1000 %
#1341966
b100 &
b100 %
#1341970
b10 &
b10 %
#1341974
b1 &
1#
b1 %
#1341978
b0 &
b0 %
0#
0$
#2313669
b1110 !
1"
#2313670
b1110 &
b1110 %
1$
#2313671
0"
#2313674
b111 &
b111 %
#2313678
b10110 &
b10110 %
#2313682
b1011 &
b1011 %
#2313686
b100010 &
b100010 %
#2313690
b10001 &
b10001 %
#2313694
b110100 &
b110100 %
#2313698
b11010 &
b11010 %
#2313702
b1101 &
b1101 %
#2313706
b101000 &
b101000 %
#2313710
b10100 &
b10100 %
#2313714
b1010 &
b1010 %
#2313718
b101 &
b101 %
#2313722
b10000 &
b10000 %
#2313726
b1000 &
b1000 %
#2313730
b100 &
b100 %
#2313734
b10 &
b10 %
#2313738
b1 &
b1 %
1#
#2313742
b0 &
0#
b0 %
0$
#4500012
