<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w.html">Component : ALT_ECC_NANDW</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbe8b7a8e993fb424ef7e8688901ce517"></a><a class="anchor" id="ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga56f97f594fde14302fe78601b8f6f622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga56f97f594fde14302fe78601b8f6f622">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga56f97f594fde14302fe78601b8f6f622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a098c2665a22674995aafcdc7b87ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga7a098c2665a22674995aafcdc7b87ecc">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7a098c2665a22674995aafcdc7b87ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70347a8db236cd4fb7d9e7d15e429ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gaa70347a8db236cd4fb7d9e7d15e429ce">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaa70347a8db236cd4fb7d9e7d15e429ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b7f2939fadba537e6c9f8c5a93c8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gaf5b7f2939fadba537e6c9f8c5a93c8cf">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gaf5b7f2939fadba537e6c9f8c5a93c8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850daf148752d010de4c790a9dce1de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga850daf148752d010de4c790a9dce1de3">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga850daf148752d010de4c790a9dce1de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd6fd3513835cc768a95c1d6ef2690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga9fd6fd3513835cc768a95c1d6ef2690f">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9fd6fd3513835cc768a95c1d6ef2690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150f188c4c5d396663ac6be1890bef29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga150f188c4c5d396663ac6be1890bef29">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga150f188c4c5d396663ac6be1890bef29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c0d465e0053344971783da3fb3af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga819c0d465e0053344971783da3fb3af0">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga819c0d465e0053344971783da3fb3af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0377f06a46be281d2fcb6b5e77762142"></a><a class="anchor" id="ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafa9c4cd94a4931b666b23eee4e49dae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gafa9c4cd94a4931b666b23eee4e49dae4">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafa9c4cd94a4931b666b23eee4e49dae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd98ce9220ce77ef9235dec79c76a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga2fd98ce9220ce77ef9235dec79c76a4f">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga2fd98ce9220ce77ef9235dec79c76a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab041ec363689ec3d84de98d5a45e3568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gab041ec363689ec3d84de98d5a45e3568">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab041ec363689ec3d84de98d5a45e3568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5674b8b2099587c28c6754f8f35abc54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga5674b8b2099587c28c6754f8f35abc54">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga5674b8b2099587c28c6754f8f35abc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa15d03b91d1bd6f0325fe424435fee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gafa15d03b91d1bd6f0325fe424435fee8">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:gafa15d03b91d1bd6f0325fe424435fee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c71f582b9c5aa3cd0a8c50c0138e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gaf5c71f582b9c5aa3cd0a8c50c0138e8a">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf5c71f582b9c5aa3cd0a8c50c0138e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7af444b148c4ba3f819d65cb9604595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gae7af444b148c4ba3f819d65cb9604595">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gae7af444b148c4ba3f819d65cb9604595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3618d115e2b4f33767be15e74cc6a267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga3618d115e2b4f33767be15e74cc6a267">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga3618d115e2b4f33767be15e74cc6a267"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp42550e4609ee4898a351b28c64676f6a"></a><a class="anchor" id="ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae7e41402d5cee33cb50f25db70b63513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gae7e41402d5cee33cb50f25db70b63513">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae7e41402d5cee33cb50f25db70b63513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe90cd1d46919d46fc876fa87686f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gaafe90cd1d46919d46fc876fa87686f64">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaafe90cd1d46919d46fc876fa87686f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeba2681959f4c663f53c69fd70fb8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gaeeba2681959f4c663f53c69fd70fb8e6">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaeeba2681959f4c663f53c69fd70fb8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646957a9bee7c0b8c2f4e9a16f839eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga646957a9bee7c0b8c2f4e9a16f839eb5">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga646957a9bee7c0b8c2f4e9a16f839eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d561ce10f32a49f5509c2a36661314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gaf6d561ce10f32a49f5509c2a36661314">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gaf6d561ce10f32a49f5509c2a36661314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba974bb8db313425be97f67b422a1ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gaba974bb8db313425be97f67b422a1ac4">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaba974bb8db313425be97f67b422a1ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadb97aa48e8ea0da80121bd71d8378b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gadadb97aa48e8ea0da80121bd71d8378b">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gadadb97aa48e8ea0da80121bd71d8378b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796edf12428cfd4ba5f573bc04b55b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga796edf12428cfd4ba5f573bc04b55b60">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga796edf12428cfd4ba5f573bc04b55b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6f9bc10c60f2e7f77094b79c2133739e"></a><a class="anchor" id="ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga867fa30f8e080822f25bdc87c1d1370f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga867fa30f8e080822f25bdc87c1d1370f">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga867fa30f8e080822f25bdc87c1d1370f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97870e670433a51cd71a36ebd548461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gae97870e670433a51cd71a36ebd548461">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gae97870e670433a51cd71a36ebd548461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911bf90504a6b9debf0523725f223f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga911bf90504a6b9debf0523725f223f5d">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga911bf90504a6b9debf0523725f223f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8969d9c098962bbf14c78a176ef350d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga8969d9c098962bbf14c78a176ef350d0">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga8969d9c098962bbf14c78a176ef350d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eec9fa9d3fa650a9bbbf3eacfd11a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga9eec9fa9d3fa650a9bbbf3eacfd11a22">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga9eec9fa9d3fa650a9bbbf3eacfd11a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fec1743dc7be79051d4435227d7347c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga9fec1743dc7be79051d4435227d7347c">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9fec1743dc7be79051d4435227d7347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3325ca4054df935b446ae149a77d1ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga3325ca4054df935b446ae149a77d1ca6">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga3325ca4054df935b446ae149a77d1ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga468cf3dc6bbc6e8499a35e7f263ca2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga468cf3dc6bbc6e8499a35e7f263ca2fb">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga468cf3dc6bbc6e8499a35e7f263ca2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDW_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad162c2ae05b6ec6f75f51744d4e8e307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gad162c2ae05b6ec6f75f51744d4e8e307">ALT_ECC_NANDW_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad162c2ae05b6ec6f75f51744d4e8e307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2001940c266ae488db1d8029e0fd1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga3d2001940c266ae488db1d8029e0fd1e">ALT_ECC_NANDW_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga3d2001940c266ae488db1d8029e0fd1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2a221b03670e6606be286647564b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#gafd2a221b03670e6606be286647564b2c">ALT_ECC_NANDW_WDATAECC1BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga3d2001940c266ae488db1d8029e0fd1e">ALT_ECC_NANDW_WDATAECC1BUS_OFST</a>))</td></tr>
<tr class="separator:gafd2a221b03670e6606be286647564b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4af892d09f1c719feb2fcecff49e4bcb"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDW_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga4af892d09f1c719feb2fcecff49e4bcb">ALT_ECC_NANDW_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga4af892d09f1c719feb2fcecff49e4bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NANDW_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a59ec7fdfc325bfa140879015860c7aa6"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad45e5afe8b5b74be79ea36898a6cee5e"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa56314664a06c87794fe59eda5cb93c4"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeb59f682d198ebbca26243c0ceac2709"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac49b1294eae2717b87abf12295ce1a90"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a881c05e2a219d1ea35314a5f0d422ac5"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5184547e55621b56c707f1eaac597ba1"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa501e66b6bfd46c8ce4c370ab5e9bd08"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga56f97f594fde14302fe78601b8f6f622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a098c2665a22674995aafcdc7b87ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa70347a8db236cd4fb7d9e7d15e429ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf5b7f2939fadba537e6c9f8c5a93c8cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga850daf148752d010de4c790a9dce1de3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9fd6fd3513835cc768a95c1d6ef2690f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga150f188c4c5d396663ac6be1890bef29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga819c0d465e0053344971783da3fb3af0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafa9c4cd94a4931b666b23eee4e49dae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2fd98ce9220ce77ef9235dec79c76a4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab041ec363689ec3d84de98d5a45e3568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5674b8b2099587c28c6754f8f35abc54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafa15d03b91d1bd6f0325fe424435fee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf5c71f582b9c5aa3cd0a8c50c0138e8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7af444b148c4ba3f819d65cb9604595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3618d115e2b4f33767be15e74cc6a267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae7e41402d5cee33cb50f25db70b63513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaafe90cd1d46919d46fc876fa87686f64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeeba2681959f4c663f53c69fd70fb8e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga646957a9bee7c0b8c2f4e9a16f839eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf6d561ce10f32a49f5509c2a36661314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaba974bb8db313425be97f67b422a1ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadadb97aa48e8ea0da80121bd71d8378b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga796edf12428cfd4ba5f573bc04b55b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga867fa30f8e080822f25bdc87c1d1370f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae97870e670433a51cd71a36ebd548461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga911bf90504a6b9debf0523725f223f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8969d9c098962bbf14c78a176ef350d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9eec9fa9d3fa650a9bbbf3eacfd11a22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9fec1743dc7be79051d4435227d7347c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3325ca4054df935b446ae149a77d1ca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga468cf3dc6bbc6e8499a35e7f263ca2fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDW_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad162c2ae05b6ec6f75f51744d4e8e307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga3d2001940c266ae488db1d8029e0fd1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="gafd2a221b03670e6606be286647564b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC1BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga3d2001940c266ae488db1d8029e0fd1e">ALT_ECC_NANDW_WDATAECC1BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_WDATAECC1BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga4af892d09f1c719feb2fcecff49e4bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDW_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html#ga4af892d09f1c719feb2fcecff49e4bcb">ALT_ECC_NANDW_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
