# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 13 2023 23:02:20

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for bum2_inst_pll/PLLOUTGLOBAL
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:R)
		5.2::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:F)
		5.3::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:F vs. bum2_inst_pll/PLLOUTGLOBAL:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: apusync
			6.1.2::Path details for port: masterreset
			6.1.3::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: apuclk
			6.2.2::Path details for port: cpuclk
			6.2.3::Path details for port: cpureset
		6.3::PI to PO Path Details
			6.3.1::Path details for port: apuclk
			6.3.2::Path details for port: apureset
			6.3.3::Path details for port: led7
		6.4::Hold Times Path Details
			6.4.1::Path details for port: apusync
			6.4.2::Path details for port: masterreset
			6.4.3::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: apuclk
			6.5.2::Path details for port: cpuclk
			6.5.3::Path details for port: cpureset
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: apuclk
			6.6.2::Path details for port: apureset
			6.6.3::Path details for port: led7
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: PACKAGEPIN                  | N/A                    | Target: 166.67 MHz   | 
Clock: bum2_inst_pll/PLLOUTCORE    | N/A                    | Target: 2375.00 MHz  | 
Clock: bum2_inst_pll/PLLOUTGLOBAL  | Frequency: 129.36 MHz  | Target: 2375.00 MHz  | 
Clock: top|PACKAGEPIN              | N/A                    | Target: 195.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                Capture Clock               Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------  --------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
bum2_inst_pll/PLLOUTGLOBAL  bum2_inst_pll/PLLOUTGLOBAL  421.053          -3598       210.526          -3655       N/A              N/A         210.526          -1009       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port    Clock Port  Setup Times  Clock Reference:Phase         
-----------  ----------  -----------  ----------------------------  
apusync      PACKAGEPIN  617          bum2_inst_pll/PLLOUTGLOBAL:R  
masterreset  PACKAGEPIN  5689         bum2_inst_pll/PLLOUTGLOBAL:F  
masterreset  PACKAGEPIN  4910         bum2_inst_pll/PLLOUTGLOBAL:R  
reset        PACKAGEPIN  2153         bum2_inst_pll/PLLOUTGLOBAL:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase         
---------  ----------  ------------  ----------------------------  
apuclk     PACKAGEPIN  12575         bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5807          bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5469          bum2_inst_pll/PLLOUTGLOBAL:F  
cpureset   PACKAGEPIN  9819          bum2_inst_pll/PLLOUTGLOBAL:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
apusync            apuclk              10149       
reset              apureset            8192        
reset              led7                7330        


                         3.4::Hold Times
                         ---------------

Data Port    Clock Port  Hold Times  Clock Reference:Phase         
-----------  ----------  ----------  ----------------------------  
apusync      PACKAGEPIN  787         bum2_inst_pll/PLLOUTGLOBAL:R  
masterreset  PACKAGEPIN  555         bum2_inst_pll/PLLOUTGLOBAL:R  
masterreset  PACKAGEPIN  -2069       bum2_inst_pll/PLLOUTGLOBAL:F  
reset        PACKAGEPIN  -805        bum2_inst_pll/PLLOUTGLOBAL:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase         
---------  ----------  --------------------  ----------------------------  
apuclk     PACKAGEPIN  11019                 bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5267                  bum2_inst_pll/PLLOUTGLOBAL:F  
cpuclk     PACKAGEPIN  5605                  bum2_inst_pll/PLLOUTGLOBAL:R  
cpureset   PACKAGEPIN  9399                  bum2_inst_pll/PLLOUTGLOBAL:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
apusync            apuclk              8167                
reset              apureset            7431                
reset              led7                6463                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for bum2_inst_pll/PLLOUTGLOBAL
********************************************************
Clock: bum2_inst_pll/PLLOUTGLOBAL
Frequency: 129.36 MHz | Target: 2375.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_2_4_6/ce
Capture Clock    : arse.divseven.dout_nesr_0_LC_2_4_6/clk
Setup Constraint : 211p
Path slack       : -3655p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2988
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6507
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -3655  RISE       7
I__119/I                                        LocalMux                       0              3519  -3655  RISE       1
I__119/O                                        LocalMux                     330              3848  -3655  RISE       1
I__124/I                                        InMux                          0              3848  -3655  RISE       1
I__124/O                                        InMux                        259              4108  -3655  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3655  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    386              4494  -3655  FALL       1
I__73/I                                         CascadeMux                     0              4494  -3655  FALL       1
I__73/O                                         CascadeMux                     0              4494  -3655  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/in2      LogicCell40_SEQ_MODE_0000      0              4494  -3655  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    379              4872  -3655  RISE       1
I__69/I                                         Odrv4                          0              4872  -3655  RISE       1
I__69/O                                         Odrv4                        351              5223  -3655  RISE       1
I__70/I                                         Span4Mux_v                     0              5223  -3655  RISE       1
I__70/O                                         Span4Mux_v                   351              5574  -3655  RISE       1
I__71/I                                         LocalMux                       0              5574  -3655  RISE       1
I__71/O                                         LocalMux                     330              5903  -3655  RISE       1
I__72/I                                         CEMux                          0              5903  -3655  RISE       1
I__72/O                                         CEMux                        603              6507  -3655  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/ce           LogicCell40_SEQ_MODE_1000      0              6507  -3655  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:R)
*********************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.ddd.Q_LC_29_24_0/ce
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Setup Constraint : 421p
Path slack       : -3597p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3400

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            3478
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6997
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3598  RISE       2
I__213/I                                      LocalMux                       0              3519  -3598  RISE       1
I__213/O                                      LocalMux                     330              3848  -3598  RISE       1
I__215/I                                      InMux                          0              3848  -3598  RISE       1
I__215/O                                      InMux                        259              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3598  RISE       5
I__200/I                                      LocalMux                       0              4508  -3598  RISE       1
I__200/O                                      LocalMux                     330              4837  -3598  RISE       1
I__203/I                                      InMux                          0              4837  -3598  RISE       1
I__203/O                                      InMux                        259              5097  -3598  RISE       1
arse.ddd.Q_RNO_LC_24_24_2/in3                 LogicCell40_SEQ_MODE_0000      0              5097  -3598  RISE       1
arse.ddd.Q_RNO_LC_24_24_2/lcout               LogicCell40_SEQ_MODE_0000    316              5412  -3598  RISE       1
I__190/I                                      Odrv4                          0              5412  -3598  RISE       1
I__190/O                                      Odrv4                        351              5763  -3598  RISE       1
I__191/I                                      Span4Mux_h                     0              5763  -3598  RISE       1
I__191/O                                      Span4Mux_h                   302              6065  -3598  RISE       1
I__192/I                                      LocalMux                       0              6065  -3598  RISE       1
I__192/O                                      LocalMux                     330              6394  -3598  RISE       1
I__193/I                                      CEMux                          0              6394  -3598  RISE       1
I__193/O                                      CEMux                        603              6997  -3598  RISE       1
arse.ddd.Q_LC_29_24_0/ce                      LogicCell40_SEQ_MODE_1000      0              6997  -3598  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1


5.2::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:F)
*********************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_2_4_6/ce
Capture Clock    : arse.divseven.dout_nesr_0_LC_2_4_6/clk
Setup Constraint : 211p
Path slack       : -3655p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2988
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6507
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -3655  RISE       7
I__119/I                                        LocalMux                       0              3519  -3655  RISE       1
I__119/O                                        LocalMux                     330              3848  -3655  RISE       1
I__124/I                                        InMux                          0              3848  -3655  RISE       1
I__124/O                                        InMux                        259              4108  -3655  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3655  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    386              4494  -3655  FALL       1
I__73/I                                         CascadeMux                     0              4494  -3655  FALL       1
I__73/O                                         CascadeMux                     0              4494  -3655  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/in2      LogicCell40_SEQ_MODE_0000      0              4494  -3655  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    379              4872  -3655  RISE       1
I__69/I                                         Odrv4                          0              4872  -3655  RISE       1
I__69/O                                         Odrv4                        351              5223  -3655  RISE       1
I__70/I                                         Span4Mux_v                     0              5223  -3655  RISE       1
I__70/O                                         Span4Mux_v                   351              5574  -3655  RISE       1
I__71/I                                         LocalMux                       0              5574  -3655  RISE       1
I__71/O                                         LocalMux                     330              5903  -3655  RISE       1
I__72/I                                         CEMux                          0              5903  -3655  RISE       1
I__72/O                                         CEMux                        603              6507  -3655  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/ce           LogicCell40_SEQ_MODE_1000      0              6507  -3655  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1


5.3::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:F vs. bum2_inst_pll/PLLOUTGLOBAL:R)
*********************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_0_LC_31_24_1/lcout
Path End         : arse.diveight.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1009p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             940
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4121
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__317/I                                                        ClkMux                          0              2410  FALL       1
I__317/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_31_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_0_LC_31_24_1/lcout       LogicCell40_SEQ_MODE_1000    540              3181  -1009  RISE       1
I__163/I                                    Odrv4                          0              3181  -1009  RISE       1
I__163/O                                    Odrv4                        351              3532  -1009  RISE       1
I__164/I                                    LocalMux                       0              3532  -1009  RISE       1
I__164/O                                    LocalMux                     330              3862  -1009  RISE       1
I__165/I                                    IoInMux                        0              3862  -1009  RISE       1
I__165/O                                    IoInMux                      259              4121  -1009  RISE       1
arse.diveight.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4121  -1009  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__320/I                                                        ClkMux                          0              2670  RISE       1
I__320/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: apusync   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : apusync
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Setup Time        : 617


Data Path Delay                3322
+ Setup Time                    274
- Capture Clock Path Delay    -2979
---------------------------- ------
Setup to Clock                  617

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
apusync                           top                        0      0                  RISE  1       
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
apusync_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__262/I                          Odrv4                      0      1127               RISE  1       
I__262/O                          Odrv4                      351    1478               RISE  1       
I__264/I                          Span4Mux_v                 0      1478               RISE  1       
I__264/O                          Span4Mux_v                 351    1829               RISE  1       
I__267/I                          LocalMux                   0      1829               RISE  1       
I__267/O                          LocalMux                   330    2158               RISE  1       
I__270/I                          InMux                      0      2158               RISE  1       
I__270/O                          InMux                      259    2418               RISE  1       
arse.l2.un1_Q_LC_29_25_6/in3      LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
arse.l2.un1_Q_LC_29_25_6/lcout    LogicCell40_SEQ_MODE_0000  316    2733               RISE  2       
I__167/I                          LocalMux                   0      2733               RISE  1       
I__167/O                          LocalMux                   330    3063               RISE  1       
I__169/I                          InMux                      0      3063               RISE  1       
I__169/O                          InMux                      259    3322               RISE  1       
arse.ddd.Q_LC_29_24_0/in3         LogicCell40_SEQ_MODE_1000  0      3322               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__316/I                                                            ClkMux                      0      2670               RISE  1       
I__316/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_29_24_0/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.1.2::Path details for port: masterreset
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : masterreset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:F
Setup Time        : 5689


Data Path Delay                8330
+ Setup Time                      0
- Capture Clock Path Delay    -2641
---------------------------- ------
Setup to Clock                 5689

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
masterreset                                   top                        0      0                  RISE  1       
masterreset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
masterreset_ibuf_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
masterreset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
masterreset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__338/I                                      Odrv12                     0      1127               RISE  1       
I__338/O                                      Odrv12                     491    1618               RISE  1       
I__341/I                                      Span12Mux_v                0      1618               RISE  1       
I__341/O                                      Span12Mux_v                491    2109               RISE  1       
I__345/I                                      Span12Mux_h                0      2109               RISE  1       
I__345/O                                      Span12Mux_h                491    2600               RISE  1       
I__349/I                                      Sp12to4                    0      2600               RISE  1       
I__349/O                                      Sp12to4                    428    3028               RISE  1       
I__353/I                                      Span4Mux_v                 0      3028               RISE  1       
I__353/O                                      Span4Mux_v                 351    3379               RISE  1       
I__356/I                                      LocalMux                   0      3379               RISE  1       
I__356/O                                      LocalMux                   330    3708               RISE  1       
I__359/I                                      InMux                      0      3708               RISE  1       
I__359/O                                      InMux                      259    3968               RISE  1       
masterreset_ibuf_RNIKP26_LC_3_22_5/in0        LogicCell40_SEQ_MODE_0000  0      3968               RISE  1       
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout      LogicCell40_SEQ_MODE_0000  386    4353               FALL  9       
I__279/I                                      Odrv12                     0      4353               FALL  1       
I__279/O                                      Odrv12                     540    4893               FALL  1       
I__280/I                                      Span12Mux_v                0      4893               FALL  1       
I__280/O                                      Span12Mux_v                540    5433               FALL  1       
I__283/I                                      Span12Mux_s9_v             0      5433               FALL  1       
I__283/O                                      Span12Mux_s9_v             421    5854               FALL  1       
I__287/I                                      LocalMux                   0      5854               FALL  1       
I__287/O                                      LocalMux                   309    6163               FALL  1       
I__292/I                                      InMux                      0      6163               FALL  1       
I__292/O                                      InMux                      217    6380               FALL  1       
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/in3    LogicCell40_SEQ_MODE_0000  0      6380               FALL  1       
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_0000  316    6696               RISE  1       
I__69/I                                       Odrv4                      0      6696               RISE  1       
I__69/O                                       Odrv4                      351    7047               RISE  1       
I__70/I                                       Span4Mux_v                 0      7047               RISE  1       
I__70/O                                       Span4Mux_v                 351    7397               RISE  1       
I__71/I                                       LocalMux                   0      7397               RISE  1       
I__71/O                                       LocalMux                   330    7727               RISE  1       
I__72/I                                       CEMux                      0      7727               RISE  1       
I__72/O                                       CEMux                      603    8330               RISE  1       
arse.divseven.dout_nesr_0_LC_2_4_6/ce         LogicCell40_SEQ_MODE_1000  0      8330               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2333               FALL  1       
I__307/O                                                            GlobalMux                   77     2410               FALL  1       
I__308/I                                                            ClkMux                      0      2410               FALL  1       
I__308/O                                                            ClkMux                      231    2641               FALL  1       
INVarse.divseven.dout_nesr_0C/I                                     INV                         0      2641               FALL  1       
INVarse.divseven.dout_nesr_0C/O                                     INV                         0      2641               RISE  1       
arse.divseven.dout_nesr_0_LC_2_4_6/clk                              LogicCell40_SEQ_MODE_1000   0      2641               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : masterreset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Setup Time        : 4910


Data Path Delay                7685
+ Setup Time                    203
- Capture Clock Path Delay    -2979
---------------------------- ------
Setup to Clock                 4910

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
masterreset                               top                        0      0                  RISE  1       
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
masterreset_ibuf_iopad/DOUT               IO_PAD                     510    510                RISE  1       
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__338/I                                  Odrv12                     0      1127               RISE  1       
I__338/O                                  Odrv12                     491    1618               RISE  1       
I__341/I                                  Span12Mux_v                0      1618               RISE  1       
I__341/O                                  Span12Mux_v                491    2109               RISE  1       
I__345/I                                  Span12Mux_h                0      2109               RISE  1       
I__345/O                                  Span12Mux_h                491    2600               RISE  1       
I__349/I                                  Sp12to4                    0      2600               RISE  1       
I__349/O                                  Sp12to4                    428    3028               RISE  1       
I__353/I                                  Span4Mux_v                 0      3028               RISE  1       
I__353/O                                  Span4Mux_v                 351    3379               RISE  1       
I__356/I                                  LocalMux                   0      3379               RISE  1       
I__356/O                                  LocalMux                   330    3708               RISE  1       
I__359/I                                  InMux                      0      3708               RISE  1       
I__359/O                                  InMux                      259    3968               RISE  1       
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000  0      3968               RISE  1       
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000  449    4416               RISE  9       
I__279/I                                  Odrv12                     0      4416               RISE  1       
I__279/O                                  Odrv12                     491    4907               RISE  1       
I__282/I                                  Sp12to4                    0      4907               RISE  1       
I__282/O                                  Sp12to4                    428    5335               RISE  1       
I__286/I                                  Span4Mux_h                 0      5335               RISE  1       
I__286/O                                  Span4Mux_h                 302    5637               RISE  1       
I__291/I                                  Span4Mux_h                 0      5637               RISE  1       
I__291/O                                  Span4Mux_h                 302    5938               RISE  1       
I__297/I                                  Span4Mux_h                 0      5938               RISE  1       
I__297/O                                  Span4Mux_h                 302    6240               RISE  1       
I__301/I                                  Span4Mux_h                 0      6240               RISE  1       
I__301/O                                  Span4Mux_h                 302    6542               RISE  1       
I__304/I                                  Span4Mux_v                 0      6542               RISE  1       
I__304/O                                  Span4Mux_v                 351    6892               RISE  1       
I__305/I                                  LocalMux                   0      6892               RISE  1       
I__305/O                                  LocalMux                   330    7222               RISE  1       
I__306/I                                  SRMux                      0      7222               RISE  1       
I__306/O                                  SRMux                      463    7685               RISE  1       
arse.diveight.dout_1_LC_32_24_6/sr        LogicCell40_SEQ_MODE_1000  0      7685               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__319/I                                                            ClkMux                      0      2670               RISE  1       
I__319/O                                                            ClkMux                      309    2979               RISE  1       
arse.diveight.dout_1_LC_32_24_6/clk                                 LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.1.3::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Setup Time        : 2153


Data Path Delay                4858
+ Setup Time                    274
- Capture Clock Path Delay    -2979
---------------------------- ------
Setup to Clock                 2153

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                           top                        0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
reset_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__172/I                        Odrv12                     0      1127               RISE  1       
I__172/O                        Odrv12                     491    1618               RISE  1       
I__175/I                        Span12Mux_h                0      1618               RISE  1       
I__175/O                        Span12Mux_h                491    2109               RISE  1       
I__178/I                        Span12Mux_s9_h             0      2109               RISE  1       
I__178/O                        Span12Mux_s9_h             393    2502               RISE  1       
I__181/I                        Sp12to4                    0      2502               RISE  1       
I__181/O                        Sp12to4                    428    2930               RISE  1       
I__183/I                        Span4Mux_v                 0      2930               RISE  1       
I__183/O                        Span4Mux_v                 351    3280               RISE  1       
I__185/I                        LocalMux                   0      3280               RISE  1       
I__185/O                        LocalMux                   330    3610               RISE  1       
I__188/I                        InMux                      0      3610               RISE  1       
I__188/O                        InMux                      259    3869               RISE  1       
arse.l2.un1_Q_LC_29_25_6/in1    LogicCell40_SEQ_MODE_0000  0      3869               RISE  1       
arse.l2.un1_Q_LC_29_25_6/lcout  LogicCell40_SEQ_MODE_0000  400    4269               RISE  2       
I__167/I                        LocalMux                   0      4269               RISE  1       
I__167/O                        LocalMux                   330    4599               RISE  1       
I__169/I                        InMux                      0      4599               RISE  1       
I__169/O                        InMux                      259    4858               RISE  1       
arse.ddd.Q_LC_29_24_0/in3       LogicCell40_SEQ_MODE_1000  0      4858               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__316/I                                                            ClkMux                      0      2670               RISE  1       
I__316/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_29_24_0/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 12575


Launch Clock Path Delay        2979
+ Clock To Q Delay              540
+ Data Path Delay              9056
---------------------------- ------
Clock To Out Delay            12575

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__316/I                                                            ClkMux                      0      2670               RISE  1       
I__316/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_29_24_0/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
arse.ddd.Q_LC_29_24_0/lcout                  LogicCell40_SEQ_MODE_1000  540    3519               RISE  2       
I__271/I                                     Odrv4                      0      3519               RISE  1       
I__271/O                                     Odrv4                      351    3869               RISE  1       
I__272/I                                     Span4Mux_v                 0      3869               RISE  1       
I__272/O                                     Span4Mux_v                 351    4220               RISE  1       
I__274/I                                     LocalMux                   0      4220               RISE  1       
I__274/O                                     LocalMux                   330    4550               RISE  1       
I__276/I                                     InMux                      0      4550               RISE  1       
I__276/O                                     InMux                      259    4809               RISE  1       
arse.l1.un1_Q_LC_32_25_2/in1                 LogicCell40_SEQ_MODE_0000  0      4809               RISE  1       
arse.l1.un1_Q_LC_32_25_2/lcout               LogicCell40_SEQ_MODE_0000  400    5209               RISE  1       
I__259/I                                     LocalMux                   0      5209               RISE  1       
I__259/O                                     LocalMux                   330    5539               RISE  1       
I__260/I                                     InMux                      0      5539               RISE  1       
I__260/O                                     InMux                      259    5798               RISE  1       
arse.l1.un1_Q_LC_32_25_2/in0                 LogicCell40_SEQ_MODE_0000  0      5798               RISE  1       
arse.l1.un1_Q_LC_32_25_2/ltout               LogicCell40_SEQ_MODE_0000  386    6184               FALL  1       
I__258/I                                     CascadeMux                 0      6184               FALL  1       
I__258/O                                     CascadeMux                 0      6184               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_3/in2    LogicCell40_SEQ_MODE_0000  0      6184               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_3/lcout  LogicCell40_SEQ_MODE_0000  379    6563               RISE  1       
I__247/I                                     Odrv4                      0      6563               RISE  1       
I__247/O                                     Odrv4                      351    6913               RISE  1       
I__248/I                                     Span4Mux_s0_h              0      6913               RISE  1       
I__248/O                                     Span4Mux_s0_h              147    7061               RISE  1       
I__249/I                                     LocalMux                   0      7061               RISE  1       
I__249/O                                     LocalMux                   330    7390               RISE  1       
I__250/I                                     IoInMux                    0      7390               RISE  1       
I__250/O                                     IoInMux                    259    7650               RISE  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      7650               RISE  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   9887               FALL  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      9887               FALL  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2688   12575              FALL  1       
apuclk                                       top                        0      12575              FALL  1       

6.2.2::Path details for port: cpuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5807


Launch Clock Path Delay        2979
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5807

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__320/I                                                            ClkMux                      0      2670               RISE  1       
I__320/O                                                            ClkMux                      309    2979               RISE  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2979               RISE  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    3119               FALL  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      3119               FALL  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2688   5807               FALL  1       
cpuclk                                       top                     0      5807               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 5469


Launch Clock Path Delay        2641
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5469

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2333               FALL  1       
I__307/O                                                            GlobalMux                   77     2410               FALL  1       
I__320/I                                                            ClkMux                      0      2410               FALL  1       
I__320/O                                                            ClkMux                      231    2641               FALL  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2641               FALL  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    2781               FALL  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      2781               FALL  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2688   5469               FALL  1       
cpuclk                                       top                     0      5469               FALL  1       

6.2.3::Path details for port: cpureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpureset
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 9819


Launch Clock Path Delay        2979
+ Clock To Q Delay              540
+ Data Path Delay              6300
---------------------------- ------
Clock To Out Delay             9819

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__316/I                                                            ClkMux                      0      2670               RISE  1       
I__316/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_29_24_0/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
arse.ddd.Q_LC_29_24_0/lcout         LogicCell40_SEQ_MODE_1000  540    3519               RISE  2       
I__271/I                            Odrv4                      0      3519               RISE  1       
I__271/O                            Odrv4                      351    3869               RISE  1       
I__273/I                            Span4Mux_s0_h              0      3869               RISE  1       
I__273/O                            Span4Mux_s0_h              147    4017               RISE  1       
I__275/I                            IoSpan4Mux                 0      4017               RISE  1       
I__275/O                            IoSpan4Mux                 288    4304               RISE  1       
I__277/I                            LocalMux                   0      4304               RISE  1       
I__277/O                            LocalMux                   330    4634               RISE  1       
I__278/I                            IoInMux                    0      4634               RISE  1       
I__278/O                            IoInMux                    259    4893               RISE  1       
cpureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4893               RISE  1       
cpureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7131               FALL  1       
cpureset_obuf_iopad/DIN             IO_PAD                     0      7131               FALL  1       
cpureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   9819               FALL  1       
cpureset                            top                        0      9819               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apuclk
Input Port       : apusync
Pad to Pad Delay : 10149

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
apusync                                      top                        0      0                  RISE  1       
apusync_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
apusync_ibuf_iopad/DOUT                      IO_PAD                     760    760                RISE  1       
apusync_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
apusync_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__261/I                                     Odrv4                      0      1377               RISE  1       
I__261/O                                     Odrv4                      351    1728               RISE  1       
I__263/I                                     Span4Mux_v                 0      1728               RISE  1       
I__263/O                                     Span4Mux_v                 351    2079               RISE  1       
I__265/I                                     LocalMux                   0      2079               RISE  1       
I__265/O                                     LocalMux                   330    2408               RISE  1       
I__268/I                                     InMux                      0      2408               RISE  1       
I__268/O                                     InMux                      259    2668               RISE  1       
arse.l1.un1_Q_LC_32_25_2/in3                 LogicCell40_SEQ_MODE_0000  0      2668               RISE  1       
arse.l1.un1_Q_LC_32_25_2/lcout               LogicCell40_SEQ_MODE_0000  316    2983               RISE  1       
I__259/I                                     LocalMux                   0      2983               RISE  1       
I__259/O                                     LocalMux                   330    3313               RISE  1       
I__260/I                                     InMux                      0      3313               RISE  1       
I__260/O                                     InMux                      259    3572               RISE  1       
arse.l1.un1_Q_LC_32_25_2/in0                 LogicCell40_SEQ_MODE_0000  0      3572               RISE  1       
arse.l1.un1_Q_LC_32_25_2/ltout               LogicCell40_SEQ_MODE_0000  386    3958               FALL  1       
I__258/I                                     CascadeMux                 0      3958               FALL  1       
I__258/O                                     CascadeMux                 0      3958               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_3/in2    LogicCell40_SEQ_MODE_0000  0      3958               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_3/lcout  LogicCell40_SEQ_MODE_0000  379    4337               RISE  1       
I__247/I                                     Odrv4                      0      4337               RISE  1       
I__247/O                                     Odrv4                      351    4688               RISE  1       
I__248/I                                     Span4Mux_s0_h              0      4688               RISE  1       
I__248/O                                     Span4Mux_s0_h              147    4835               RISE  1       
I__249/I                                     LocalMux                   0      4835               RISE  1       
I__249/O                                     LocalMux                   330    5164               RISE  1       
I__250/I                                     IoInMux                    0      5164               RISE  1       
I__250/O                                     IoInMux                    259    5424               RISE  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      5424               RISE  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   7661               FALL  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      7661               FALL  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2488   10149              FALL  1       
apuclk                                       top                        0      10149              FALL  1       

6.3.2::Path details for port: apureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apureset
Input Port       : reset
Pad to Pad Delay : 8192

Pad to Pad Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                               top                     0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                  0      0                  RISE  1       
reset_ibuf_iopad/DOUT               IO_PAD                  760    760                RISE  1       
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001  0      760                RISE  1       
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001  617    1377               RISE  1       
I__171/I                            Odrv4                   0      1377               RISE  1       
I__171/O                            Odrv4                   351    1728               RISE  1       
I__174/I                            IoSpan4Mux              0      1728               RISE  1       
I__174/O                            IoSpan4Mux              288    2015               RISE  1       
I__177/I                            IoSpan4Mux              0      2015               RISE  1       
I__177/O                            IoSpan4Mux              288    2303               RISE  1       
I__180/I                            IoSpan4Mux              0      2303               RISE  1       
I__180/O                            IoSpan4Mux              288    2591               RISE  1       
I__182/I                            IoSpan4Mux              0      2591               RISE  1       
I__182/O                            IoSpan4Mux              288    2878               RISE  1       
I__184/I                            LocalMux                0      2878               RISE  1       
I__184/O                            LocalMux                330    3208               RISE  1       
I__187/I                            IoInMux                 0      3208               RISE  1       
I__187/O                            IoInMux                 259    3467               RISE  1       
apureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3467               RISE  1       
apureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   5704               FALL  1       
apureset_obuf_iopad/DIN             IO_PAD                  0      5704               FALL  1       
apureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2488   8192               FALL  1       
apureset                            top                     0      8192               FALL  1       

6.3.3::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led7
Input Port       : reset
Pad to Pad Delay : 7330

Pad to Pad Path
pin name                        model name              delay  cummulative delay  edge  Fanout  
------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                           top                     0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
reset_ibuf_iopad/DOUT           IO_PAD                  760    760                RISE  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      760                RISE  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1377               RISE  1       
I__170/I                        Odrv4                   0      1377               RISE  1       
I__170/O                        Odrv4                   351    1728               RISE  1       
I__173/I                        IoSpan4Mux              0      1728               RISE  1       
I__173/O                        IoSpan4Mux              288    2015               RISE  1       
I__176/I                        LocalMux                0      2015               RISE  1       
I__176/O                        LocalMux                330    2345               RISE  1       
I__179/I                        IoInMux                 0      2345               RISE  1       
I__179/O                        IoInMux                 259    2605               RISE  1       
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2605               RISE  1       
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   4842               FALL  1       
led7_obuf_iopad/DIN             IO_PAD                  0      4842               FALL  1       
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2488   7330               FALL  1       
led7                            top                     0      7330               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: apusync   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : apusync
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Hold Time         : 787


Capture Clock Path Delay       2979
+ Hold  Time                      0
- Data Path Delay             -2192
---------------------------- ------
Hold Time                       787

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
apusync                           top                        0      0                  FALL  1       
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
apusync_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__262/I                          Odrv4                      0      923                FALL  1       
I__262/O                          Odrv4                      372    1295               FALL  1       
I__264/I                          Span4Mux_v                 0      1295               FALL  1       
I__264/O                          Span4Mux_v                 372    1666               FALL  1       
I__266/I                          LocalMux                   0      1666               FALL  1       
I__266/O                          LocalMux                   309    1975               FALL  1       
I__269/I                          InMux                      0      1975               FALL  1       
I__269/O                          InMux                      217    2192               FALL  1       
arse.ddd.Q_LC_29_24_0/in0         LogicCell40_SEQ_MODE_1000  0      2192               FALL  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__316/I                                                            ClkMux                      0      2670               RISE  1       
I__316/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_29_24_0/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.4.2::Path details for port: masterreset
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : masterreset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Hold Time         : 555


Capture Clock Path Delay       2979
+ Hold  Time                      0
- Data Path Delay             -2424
---------------------------- ------
Hold Time                       555

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
masterreset                           top                        0      0                  FALL  1       
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
masterreset_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__338/I                              Odrv12                     0      923                FALL  1       
I__338/O                              Odrv12                     540    1463               FALL  1       
I__340/I                              Span12Mux_s10_v            0      1463               FALL  1       
I__340/O                              Span12Mux_s10_v            435    1898               FALL  1       
I__343/I                              LocalMux                   0      1898               FALL  1       
I__343/O                              LocalMux                   309    2206               FALL  1       
I__347/I                              InMux                      0      2206               FALL  1       
I__347/O                              InMux                      217    2424               FALL  1       
arse.divseven.counter_2_LC_2_5_5/in0  LogicCell40_SEQ_MODE_1000  0      2424               FALL  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__310/I                                                            ClkMux                      0      2670               RISE  1       
I__310/O                                                            ClkMux                      309    2979               RISE  1       
arse.divseven.counter_2_LC_2_5_5/clk                                LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : masterreset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:F
Hold Time         : -2069


Capture Clock Path Delay       2641
+ Hold  Time                      0
- Data Path Delay             -4710
---------------------------- ------
Hold Time                     -2069

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
masterreset                           top                        0      0                  FALL  1       
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
masterreset_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1077               RISE  1       
I__338/I                              Odrv12                     0      1077               RISE  1       
I__338/O                              Odrv12                     491    1568               RISE  1       
I__341/I                              Span12Mux_v                0      1568               RISE  1       
I__341/O                              Span12Mux_v                491    2059               RISE  1       
I__345/I                              Span12Mux_h                0      2059               RISE  1       
I__345/O                              Span12Mux_h                491    2550               RISE  1       
I__350/I                              Span12Mux_h                0      2550               RISE  1       
I__350/O                              Span12Mux_h                491    3041               RISE  1       
I__355/I                              Sp12to4                    0      3041               RISE  1       
I__355/O                              Sp12to4                    428    3469               RISE  1       
I__358/I                              Span4Mux_h                 0      3469               RISE  1       
I__358/O                              Span4Mux_h                 302    3770               RISE  1       
I__361/I                              Span4Mux_v                 0      3770               RISE  1       
I__361/O                              Span4Mux_v                 351    4121               RISE  1       
I__363/I                              LocalMux                   0      4121               RISE  1       
I__363/O                              LocalMux                   330    4451               RISE  1       
I__367/I                              InMux                      0      4451               RISE  1       
I__367/O                              InMux                      259    4710               RISE  1       
arse.diveight.dout_0_LC_31_24_1/in0   LogicCell40_SEQ_MODE_1000  0      4710               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2333               FALL  1       
I__307/O                                                            GlobalMux                   77     2410               FALL  1       
I__317/I                                                            ClkMux                      0      2410               FALL  1       
I__317/O                                                            ClkMux                      231    2641               FALL  1       
INVarse.diveight.dout_0C/I                                          INV                         0      2641               FALL  1       
INVarse.diveight.dout_0C/O                                          INV                         0      2641               RISE  1       
arse.diveight.dout_0_LC_31_24_1/clk                                 LogicCell40_SEQ_MODE_1000   0      2641               RISE  1       

6.4.3::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Hold Time         : -805


Capture Clock Path Delay       2979
+ Hold  Time                      0
- Data Path Delay             -3784
---------------------------- ------
Hold Time                      -805

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                           top                        0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
reset_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__172/I                        Odrv12                     0      923                FALL  1       
I__172/O                        Odrv12                     540    1463               FALL  1       
I__175/I                        Span12Mux_h                0      1463               FALL  1       
I__175/O                        Span12Mux_h                540    2003               FALL  1       
I__178/I                        Span12Mux_s9_h             0      2003               FALL  1       
I__178/O                        Span12Mux_s9_h             435    2438               FALL  1       
I__181/I                        Sp12to4                    0      2438               FALL  1       
I__181/O                        Sp12to4                    449    2887               FALL  1       
I__183/I                        Span4Mux_v                 0      2887               FALL  1       
I__183/O                        Span4Mux_v                 372    3258               FALL  1       
I__186/I                        LocalMux                   0      3258               FALL  1       
I__186/O                        LocalMux                   309    3567               FALL  1       
I__189/I                        InMux                      0      3567               FALL  1       
I__189/O                        InMux                      217    3784               FALL  1       
arse.ddd.Q_LC_29_24_0/in1       LogicCell40_SEQ_MODE_1000  0      3784               FALL  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__316/I                                                            ClkMux                      0      2670               RISE  1       
I__316/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_29_24_0/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 11019


Launch Clock Path Delay        2979
+ Clock To Q Delay              540
+ Data Path Delay              7500
---------------------------- ------
Clock To Out Delay            11019

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__316/I                                                            ClkMux                      0      2670               RISE  1       
I__316/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_29_24_0/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
arse.ddd.Q_LC_29_24_0/lcout                  LogicCell40_SEQ_MODE_1000  540    3519               FALL  2       
I__271/I                                     Odrv4                      0      3519               FALL  1       
I__271/O                                     Odrv4                      372    3890               FALL  1       
I__272/I                                     Span4Mux_v                 0      3890               FALL  1       
I__272/O                                     Span4Mux_v                 372    4262               FALL  1       
I__274/I                                     LocalMux                   0      4262               FALL  1       
I__274/O                                     LocalMux                   309    4571               FALL  1       
I__276/I                                     InMux                      0      4571               FALL  1       
I__276/O                                     InMux                      217    4788               FALL  1       
arse.l1.un1_Q_LC_32_25_2/in1                 LogicCell40_SEQ_MODE_0000  0      4788               FALL  1       
arse.l1.un1_Q_LC_32_25_2/ltout               LogicCell40_SEQ_MODE_0000  323    5111               RISE  1       
I__258/I                                     CascadeMux                 0      5111               RISE  1       
I__258/O                                     CascadeMux                 0      5111               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_3/in2    LogicCell40_SEQ_MODE_0000  0      5111               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_3/lcout  LogicCell40_SEQ_MODE_0000  351    5462               FALL  1       
I__247/I                                     Odrv4                      0      5462               FALL  1       
I__247/O                                     Odrv4                      372    5833               FALL  1       
I__248/I                                     Span4Mux_s0_h              0      5833               FALL  1       
I__248/O                                     Span4Mux_s0_h              140    5973               FALL  1       
I__249/I                                     LocalMux                   0      5973               FALL  1       
I__249/O                                     LocalMux                   309    6282               FALL  1       
I__250/I                                     IoInMux                    0      6282               FALL  1       
I__250/O                                     IoInMux                    217    6499               FALL  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      6499               FALL  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   8505               RISE  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      8505               RISE  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2514   11019              RISE  1       
apuclk                                       top                        0      11019              RISE  1       

6.5.2::Path details for port: cpuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 5267


Launch Clock Path Delay        2641
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5267

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2333               FALL  1       
I__307/O                                                            GlobalMux                   77     2410               FALL  1       
I__320/I                                                            ClkMux                      0      2410               FALL  1       
I__320/O                                                            ClkMux                      231    2641               FALL  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2641               FALL  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    2753               RISE  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      2753               RISE  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2514   5267               RISE  1       
cpuclk                                       top                     0      5267               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5605


Launch Clock Path Delay        2979
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5605

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__320/I                                                            ClkMux                      0      2670               RISE  1       
I__320/O                                                            ClkMux                      309    2979               RISE  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2979               RISE  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    3091               RISE  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      3091               RISE  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2514   5605               RISE  1       
cpuclk                                       top                     0      5605               RISE  1       

6.5.3::Path details for port: cpureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpureset
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 9399


Launch Clock Path Delay        2979
+ Clock To Q Delay              540
+ Data Path Delay              5880
---------------------------- ------
Clock To Out Delay             9399

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__307/I                                                            GlobalMux                   0      2516               RISE  1       
I__307/O                                                            GlobalMux                   154    2670               RISE  1       
I__316/I                                                            ClkMux                      0      2670               RISE  1       
I__316/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_29_24_0/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
arse.ddd.Q_LC_29_24_0/lcout         LogicCell40_SEQ_MODE_1000  540    3519               FALL  2       
I__271/I                            Odrv4                      0      3519               FALL  1       
I__271/O                            Odrv4                      372    3890               FALL  1       
I__273/I                            Span4Mux_s0_h              0      3890               FALL  1       
I__273/O                            Span4Mux_s0_h              140    4031               FALL  1       
I__275/I                            IoSpan4Mux                 0      4031               FALL  1       
I__275/O                            IoSpan4Mux                 323    4353               FALL  1       
I__277/I                            LocalMux                   0      4353               FALL  1       
I__277/O                            LocalMux                   309    4662               FALL  1       
I__278/I                            IoInMux                    0      4662               FALL  1       
I__278/O                            IoInMux                    217    4879               FALL  1       
cpureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4879               FALL  1       
cpureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6885               RISE  1       
cpureset_obuf_iopad/DIN             IO_PAD                     0      6885               RISE  1       
cpureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   9399               RISE  1       
cpureset                            top                        0      9399               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apuclk
Input Port       : apusync
Pad to Pad Delay : 8167

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
apusync                                      top                        0      0                  FALL  1       
apusync_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
apusync_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
apusync_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
apusync_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__261/I                                     Odrv4                      0      923                FALL  1       
I__261/O                                     Odrv4                      372    1295               FALL  1       
I__263/I                                     Span4Mux_v                 0      1295               FALL  1       
I__263/O                                     Span4Mux_v                 372    1666               FALL  1       
I__265/I                                     LocalMux                   0      1666               FALL  1       
I__265/O                                     LocalMux                   309    1975               FALL  1       
I__268/I                                     InMux                      0      1975               FALL  1       
I__268/O                                     InMux                      217    2192               FALL  1       
arse.l1.un1_Q_LC_32_25_2/in3                 LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
arse.l1.un1_Q_LC_32_25_2/ltout               LogicCell40_SEQ_MODE_0000  267    2459               RISE  1       
I__258/I                                     CascadeMux                 0      2459               RISE  1       
I__258/O                                     CascadeMux                 0      2459               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_3/in2    LogicCell40_SEQ_MODE_0000  0      2459               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_3/lcout  LogicCell40_SEQ_MODE_0000  351    2810               FALL  1       
I__247/I                                     Odrv4                      0      2810               FALL  1       
I__247/O                                     Odrv4                      372    3181               FALL  1       
I__248/I                                     Span4Mux_s0_h              0      3181               FALL  1       
I__248/O                                     Span4Mux_s0_h              140    3321               FALL  1       
I__249/I                                     LocalMux                   0      3321               FALL  1       
I__249/O                                     LocalMux                   309    3630               FALL  1       
I__250/I                                     IoInMux                    0      3630               FALL  1       
I__250/O                                     IoInMux                    217    3847               FALL  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3847               FALL  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   5853               RISE  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      5853               RISE  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2314   8167               RISE  1       
apuclk                                       top                        0      8167               RISE  1       

6.6.2::Path details for port: apureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apureset
Input Port       : reset
Pad to Pad Delay : 7431

Pad to Pad Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                               top                     0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                  0      0                  FALL  1       
reset_ibuf_iopad/DOUT               IO_PAD                  460    460                FALL  1       
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__171/I                            Odrv4                   0      923                FALL  1       
I__171/O                            Odrv4                   372    1295               FALL  1       
I__174/I                            IoSpan4Mux              0      1295               FALL  1       
I__174/O                            IoSpan4Mux              323    1617               FALL  1       
I__177/I                            IoSpan4Mux              0      1617               FALL  1       
I__177/O                            IoSpan4Mux              323    1940               FALL  1       
I__180/I                            IoSpan4Mux              0      1940               FALL  1       
I__180/O                            IoSpan4Mux              323    2262               FALL  1       
I__182/I                            IoSpan4Mux              0      2262               FALL  1       
I__182/O                            IoSpan4Mux              323    2585               FALL  1       
I__184/I                            LocalMux                0      2585               FALL  1       
I__184/O                            LocalMux                309    2894               FALL  1       
I__187/I                            IoInMux                 0      2894               FALL  1       
I__187/O                            IoInMux                 217    3111               FALL  1       
apureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3111               FALL  1       
apureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   5117               RISE  1       
apureset_obuf_iopad/DIN             IO_PAD                  0      5117               RISE  1       
apureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2314   7431               RISE  1       
apureset                            top                     0      7431               RISE  1       

6.6.3::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led7
Input Port       : reset
Pad to Pad Delay : 6463

Pad to Pad Path
pin name                        model name              delay  cummulative delay  edge  Fanout  
------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                           top                     0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
reset_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__170/I                        Odrv4                   0      923                FALL  1       
I__170/O                        Odrv4                   372    1295               FALL  1       
I__173/I                        IoSpan4Mux              0      1295               FALL  1       
I__173/O                        IoSpan4Mux              323    1617               FALL  1       
I__176/I                        LocalMux                0      1617               FALL  1       
I__176/O                        LocalMux                309    1926               FALL  1       
I__179/I                        IoInMux                 0      1926               FALL  1       
I__179/O                        IoInMux                 217    2143               FALL  1       
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2143               FALL  1       
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   4149               RISE  1       
led7_obuf_iopad/DIN             IO_PAD                  0      4149               RISE  1       
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2314   6463               RISE  1       
led7                            top                     0      6463               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_2_4_6/ce
Capture Clock    : arse.divseven.dout_nesr_0_LC_2_4_6/clk
Setup Constraint : 211p
Path slack       : -3655p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2988
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6507
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -3655  RISE       7
I__119/I                                        LocalMux                       0              3519  -3655  RISE       1
I__119/O                                        LocalMux                     330              3848  -3655  RISE       1
I__124/I                                        InMux                          0              3848  -3655  RISE       1
I__124/O                                        InMux                        259              4108  -3655  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3655  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    386              4494  -3655  FALL       1
I__73/I                                         CascadeMux                     0              4494  -3655  FALL       1
I__73/O                                         CascadeMux                     0              4494  -3655  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/in2      LogicCell40_SEQ_MODE_0000      0              4494  -3655  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    379              4872  -3655  RISE       1
I__69/I                                         Odrv4                          0              4872  -3655  RISE       1
I__69/O                                         Odrv4                        351              5223  -3655  RISE       1
I__70/I                                         Span4Mux_v                     0              5223  -3655  RISE       1
I__70/O                                         Span4Mux_v                   351              5574  -3655  RISE       1
I__71/I                                         LocalMux                       0              5574  -3655  RISE       1
I__71/O                                         LocalMux                     330              5903  -3655  RISE       1
I__72/I                                         CEMux                          0              5903  -3655  RISE       1
I__72/O                                         CEMux                        603              6507  -3655  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/ce           LogicCell40_SEQ_MODE_1000      0              6507  -3655  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.ddd.Q_LC_29_24_0/ce
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Setup Constraint : 421p
Path slack       : -3597p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3400

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            3478
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6997
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3598  RISE       2
I__213/I                                      LocalMux                       0              3519  -3598  RISE       1
I__213/O                                      LocalMux                     330              3848  -3598  RISE       1
I__215/I                                      InMux                          0              3848  -3598  RISE       1
I__215/O                                      InMux                        259              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3598  RISE       5
I__200/I                                      LocalMux                       0              4508  -3598  RISE       1
I__200/O                                      LocalMux                     330              4837  -3598  RISE       1
I__203/I                                      InMux                          0              4837  -3598  RISE       1
I__203/O                                      InMux                        259              5097  -3598  RISE       1
arse.ddd.Q_RNO_LC_24_24_2/in3                 LogicCell40_SEQ_MODE_0000      0              5097  -3598  RISE       1
arse.ddd.Q_RNO_LC_24_24_2/lcout               LogicCell40_SEQ_MODE_0000    316              5412  -3598  RISE       1
I__190/I                                      Odrv4                          0              5412  -3598  RISE       1
I__190/O                                      Odrv4                        351              5763  -3598  RISE       1
I__191/I                                      Span4Mux_h                     0              5763  -3598  RISE       1
I__191/O                                      Span4Mux_h                   302              6065  -3598  RISE       1
I__192/I                                      LocalMux                       0              6065  -3598  RISE       1
I__192/O                                      LocalMux                     330              6394  -3598  RISE       1
I__193/I                                      CEMux                          0              6394  -3598  RISE       1
I__193/O                                      CEMux                        603              6997  -3598  RISE       1
arse.ddd.Q_LC_29_24_0/ce                      LogicCell40_SEQ_MODE_1000      0              6997  -3598  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.seven_LC_2_5_2/in0
Capture Clock    : arse.divseven.seven_LC_2_5_2/clk
Setup Constraint : 421p
Path slack       : -2216p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1627
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5146
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout    LogicCell40_SEQ_MODE_1000    540              3519  -2216  RISE       7
I__121/I                                  LocalMux                       0              3519  -2216  RISE       1
I__121/O                                  LocalMux                     330              3848  -2216  RISE       1
I__127/I                                  InMux                          0              3848  -2216  RISE       1
I__127/O                                  InMux                        259              4108  -2216  RISE       1
arse.divseven.seven_RNO_0_LC_2_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2216  RISE       1
arse.divseven.seven_RNO_0_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -2216  RISE       1
I__161/I                                  LocalMux                       0              4557  -2216  RISE       1
I__161/O                                  LocalMux                     330              4886  -2216  RISE       1
I__162/I                                  InMux                          0              4886  -2216  RISE       1
I__162/O                                  InMux                        259              5146  -2216  RISE       1
arse.divseven.seven_LC_2_5_2/in0          LogicCell40_SEQ_MODE_1000      0              5146  -2216  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.arse.counter_1_LC_23_24_7/in0
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Setup Constraint : 421p
Path slack       : -2167p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3598  RISE       2
I__213/I                                      LocalMux                       0              3519  -3598  RISE       1
I__213/O                                      LocalMux                     330              3848  -3598  RISE       1
I__215/I                                      InMux                          0              3848  -3598  RISE       1
I__215/O                                      InMux                        259              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3598  RISE       5
I__201/I                                      LocalMux                       0              4508  -2167  RISE       1
I__201/O                                      LocalMux                     330              4837  -2167  RISE       1
I__206/I                                      InMux                          0              4837  -2167  RISE       1
I__206/O                                      InMux                        259              5097  -2167  RISE       1
arse.arse.counter_1_LC_23_24_7/in0            LogicCell40_SEQ_MODE_1001      0              5097  -2167  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.arse.counter_3_LC_23_24_0/in1
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Setup Constraint : 421p
Path slack       : -2097p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3598  RISE       2
I__213/I                                      LocalMux                       0              3519  -3598  RISE       1
I__213/O                                      LocalMux                     330              3848  -3598  RISE       1
I__215/I                                      InMux                          0              3848  -3598  RISE       1
I__215/O                                      InMux                        259              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3598  RISE       5
I__201/I                                      LocalMux                       0              4508  -2167  RISE       1
I__201/O                                      LocalMux                     330              4837  -2167  RISE       1
I__205/I                                      InMux                          0              4837  -2097  RISE       1
I__205/O                                      InMux                        259              5097  -2097  RISE       1
arse.arse.counter_3_LC_23_24_0/in1            LogicCell40_SEQ_MODE_1000      0              5097  -2097  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_23_24_7/lcout
Path End         : arse.arse.counter_3_LC_23_24_0/in2
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Setup Constraint : 421p
Path slack       : -2069p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_23_24_7/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3051  RISE       4
I__230/I                                      LocalMux                       0              3519  -2069  RISE       1
I__230/O                                      LocalMux                     330              3848  -2069  RISE       1
I__234/I                                      InMux                          0              3848  -2069  RISE       1
I__234/O                                      InMux                        259              4108  -2069  RISE       1
arse.arse.counter_RNILCUV_1_LC_23_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4108  -2069  RISE       1
arse.arse.counter_RNILCUV_1_LC_23_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -2069  RISE       2
I__86/I                                       LocalMux                       0              4508  -2069  RISE       1
I__86/O                                       LocalMux                     330              4837  -2069  RISE       1
I__87/I                                       InMux                          0              4837  -2069  RISE       1
I__87/O                                       InMux                        259              5097  -2069  RISE       1
I__89/I                                       CascadeMux                     0              5097  -2069  RISE       1
I__89/O                                       CascadeMux                     0              5097  -2069  RISE       1
arse.arse.counter_3_LC_23_24_0/in2            LogicCell40_SEQ_MODE_1000      0              5097  -2069  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_2_5_2/lcout
Path End         : arse.divseven.dout_1_LC_1_4_3/in2
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Setup Constraint : 421p
Path slack       : -2069p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_2_5_2/lcout                 LogicCell40_SEQ_MODE_1000    540              3519  -2069  RISE       5
I__133/I                                           LocalMux                       0              3519  -2069  RISE       1
I__133/O                                           LocalMux                     330              3848  -2069  RISE       1
I__138/I                                           InMux                          0              3848  -2069  RISE       1
I__138/O                                           InMux                        259              4108  -2069  RISE       1
arse.divseven.counter_ns_2_0__m3_s_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              4108  -2069  RISE       1
arse.divseven.counter_ns_2_0__m3_s_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -2069  RISE       1
I__78/I                                            LocalMux                       0              4508  -2069  RISE       1
I__78/O                                            LocalMux                     330              4837  -2069  RISE       1
I__79/I                                            InMux                          0              4837  -2069  RISE       1
I__79/O                                            InMux                        259              5097  -2069  RISE       1
I__80/I                                            CascadeMux                     0              5097  -2069  RISE       1
I__80/O                                            CascadeMux                     0              5097  -2069  RISE       1
arse.divseven.dout_1_LC_1_4_3/in2                  LogicCell40_SEQ_MODE_1000      0              5097  -2069  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.clock_out_LC_24_24_7/in3
Capture Clock    : arse.arse.clock_out_LC_24_24_7/clk
Setup Constraint : 421p
Path slack       : -2020p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1627
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5146
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -3058  RISE       6
I__237/I                                       LocalMux                       0              3519  -3058  RISE       1
I__237/O                                       LocalMux                     330              3848  -3058  RISE       1
I__240/I                                       InMux                          0              3848  -3058  RISE       1
I__240/O                                       InMux                        259              4108  -3058  RISE       1
arse.arse.counter_RNIHKTF1_1_LC_24_24_1/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3058  RISE       1
arse.arse.counter_RNIHKTF1_1_LC_24_24_1/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -2020  RISE       1
I__197/I                                       LocalMux                       0              4557  -2020  RISE       1
I__197/O                                       LocalMux                     330              4886  -2020  RISE       1
I__198/I                                       InMux                          0              4886  -2020  RISE       1
I__198/O                                       InMux                        259              5146  -2020  RISE       1
arse.arse.clock_out_LC_24_24_7/in3             LogicCell40_SEQ_MODE_1000      0              5146  -2020  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.arse.counter_2_LC_24_23_6/in3
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Setup Constraint : 421p
Path slack       : -1971p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3598  RISE       2
I__213/I                                      LocalMux                       0              3519  -3598  RISE       1
I__213/O                                      LocalMux                     330              3848  -3598  RISE       1
I__215/I                                      InMux                          0              3848  -3598  RISE       1
I__215/O                                      InMux                        259              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3598  RISE       5
I__202/I                                      LocalMux                       0              4508  -1971  RISE       1
I__202/O                                      LocalMux                     330              4837  -1971  RISE       1
I__207/I                                      InMux                          0              4837  -1971  RISE       1
I__207/O                                      InMux                        259              5097  -1971  RISE       1
arse.arse.counter_2_LC_24_23_6/in3            LogicCell40_SEQ_MODE_1000      0              5097  -1971  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_23_24_7/lcout
Path End         : arse.arse.counter_4_LC_23_24_5/in3
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Setup Constraint : 421p
Path slack       : -1971p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_23_24_7/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3051  RISE       4
I__230/I                                      LocalMux                       0              3519  -2069  RISE       1
I__230/O                                      LocalMux                     330              3848  -2069  RISE       1
I__234/I                                      InMux                          0              3848  -2069  RISE       1
I__234/O                                      InMux                        259              4108  -2069  RISE       1
arse.arse.counter_RNILCUV_1_LC_23_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4108  -2069  RISE       1
arse.arse.counter_RNILCUV_1_LC_23_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -2069  RISE       2
I__86/I                                       LocalMux                       0              4508  -2069  RISE       1
I__86/O                                       LocalMux                     330              4837  -2069  RISE       1
I__88/I                                       InMux                          0              4837  -1971  RISE       1
I__88/O                                       InMux                        259              5097  -1971  RISE       1
arse.arse.counter_4_LC_23_24_5/in3            LogicCell40_SEQ_MODE_1001      0              5097  -1971  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.arse.counter_0_LC_23_24_2/in3
Capture Clock    : arse.arse.counter_0_LC_23_24_2/clk
Setup Constraint : 421p
Path slack       : -1971p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3598  RISE       2
I__213/I                                      LocalMux                       0              3519  -3598  RISE       1
I__213/O                                      LocalMux                     330              3848  -3598  RISE       1
I__215/I                                      InMux                          0              3848  -3598  RISE       1
I__215/O                                      InMux                        259              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3598  RISE       5
I__201/I                                      LocalMux                       0              4508  -2167  RISE       1
I__201/O                                      LocalMux                     330              4837  -2167  RISE       1
I__204/I                                      InMux                          0              4837  -1971  RISE       1
I__204/O                                      InMux                        259              5097  -1971  RISE       1
arse.arse.counter_0_LC_23_24_2/in3            LogicCell40_SEQ_MODE_1001      0              5097  -1971  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_25_0/lcout
Path End         : arse.diveight.dout_0_LC_31_24_1/in1
Capture Clock    : arse.diveight.dout_0_LC_31_24_1/clk
Setup Constraint : 211p
Path slack       : -1656p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2452

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1656  RISE       3
I__323/I                                  LocalMux                       0              3519  -1656  RISE       1
I__323/O                                  LocalMux                     330              3848  -1656  RISE       1
I__326/I                                  InMux                          0              3848  -1656  RISE       1
I__326/O                                  InMux                        259              4108  -1656  RISE       1
arse.diveight.dout_0_LC_31_24_1/in1       LogicCell40_SEQ_MODE_1000      0              4108  -1656  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__317/I                                                        ClkMux                          0              2410  FALL       1
I__317/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_31_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_2_4_6/in3
Capture Clock    : arse.divseven.dout_nesr_0_LC_2_4_6/clk
Setup Constraint : 211p
Path slack       : -1530p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2578

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3655  RISE       7
I__120/I                                LocalMux                       0              3519  -1530  RISE       1
I__120/O                                LocalMux                     330              3848  -1530  RISE       1
I__126/I                                InMux                          0              3848  -1530  RISE       1
I__126/O                                InMux                        259              4108  -1530  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/in3  LogicCell40_SEQ_MODE_1000      0              4108  -1530  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.counter_2_LC_2_5_5/in2
Capture Clock    : arse.divseven.counter_2_LC_2_5_5/clk
Setup Constraint : 421p
Path slack       : -1445p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             954
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4473
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -2216  RISE       7
I__119/I                                         LocalMux                       0              3519  -1445  RISE       1
I__119/O                                         LocalMux                     330              3848  -1445  RISE       1
I__125/I                                         InMux                          0              3848  -1445  RISE       1
I__125/O                                         InMux                        259              4108  -1445  RISE       1
arse.divseven.counter_ns_2_0__m9_LC_2_5_4/in0    LogicCell40_SEQ_MODE_0000      0              4108  -1445  RISE       1
arse.divseven.counter_ns_2_0__m9_LC_2_5_4/ltout  LogicCell40_SEQ_MODE_0000    365              4473  -1445  RISE       1
I__131/I                                         CascadeMux                     0              4473  -1445  RISE       1
I__131/O                                         CascadeMux                     0              4473  -1445  RISE       1
arse.divseven.counter_2_LC_2_5_5/in2             LogicCell40_SEQ_MODE_1000      0              4473  -1445  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.counter_1_LC_1_5_2/in2
Capture Clock    : arse.divseven.counter_1_LC_1_5_2/clk
Setup Constraint : 421p
Path slack       : -1445p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             954
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4473
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -2216  RISE       7
I__122/I                                         LocalMux                       0              3519  -1445  RISE       1
I__122/O                                         LocalMux                     330              3848  -1445  RISE       1
I__128/I                                         InMux                          0              3848  -1445  RISE       1
I__128/O                                         InMux                        259              4108  -1445  RISE       1
arse.divseven.counter_ns_2_0__m5_LC_1_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4108  -1445  RISE       1
arse.divseven.counter_ns_2_0__m5_LC_1_5_1/ltout  LogicCell40_SEQ_MODE_0000    365              4473  -1445  RISE       1
I__81/I                                          CascadeMux                     0              4473  -1445  RISE       1
I__81/O                                          CascadeMux                     0              4473  -1445  RISE       1
arse.divseven.counter_1_LC_1_5_2/in2             LogicCell40_SEQ_MODE_1000      0              4473  -1445  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.arse.clock_out_LC_24_24_7/in2
Capture Clock    : arse.arse.clock_out_LC_24_24_7/clk
Setup Constraint : 421p
Path slack       : -1410p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -323
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3077

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             968
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4487
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3598  RISE       2
I__213/I                                      LocalMux                       0              3519  -3598  RISE       1
I__213/O                                      LocalMux                     330              3848  -3598  RISE       1
I__215/I                                      InMux                          0              3848  -3598  RISE       1
I__215/O                                      InMux                        259              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3598  RISE       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/ltout  LogicCell40_SEQ_MODE_0000    379              4487  -1409  FALL       1
I__199/I                                      CascadeMux                     0              4487  -1409  FALL       1
I__199/O                                      CascadeMux                     0              4487  -1409  FALL       1
arse.arse.clock_out_LC_24_24_7/in2            LogicCell40_SEQ_MODE_1000      0              4487  -1409  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_2_5_2/lcout
Path End         : arse.divseven.counter_0_LC_1_5_6/in2
Capture Clock    : arse.divseven.counter_0_LC_1_5_6/clk
Setup Constraint : 421p
Path slack       : -1410p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -323
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3077

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             968
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4487
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_2_5_2/lcout                 LogicCell40_SEQ_MODE_1000    540              3519  -2069  RISE       5
I__133/I                                           LocalMux                       0              3519  -2069  RISE       1
I__133/O                                           LocalMux                     330              3848  -2069  RISE       1
I__138/I                                           InMux                          0              3848  -2069  RISE       1
I__138/O                                           InMux                        259              4108  -2069  RISE       1
arse.divseven.counter_ns_2_0__m3_s_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              4108  -2069  RISE       1
arse.divseven.counter_ns_2_0__m3_s_LC_1_5_5/ltout  LogicCell40_SEQ_MODE_0000    379              4487  -1409  FALL       1
I__77/I                                            CascadeMux                     0              4487  -1409  FALL       1
I__77/O                                            CascadeMux                     0              4487  -1409  FALL       1
arse.divseven.counter_0_LC_1_5_6/in2               LogicCell40_SEQ_MODE_1000      0              4487  -1409  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_1_LC_32_24_6/lcout
Path End         : arse.diveight.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1333p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2775

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__319/I                                                        ClkMux                          0              2670  RISE       1
I__319/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_6/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_1_LC_32_24_6/lcout       LogicCell40_SEQ_MODE_1000    540              3519  -1333  RISE       1
I__321/I                                    LocalMux                       0              3519  -1333  RISE       1
I__321/O                                    LocalMux                     330              3848  -1333  RISE       1
I__322/I                                    IoInMux                        0              3848  -1333  RISE       1
I__322/O                                    IoInMux                      259              4108  -1333  RISE       1
arse.diveight.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4108  -1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__320/I                                                        ClkMux                          0              2410  FALL       1
I__320/O                                                        ClkMux                        231              2641  FALL       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_1_4_3/lcout
Path End         : arse.divseven.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1333p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2775

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_1_4_3/lcout         LogicCell40_SEQ_MODE_1000    540              3519  -1333  RISE       2
I__82/I                                     LocalMux                       0              3519  -1333  RISE       1
I__82/O                                     LocalMux                     330              3848  -1333  RISE       1
I__84/I                                     IoInMux                        0              3848  -1333  RISE       1
I__84/O                                     IoInMux                      259              4108  -1333  RISE       1
arse.divseven.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4108  -1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__311/I                                                        ClkMux                          0              2410  FALL       1
I__311/O                                                        ClkMux                        231              2641  FALL       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_25_5/lcout
Path End         : arse.diveight.counter_2_LC_31_25_0/in0
Capture Clock    : arse.diveight.counter_2_LC_31_25_0/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__333/I                                  LocalMux                       0              3519  -1178  RISE       1
I__333/O                                  LocalMux                     330              3848  -1178  RISE       1
I__336/I                                  InMux                          0              3848  -1178  RISE       1
I__336/O                                  InMux                        259              4108  -1178  RISE       1
arse.diveight.counter_2_LC_31_25_0/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.clock_out_LC_24_24_7/lcout
Path End         : arse.arse.clock_out_LC_24_24_7/in0
Capture Clock    : arse.arse.clock_out_LC_24_24_7/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.clock_out_LC_24_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2693  RISE       2
I__194/I                              LocalMux                       0              3519  -2693  RISE       1
I__194/O                              LocalMux                     330              3848  -2693  RISE       1
I__196/I                              InMux                          0              3848  -1178  RISE       1
I__196/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.clock_out_LC_24_24_7/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.counter_4_LC_23_24_5/in0
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3513  RISE       3
I__209/I                              LocalMux                       0              3519  -1178  RISE       1
I__209/O                              LocalMux                     330              3848  -1178  RISE       1
I__212/I                              InMux                          0              3848  -1178  RISE       1
I__212/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.counter_4_LC_23_24_5/in0    LogicCell40_SEQ_MODE_1001      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_1_5_6/lcout
Path End         : arse.divseven.counter_0_LC_1_5_6/in0
Capture Clock    : arse.divseven.counter_0_LC_1_5_6/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1388  RISE       6
I__143/I                                LocalMux                       0              3519  -1346  RISE       1
I__143/O                                LocalMux                     330              3848  -1346  RISE       1
I__149/I                                InMux                          0              3848  -1178  RISE       1
I__149/O                                InMux                        259              4108  -1178  RISE       1
arse.divseven.counter_0_LC_1_5_6/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_1_4_3/lcout
Path End         : arse.divseven.dout_1_LC_1_4_3/in0
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       2
I__83/I                              LocalMux                       0              3519  -1178  RISE       1
I__83/O                              LocalMux                     330              3848  -1178  RISE       1
I__85/I                              InMux                          0              3848  -1178  RISE       1
I__85/O                              InMux                        259              4108  -1178  RISE       1
arse.divseven.dout_1_LC_1_4_3/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_23_24_7/lcout
Path End         : arse.arse.counter_2_LC_24_23_6/in0
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_23_24_7/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3051  RISE       4
I__232/I                              LocalMux                       0              3519  -1178  RISE       1
I__232/O                              LocalMux                     330              3848  -1178  RISE       1
I__236/I                              InMux                          0              3848  -1178  RISE       1
I__236/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.counter_2_LC_24_23_6/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_3_LC_23_24_0/in0
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3058  RISE       6
I__238/I                              LocalMux                       0              3519  -1178  RISE       1
I__238/O                              LocalMux                     330              3848  -1178  RISE       1
I__241/I                              InMux                          0              3848  -1178  RISE       1
I__241/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.counter_3_LC_23_24_0/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_0_LC_23_24_2/in0
Capture Clock    : arse.arse.counter_0_LC_23_24_2/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3058  RISE       6
I__238/I                              LocalMux                       0              3519  -1178  RISE       1
I__238/O                              LocalMux                     330              3848  -1178  RISE       1
I__243/I                              InMux                          0              3848  -1178  RISE       1
I__243/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.counter_0_LC_23_24_2/in0    LogicCell40_SEQ_MODE_1001      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_25_7/lcout
Path End         : arse.diveight.counter_1_LC_31_25_7/in1
Capture Clock    : arse.diveight.counter_1_LC_31_25_7/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1108  RISE       2
I__329/I                                  LocalMux                       0              3519  -1108  RISE       1
I__329/O                                  LocalMux                     330              3848  -1108  RISE       1
I__330/I                                  InMux                          0              3848  -1108  RISE       1
I__330/O                                  InMux                        259              4108  -1108  RISE       1
arse.diveight.counter_1_LC_31_25_7/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.counter_0_LC_23_24_2/in1
Capture Clock    : arse.arse.counter_0_LC_23_24_2/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -2945  RISE       5
I__221/I                              LocalMux                       0              3519  -1108  RISE       1
I__221/O                              LocalMux                     330              3848  -1108  RISE       1
I__225/I                              InMux                          0              3848  -1108  RISE       1
I__225/O                              InMux                        259              4108  -1108  RISE       1
arse.arse.counter_0_LC_23_24_2/in1    LogicCell40_SEQ_MODE_1001      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.dout_1_LC_1_4_3/in1
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2216  RISE       7
I__123/I                                LocalMux                       0              3519  -1108  RISE       1
I__123/O                                LocalMux                     330              3848  -1108  RISE       1
I__130/I                                InMux                          0              3848  -1108  RISE       1
I__130/O                                InMux                        259              4108  -1108  RISE       1
arse.divseven.dout_1_LC_1_4_3/in1       LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_2_5_2/lcout
Path End         : arse.divseven.seven_LC_2_5_2/in1
Capture Clock    : arse.divseven.seven_LC_2_5_2/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2069  RISE       5
I__132/I                            LocalMux                       0              3519  -1346  RISE       1
I__132/O                            LocalMux                     330              3848  -1346  RISE       1
I__137/I                            InMux                          0              3848  -1108  RISE       1
I__137/O                            InMux                        259              4108  -1108  RISE       1
arse.divseven.seven_LC_2_5_2/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.counter_2_LC_24_23_6/in1
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -2945  RISE       5
I__222/I                              LocalMux                       0              3519  -1108  RISE       1
I__222/O                              LocalMux                     330              3848  -1108  RISE       1
I__227/I                              InMux                          0              3848  -1108  RISE       1
I__227/O                              InMux                        259              4108  -1108  RISE       1
arse.arse.counter_2_LC_24_23_6/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_4_LC_23_24_5/in1
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3058  RISE       6
I__238/I                              LocalMux                       0              3519  -1178  RISE       1
I__238/O                              LocalMux                     330              3848  -1178  RISE       1
I__242/I                              InMux                          0              3848  -1108  RISE       1
I__242/O                              InMux                        259              4108  -1108  RISE       1
arse.arse.counter_4_LC_23_24_5/in1    LogicCell40_SEQ_MODE_1001      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_1_LC_23_24_7/in1
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3058  RISE       6
I__238/I                              LocalMux                       0              3519  -1178  RISE       1
I__238/O                              LocalMux                     330              3848  -1178  RISE       1
I__244/I                              InMux                          0              3848  -1108  RISE       1
I__244/O                              InMux                        259              4108  -1108  RISE       1
arse.arse.counter_1_LC_23_24_7/in1    LogicCell40_SEQ_MODE_1001      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.arse.counter_4_LC_23_24_5/in2
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3598  RISE       2
I__214/I                              LocalMux                       0              3519  -1080  RISE       1
I__214/O                              LocalMux                     330              3848  -1080  RISE       1
I__216/I                              InMux                          0              3848  -1080  RISE       1
I__216/O                              InMux                        259              4108  -1080  RISE       1
I__217/I                              CascadeMux                     0              4108  -1080  RISE       1
I__217/O                              CascadeMux                     0              4108  -1080  RISE       1
arse.arse.counter_4_LC_23_24_5/in2    LogicCell40_SEQ_MODE_1001      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.counter_1_LC_23_24_7/in2
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -2945  RISE       5
I__221/I                              LocalMux                       0              3519  -1108  RISE       1
I__221/O                              LocalMux                     330              3848  -1108  RISE       1
I__226/I                              InMux                          0              3848  -1080  RISE       1
I__226/O                              InMux                        259              4108  -1080  RISE       1
I__228/I                              CascadeMux                     0              4108  -1080  RISE       1
I__228/O                              CascadeMux                     0              4108  -1080  RISE       1
arse.arse.counter_1_LC_23_24_7/in2    LogicCell40_SEQ_MODE_1001      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_2_LC_24_23_6/in2
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3058  RISE       6
I__239/I                              LocalMux                       0              3519  -1080  RISE       1
I__239/O                              LocalMux                     330              3848  -1080  RISE       1
I__245/I                              InMux                          0              3848  -1080  RISE       1
I__245/O                              InMux                        259              4108  -1080  RISE       1
I__246/I                              CascadeMux                     0              4108  -1080  RISE       1
I__246/O                              CascadeMux                     0              4108  -1080  RISE       1
arse.arse.counter_2_LC_24_23_6/in2    LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_25_7/lcout
Path End         : arse.diveight.counter_2_LC_31_25_0/in2
Capture Clock    : arse.diveight.counter_2_LC_31_25_0/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1108  RISE       2
I__329/I                                  LocalMux                       0              3519  -1108  RISE       1
I__329/O                                  LocalMux                     330              3848  -1108  RISE       1
I__331/I                                  InMux                          0              3848  -1080  RISE       1
I__331/O                                  InMux                        259              4108  -1080  RISE       1
I__332/I                                  CascadeMux                     0              4108  -1080  RISE       1
I__332/O                                  CascadeMux                     0              4108  -1080  RISE       1
arse.diveight.counter_2_LC_31_25_0/in2    LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_0_LC_31_24_1/lcout
Path End         : arse.diveight.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1009p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             940
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4121
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__317/I                                                        ClkMux                          0              2410  FALL       1
I__317/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_31_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_0_LC_31_24_1/lcout       LogicCell40_SEQ_MODE_1000    540              3181  -1009  RISE       1
I__163/I                                    Odrv4                          0              3181  -1009  RISE       1
I__163/O                                    Odrv4                        351              3532  -1009  RISE       1
I__164/I                                    LocalMux                       0              3532  -1009  RISE       1
I__164/O                                    LocalMux                     330              3862  -1009  RISE       1
I__165/I                                    IoInMux                        0              3862  -1009  RISE       1
I__165/O                                    IoInMux                      259              4121  -1009  RISE       1
arse.diveight.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4121  -1009  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__320/I                                                        ClkMux                          0              2670  RISE       1
I__320/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_nesr_0_LC_2_4_6/lcout
Path End         : arse.divseven.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1009p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             940
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4121
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_nesr_0_LC_2_4_6/lcout    LogicCell40_SEQ_MODE_1000    540              3181  -1009  RISE       1
I__74/I                                     Odrv4                          0              3181  -1009  RISE       1
I__74/O                                     Odrv4                        351              3532  -1009  RISE       1
I__75/I                                     LocalMux                       0              3532  -1009  RISE       1
I__75/O                                     LocalMux                     330              3862  -1009  RISE       1
I__76/I                                     IoInMux                        0              3862  -1009  RISE       1
I__76/O                                     IoInMux                      259              4121  -1009  RISE       1
arse.divseven.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4121  -1009  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__311/I                                                        ClkMux                          0              2670  RISE       1
I__311/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_25_0/lcout
Path End         : arse.diveight.counter_2_LC_31_25_0/in3
Capture Clock    : arse.diveight.counter_2_LC_31_25_0/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   -982  RISE       3
I__324/I                                  LocalMux                       0              3519   -982  RISE       1
I__324/O                                  LocalMux                     330              3848   -982  RISE       1
I__327/I                                  InMux                          0              3848   -982  RISE       1
I__327/O                                  InMux                        259              4108   -982  RISE       1
arse.diveight.counter_2_LC_31_25_0/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.counter_0_LC_1_5_6/in3
Capture Clock    : arse.divseven.counter_0_LC_1_5_6/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2216  RISE       7
I__122/I                                LocalMux                       0              3519  -1445  RISE       1
I__122/O                                LocalMux                     330              3848  -1445  RISE       1
I__129/I                                InMux                          0              3848   -982  RISE       1
I__129/O                                InMux                        259              4108   -982  RISE       1
arse.divseven.counter_0_LC_1_5_6/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_1_5_6/lcout
Path End         : arse.divseven.seven_LC_2_5_2/in3
Capture Clock    : arse.divseven.seven_LC_2_5_2/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1388  RISE       6
I__141/I                                LocalMux                       0              3519   -982  RISE       1
I__141/O                                LocalMux                     330              3848   -982  RISE       1
I__146/I                                InMux                          0              3848   -982  RISE       1
I__146/O                                InMux                        259              4108   -982  RISE       1
arse.divseven.seven_LC_2_5_2/in3        LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_1_5_6/lcout
Path End         : arse.divseven.dout_1_LC_1_4_3/in3
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1388  RISE       6
I__144/I                                LocalMux                       0              3519   -982  RISE       1
I__144/O                                LocalMux                     330              3848   -982  RISE       1
I__150/I                                InMux                          0              3848   -982  RISE       1
I__150/O                                InMux                        259              4108   -982  RISE       1
arse.divseven.dout_1_LC_1_4_3/in3       LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.counter_3_LC_23_24_0/in3
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3513  RISE       3
I__209/I                              LocalMux                       0              3519  -1178  RISE       1
I__209/O                              LocalMux                     330              3848  -1178  RISE       1
I__211/I                              InMux                          0              3848   -982  RISE       1
I__211/O                              InMux                        259              4108   -982  RISE       1
arse.arse.counter_3_LC_23_24_0/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_23_24_7/lcout
Path End         : arse.arse.counter_1_LC_23_24_7/in3
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_23_24_7/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3051  RISE       4
I__231/I                              LocalMux                       0              3519   -982  RISE       1
I__231/O                              LocalMux                     330              3848   -982  RISE       1
I__235/I                              InMux                          0              3848   -982  RISE       1
I__235/O                              InMux                        259              4108   -982  RISE       1
arse.arse.counter_1_LC_23_24_7/in3    LogicCell40_SEQ_MODE_1001      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_25_0/lcout
Path End         : arse.diveight.dout_1_LC_32_24_6/in3
Capture Clock    : arse.diveight.dout_1_LC_32_24_6/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   -982  RISE       3
I__325/I                                  LocalMux                       0              3519   -982  RISE       1
I__325/O                                  LocalMux                     330              3848   -982  RISE       1
I__328/I                                  InMux                          0              3848   -982  RISE       1
I__328/O                                  InMux                        259              4108   -982  RISE       1
arse.diveight.dout_1_LC_32_24_6/in3       LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__319/I                                                        ClkMux                          0              2670  RISE       1
I__319/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_6/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_25_5/lcout
Path End         : arse.diveight.counter_0_LC_31_25_5/in3
Capture Clock    : arse.diveight.counter_0_LC_31_25_5/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__333/I                                  LocalMux                       0              3519  -1178  RISE       1
I__333/O                                  LocalMux                     330              3848  -1178  RISE       1
I__334/I                                  InMux                          0              3848   -982  RISE       1
I__334/O                                  InMux                        259              4108   -982  RISE       1
arse.diveight.counter_0_LC_31_25_5/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_25_5/lcout
Path End         : arse.diveight.counter_1_LC_31_25_7/in3
Capture Clock    : arse.diveight.counter_1_LC_31_25_7/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__333/I                                  LocalMux                       0              3519  -1178  RISE       1
I__333/O                                  LocalMux                     330              3848  -1178  RISE       1
I__335/I                                  InMux                          0              3848   -982  RISE       1
I__335/O                                  InMux                        259              4108   -982  RISE       1
arse.diveight.counter_1_LC_31_25_7/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : apuclk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8880
---------------------------------------   ---- 
End-of-path arrival time (ps)             8880
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                                      top                            0                 0   +INF  RISE       1
apusync_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
apusync_ibuf_iopad/DOUT                      IO_PAD                       760               760   +INF  RISE       1
apusync_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
apusync_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__261/I                                     Odrv4                          0              1223   +INF  FALL       1
I__261/O                                     Odrv4                        372              1595   +INF  FALL       1
I__263/I                                     Span4Mux_v                     0              1595   +INF  FALL       1
I__263/O                                     Span4Mux_v                   372              1966   +INF  FALL       1
I__265/I                                     LocalMux                       0              1966   +INF  FALL       1
I__265/O                                     LocalMux                     309              2275   +INF  FALL       1
I__268/I                                     InMux                          0              2275   +INF  FALL       1
I__268/O                                     InMux                        217              2492   +INF  FALL       1
arse.l1.un1_Q_LC_32_25_2/in3                 LogicCell40_SEQ_MODE_0000      0              2492   +INF  FALL       1
arse.l1.un1_Q_LC_32_25_2/ltout               LogicCell40_SEQ_MODE_0000    274              2766   +INF  FALL       1
I__258/I                                     CascadeMux                     0              2766   +INF  FALL       1
I__258/O                                     CascadeMux                     0              2766   +INF  FALL       1
arse.divseven.io_0_RNIIG08_LC_32_25_3/in2    LogicCell40_SEQ_MODE_0000      0              2766   +INF  FALL       1
arse.divseven.io_0_RNIIG08_LC_32_25_3/lcout  LogicCell40_SEQ_MODE_0000    351              3117   +INF  FALL       1
I__247/I                                     Odrv4                          0              3117   +INF  FALL       1
I__247/O                                     Odrv4                        372              3488   +INF  FALL       1
I__248/I                                     Span4Mux_s0_h                  0              3488   +INF  FALL       1
I__248/O                                     Span4Mux_s0_h                140              3629   +INF  FALL       1
I__249/I                                     LocalMux                       0              3629   +INF  FALL       1
I__249/O                                     LocalMux                     309              3937   +INF  FALL       1
I__250/I                                     IoInMux                        0              3937   +INF  FALL       1
I__250/O                                     IoInMux                      217              4155   +INF  FALL       1
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4155   +INF  FALL       1
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6392   +INF  FALL       1
apuclk_obuf_iopad/DIN                        IO_PAD                         0              6392   +INF  FALL       1
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2488              8880   +INF  FALL       1
apuclk                                       top                            0              8880   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : arse.ddd.Q_LC_29_24_0/in0
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -400
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2492
---------------------------------------   ---- 
End-of-path arrival time (ps)             2492
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                           top                            0                 0   +INF  RISE       1
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
apusync_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__262/I                          Odrv4                          0              1223   +INF  FALL       1
I__262/O                          Odrv4                        372              1595   +INF  FALL       1
I__264/I                          Span4Mux_v                     0              1595   +INF  FALL       1
I__264/O                          Span4Mux_v                   372              1966   +INF  FALL       1
I__266/I                          LocalMux                       0              1966   +INF  FALL       1
I__266/O                          LocalMux                     309              2275   +INF  FALL       1
I__269/I                          InMux                          0              2275   +INF  FALL       1
I__269/O                          InMux                        217              2492   +INF  FALL       1
arse.ddd.Q_LC_29_24_0/in0         LogicCell40_SEQ_MODE_1000      0              2492   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : arse.ddd.Q_LC_29_24_0/in3
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -217
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3256
---------------------------------------   ---- 
End-of-path arrival time (ps)             3256
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                           top                            0                 0   +INF  FALL       1
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
apusync_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__262/I                          Odrv4                          0              1173   +INF  FALL       1
I__262/O                          Odrv4                        372              1545   +INF  FALL       1
I__264/I                          Span4Mux_v                     0              1545   +INF  FALL       1
I__264/O                          Span4Mux_v                   372              1916   +INF  FALL       1
I__267/I                          LocalMux                       0              1916   +INF  FALL       1
I__267/O                          LocalMux                     309              2225   +INF  FALL       1
I__270/I                          InMux                          0              2225   +INF  FALL       1
I__270/O                          InMux                        217              2442   +INF  FALL       1
arse.l2.un1_Q_LC_29_25_6/in3      LogicCell40_SEQ_MODE_0000      0              2442   +INF  FALL       1
arse.l2.un1_Q_LC_29_25_6/lcout    LogicCell40_SEQ_MODE_0000    288              2730   +INF  FALL       2
I__167/I                          LocalMux                       0              2730   +INF  FALL       1
I__167/O                          LocalMux                     309              3038   +INF  FALL       1
I__169/I                          InMux                          0              3038   +INF  FALL       1
I__169/O                          InMux                        217              3256   +INF  FALL       1
arse.ddd.Q_LC_29_24_0/in3         LogicCell40_SEQ_MODE_1000      0              3256   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : led7
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7169
---------------------------------------   ---- 
End-of-path arrival time (ps)             7169
 
Data path
pin name                        model name              delay  cumulative delay  slack  edge  Fanout
------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                           top                         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                    760               760   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               760   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1223   +INF  FALL       1
I__170/I                        Odrv4                       0              1223   +INF  FALL       1
I__170/O                        Odrv4                     372              1595   +INF  FALL       1
I__173/I                        IoSpan4Mux                  0              1595   +INF  FALL       1
I__173/O                        IoSpan4Mux                323              1917   +INF  FALL       1
I__176/I                        LocalMux                    0              1917   +INF  FALL       1
I__176/O                        LocalMux                  309              2226   +INF  FALL       1
I__179/I                        IoInMux                     0              2226   +INF  FALL       1
I__179/O                        IoInMux                   217              2443   +INF  FALL       1
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2443   +INF  FALL       1
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4681   +INF  FALL       1
led7_obuf_iopad/DIN             IO_PAD                      0              4681   +INF  FALL       1
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              7169   +INF  FALL       1
led7                            top                         0              7169   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.ddd.Q_LC_29_24_0/in1
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -379
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4084
---------------------------------------   ---- 
End-of-path arrival time (ps)             4084
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__172/I                        Odrv12                         0              1223   +INF  FALL       1
I__172/O                        Odrv12                       540              1763   +INF  FALL       1
I__175/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__175/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__178/I                        Span12Mux_s9_h                 0              2303   +INF  FALL       1
I__178/O                        Span12Mux_s9_h               435              2738   +INF  FALL       1
I__181/I                        Sp12to4                        0              2738   +INF  FALL       1
I__181/O                        Sp12to4                      449              3187   +INF  FALL       1
I__183/I                        Span4Mux_v                     0              3187   +INF  FALL       1
I__183/O                        Span4Mux_v                   372              3558   +INF  FALL       1
I__186/I                        LocalMux                       0              3558   +INF  FALL       1
I__186/O                        LocalMux                     309              3867   +INF  FALL       1
I__189/I                        InMux                          0              3867   +INF  FALL       1
I__189/O                        InMux                        217              4084   +INF  FALL       1
arse.ddd.Q_LC_29_24_0/in1       LogicCell40_SEQ_MODE_1000      0              4084   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : apureset
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8086
---------------------------------------   ---- 
End-of-path arrival time (ps)             8086
 
Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                               top                         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                      0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                    710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001      0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001    463              1173   +INF  FALL       1
I__171/I                            Odrv4                       0              1173   +INF  FALL       1
I__171/O                            Odrv4                     372              1545   +INF  FALL       1
I__174/I                            IoSpan4Mux                  0              1545   +INF  FALL       1
I__174/O                            IoSpan4Mux                323              1867   +INF  FALL       1
I__177/I                            IoSpan4Mux                  0              1867   +INF  FALL       1
I__177/O                            IoSpan4Mux                323              2190   +INF  FALL       1
I__180/I                            IoSpan4Mux                  0              2190   +INF  FALL       1
I__180/O                            IoSpan4Mux                323              2512   +INF  FALL       1
I__182/I                            IoSpan4Mux                  0              2512   +INF  FALL       1
I__182/O                            IoSpan4Mux                323              2835   +INF  FALL       1
I__184/I                            LocalMux                    0              2835   +INF  FALL       1
I__184/O                            LocalMux                  309              3144   +INF  FALL       1
I__187/I                            IoInMux                     0              3144   +INF  FALL       1
I__187/O                            IoInMux                   217              3361   +INF  FALL       1
apureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3361   +INF  FALL       1
apureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              5598   +INF  FALL       1
apureset_obuf_iopad/DIN             IO_PAD                      0              5598   +INF  FALL       1
apureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              8086   +INF  FALL       1
apureset                            top                         0              8086   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.counter_0_LC_1_5_6/in1
Capture Clock    : arse.divseven.counter_0_LC_1_5_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -379
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2864
---------------------------------------   ---- 
End-of-path arrival time (ps)             2864
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__337/I                              Odrv4                          0              1223   +INF  FALL       1
I__337/O                              Odrv4                        372              1595   +INF  FALL       1
I__339/I                              Span4Mux_v                     0              1595   +INF  FALL       1
I__339/O                              Span4Mux_v                   372              1966   +INF  FALL       1
I__342/I                              Span4Mux_v                     0              1966   +INF  FALL       1
I__342/O                              Span4Mux_v                   372              2338   +INF  FALL       1
I__346/I                              LocalMux                       0              2338   +INF  FALL       1
I__346/O                              LocalMux                     309              2647   +INF  FALL       1
I__351/I                              InMux                          0              2647   +INF  FALL       1
I__351/O                              InMux                        217              2864   +INF  FALL       1
arse.divseven.counter_0_LC_1_5_6/in1  LogicCell40_SEQ_MODE_1000      0              2864   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.dout_nesr_0_LC_2_4_6/sr
Capture Clock    : arse.divseven.dout_nesr_0_LC_2_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6742
---------------------------------------   ---- 
End-of-path arrival time (ps)             6742
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__338/I                                  Odrv12                         0              1223   +INF  FALL       1
I__338/O                                  Odrv12                       540              1763   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1763   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2303   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2303   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2843   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2843   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3292   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3292   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3664   +INF  FALL       1
I__356/I                                  LocalMux                       0              3664   +INF  FALL       1
I__356/O                                  LocalMux                     309              3972   +INF  FALL       1
I__359/I                                  InMux                          0              3972   +INF  FALL       1
I__359/O                                  InMux                        217              4190   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4190   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4575   +INF  FALL       9
I__279/I                                  Odrv12                         0              4575   +INF  FALL       1
I__279/O                                  Odrv12                       540              5115   +INF  FALL       1
I__280/I                                  Span12Mux_v                    0              5115   +INF  FALL       1
I__280/O                                  Span12Mux_v                  540              5655   +INF  FALL       1
I__283/I                                  Span12Mux_s9_v                 0              5655   +INF  FALL       1
I__283/O                                  Span12Mux_s9_v               421              6076   +INF  FALL       1
I__288/I                                  LocalMux                       0              6076   +INF  FALL       1
I__288/O                                  LocalMux                     309              6385   +INF  FALL       1
I__293/I                                  SRMux                          0              6385   +INF  FALL       1
I__293/O                                  SRMux                        358              6742   +INF  FALL       1
arse.divseven.dout_nesr_0_LC_2_4_6/sr     LogicCell40_SEQ_MODE_1000      0              6742   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.counter_1_LC_1_5_2/in3
Capture Clock    : arse.divseven.counter_1_LC_1_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -217
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2814
---------------------------------------   ---- 
End-of-path arrival time (ps)             2814
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__337/I                              Odrv4                          0              1173   +INF  FALL       1
I__337/O                              Odrv4                        372              1545   +INF  FALL       1
I__339/I                              Span4Mux_v                     0              1545   +INF  FALL       1
I__339/O                              Span4Mux_v                   372              1916   +INF  FALL       1
I__342/I                              Span4Mux_v                     0              1916   +INF  FALL       1
I__342/O                              Span4Mux_v                   372              2288   +INF  FALL       1
I__346/I                              LocalMux                       0              2288   +INF  FALL       1
I__346/O                              LocalMux                     309              2597   +INF  FALL       1
I__352/I                              InMux                          0              2597   +INF  FALL       1
I__352/O                              InMux                        217              2814   +INF  FALL       1
arse.divseven.counter_1_LC_1_5_2/in3  LogicCell40_SEQ_MODE_1000      0              2814   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.dout_0_LC_31_24_1/in0
Capture Clock    : arse.diveight.dout_0_LC_31_24_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -400
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4995
---------------------------------------   ---- 
End-of-path arrival time (ps)             4995
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                              Odrv12                         0              1173   +INF  FALL       1
I__338/O                              Odrv12                       540              1713   +INF  FALL       1
I__341/I                              Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                              Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                              Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                              Span12Mux_h                  540              2793   +INF  FALL       1
I__350/I                              Span12Mux_h                    0              2793   +INF  FALL       1
I__350/O                              Span12Mux_h                  540              3333   +INF  FALL       1
I__355/I                              Sp12to4                        0              3333   +INF  FALL       1
I__355/O                              Sp12to4                      449              3782   +INF  FALL       1
I__358/I                              Span4Mux_h                     0              3782   +INF  FALL       1
I__358/O                              Span4Mux_h                   316              4097   +INF  FALL       1
I__361/I                              Span4Mux_v                     0              4097   +INF  FALL       1
I__361/O                              Span4Mux_v                   372              4469   +INF  FALL       1
I__363/I                              LocalMux                       0              4469   +INF  FALL       1
I__363/O                              LocalMux                     309              4778   +INF  FALL       1
I__367/I                              InMux                          0              4778   +INF  FALL       1
I__367/O                              InMux                        217              4995   +INF  FALL       1
arse.diveight.dout_0_LC_31_24_1/in0   LogicCell40_SEQ_MODE_1000      0              4995   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__317/I                                                        ClkMux                          0              2410  FALL       1
I__317/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_31_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.ddd.Q_LC_29_24_0/lcout
Path End         : cpureset
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            6300
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                9819
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.ddd.Q_LC_29_24_0/lcout         LogicCell40_SEQ_MODE_1000    540              3519   +INF  RISE       2
I__271/I                            Odrv4                          0              3519   +INF  RISE       1
I__271/O                            Odrv4                        351              3869   +INF  RISE       1
I__273/I                            Span4Mux_s0_h                  0              3869   +INF  RISE       1
I__273/O                            Span4Mux_s0_h                147              4017   +INF  RISE       1
I__275/I                            IoSpan4Mux                     0              4017   +INF  RISE       1
I__275/O                            IoSpan4Mux                   288              4304   +INF  RISE       1
I__277/I                            LocalMux                       0              4304   +INF  RISE       1
I__277/O                            LocalMux                     330              4634   +INF  RISE       1
I__278/I                            IoInMux                        0              4634   +INF  RISE       1
I__278/O                            IoInMux                      259              4893   +INF  RISE       1
cpureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4893   +INF  RISE       1
cpureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7131   +INF  FALL       1
cpureset_obuf_iopad/DIN             IO_PAD                         0              7131   +INF  FALL       1
cpureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688              9819   +INF  FALL       1
cpureset                            top                            0              9819   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.counter_2_LC_2_5_5/in0
Capture Clock    : arse.divseven.counter_2_LC_2_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -400
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2724
---------------------------------------   ---- 
End-of-path arrival time (ps)             2724
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__338/I                              Odrv12                         0              1223   +INF  FALL       1
I__338/O                              Odrv12                       540              1763   +INF  FALL       1
I__340/I                              Span12Mux_s10_v                0              1763   +INF  FALL       1
I__340/O                              Span12Mux_s10_v              435              2198   +INF  FALL       1
I__343/I                              LocalMux                       0              2198   +INF  FALL       1
I__343/O                              LocalMux                     309              2506   +INF  FALL       1
I__347/I                              InMux                          0              2506   +INF  FALL       1
I__347/O                              InMux                        217              2724   +INF  FALL       1
arse.divseven.counter_2_LC_2_5_5/in0  LogicCell40_SEQ_MODE_1000      0              2724   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.dout_1_LC_1_4_3/sr
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7464
---------------------------------------   ---- 
End-of-path arrival time (ps)             7464
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                                  Odrv12                         0              1173   +INF  FALL       1
I__338/O                                  Odrv12                       540              1713   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2793   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2793   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3242   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3242   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3614   +INF  FALL       1
I__356/I                                  LocalMux                       0              3614   +INF  FALL       1
I__356/O                                  LocalMux                     309              3922   +INF  FALL       1
I__359/I                                  InMux                          0              3922   +INF  FALL       1
I__359/O                                  InMux                        217              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4525   +INF  FALL       9
I__279/I                                  Odrv12                         0              4525   +INF  FALL       1
I__279/O                                  Odrv12                       540              5065   +INF  FALL       1
I__280/I                                  Span12Mux_v                    0              5065   +INF  FALL       1
I__280/O                                  Span12Mux_v                  540              5605   +INF  FALL       1
I__284/I                                  Sp12to4                        0              5605   +INF  FALL       1
I__284/O                                  Sp12to4                      449              6054   +INF  FALL       1
I__289/I                                  Span4Mux_v                     0              6054   +INF  FALL       1
I__289/O                                  Span4Mux_v                   372              6426   +INF  FALL       1
I__294/I                                  Span4Mux_v                     0              6426   +INF  FALL       1
I__294/O                                  Span4Mux_v                   372              6798   +INF  FALL       1
I__298/I                                  LocalMux                       0              6798   +INF  FALL       1
I__298/O                                  LocalMux                     309              7106   +INF  FALL       1
I__302/I                                  SRMux                          0              7106   +INF  FALL       1
I__302/O                                  SRMux                        358              7464   +INF  FALL       1
arse.divseven.dout_1_LC_1_4_3/sr          LogicCell40_SEQ_MODE_1000      0              7464   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_1_LC_23_24_7/sr
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7092
---------------------------------------   ---- 
End-of-path arrival time (ps)             7092
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                                  Odrv12                         0              1173   +INF  FALL       1
I__338/O                                  Odrv12                       540              1713   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2793   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2793   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3242   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3242   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3614   +INF  FALL       1
I__356/I                                  LocalMux                       0              3614   +INF  FALL       1
I__356/O                                  LocalMux                     309              3922   +INF  FALL       1
I__359/I                                  InMux                          0              3922   +INF  FALL       1
I__359/O                                  InMux                        217              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4525   +INF  FALL       9
I__279/I                                  Odrv12                         0              4525   +INF  FALL       1
I__279/O                                  Odrv12                       540              5065   +INF  FALL       1
I__281/I                                  Span12Mux_h                    0              5065   +INF  FALL       1
I__281/O                                  Span12Mux_h                  540              5605   +INF  FALL       1
I__285/I                                  Sp12to4                        0              5605   +INF  FALL       1
I__285/O                                  Sp12to4                      449              6054   +INF  FALL       1
I__290/I                                  Span4Mux_v                     0              6054   +INF  FALL       1
I__290/O                                  Span4Mux_v                   372              6426   +INF  FALL       1
I__295/I                                  LocalMux                       0              6426   +INF  FALL       1
I__295/O                                  LocalMux                     309              6735   +INF  FALL       1
I__299/I                                  SRMux                          0              6735   +INF  FALL       1
I__299/O                                  SRMux                        358              7092   +INF  FALL       1
arse.arse.counter_1_LC_23_24_7/sr         LogicCell40_SEQ_MODE_1001      0              7092   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_4_LC_23_24_5/sr
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7092
---------------------------------------   ---- 
End-of-path arrival time (ps)             7092
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                                  Odrv12                         0              1173   +INF  FALL       1
I__338/O                                  Odrv12                       540              1713   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2793   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2793   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3242   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3242   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3614   +INF  FALL       1
I__356/I                                  LocalMux                       0              3614   +INF  FALL       1
I__356/O                                  LocalMux                     309              3922   +INF  FALL       1
I__359/I                                  InMux                          0              3922   +INF  FALL       1
I__359/O                                  InMux                        217              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4525   +INF  FALL       9
I__279/I                                  Odrv12                         0              4525   +INF  FALL       1
I__279/O                                  Odrv12                       540              5065   +INF  FALL       1
I__281/I                                  Span12Mux_h                    0              5065   +INF  FALL       1
I__281/O                                  Span12Mux_h                  540              5605   +INF  FALL       1
I__285/I                                  Sp12to4                        0              5605   +INF  FALL       1
I__285/O                                  Sp12to4                      449              6054   +INF  FALL       1
I__290/I                                  Span4Mux_v                     0              6054   +INF  FALL       1
I__290/O                                  Span4Mux_v                   372              6426   +INF  FALL       1
I__295/I                                  LocalMux                       0              6426   +INF  FALL       1
I__295/O                                  LocalMux                     309              6735   +INF  FALL       1
I__299/I                                  SRMux                          0              6735   +INF  FALL       1
I__299/O                                  SRMux                        358              7092   +INF  FALL       1
arse.arse.counter_4_LC_23_24_5/sr         LogicCell40_SEQ_MODE_1001      0              7092   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_0_LC_23_24_2/sr
Capture Clock    : arse.arse.counter_0_LC_23_24_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7092
---------------------------------------   ---- 
End-of-path arrival time (ps)             7092
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                                  Odrv12                         0              1173   +INF  FALL       1
I__338/O                                  Odrv12                       540              1713   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2793   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2793   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3242   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3242   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3614   +INF  FALL       1
I__356/I                                  LocalMux                       0              3614   +INF  FALL       1
I__356/O                                  LocalMux                     309              3922   +INF  FALL       1
I__359/I                                  InMux                          0              3922   +INF  FALL       1
I__359/O                                  InMux                        217              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4525   +INF  FALL       9
I__279/I                                  Odrv12                         0              4525   +INF  FALL       1
I__279/O                                  Odrv12                       540              5065   +INF  FALL       1
I__281/I                                  Span12Mux_h                    0              5065   +INF  FALL       1
I__281/O                                  Span12Mux_h                  540              5605   +INF  FALL       1
I__285/I                                  Sp12to4                        0              5605   +INF  FALL       1
I__285/O                                  Sp12to4                      449              6054   +INF  FALL       1
I__290/I                                  Span4Mux_v                     0              6054   +INF  FALL       1
I__290/O                                  Span4Mux_v                   372              6426   +INF  FALL       1
I__295/I                                  LocalMux                       0              6426   +INF  FALL       1
I__295/O                                  LocalMux                     309              6735   +INF  FALL       1
I__299/I                                  SRMux                          0              6735   +INF  FALL       1
I__299/O                                  SRMux                        358              7092   +INF  FALL       1
arse.arse.counter_0_LC_23_24_2/sr         LogicCell40_SEQ_MODE_1001      0              7092   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_3_LC_23_24_0/sr
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7092
---------------------------------------   ---- 
End-of-path arrival time (ps)             7092
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                                  Odrv12                         0              1173   +INF  FALL       1
I__338/O                                  Odrv12                       540              1713   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2793   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2793   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3242   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3242   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3614   +INF  FALL       1
I__356/I                                  LocalMux                       0              3614   +INF  FALL       1
I__356/O                                  LocalMux                     309              3922   +INF  FALL       1
I__359/I                                  InMux                          0              3922   +INF  FALL       1
I__359/O                                  InMux                        217              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4525   +INF  FALL       9
I__279/I                                  Odrv12                         0              4525   +INF  FALL       1
I__279/O                                  Odrv12                       540              5065   +INF  FALL       1
I__281/I                                  Span12Mux_h                    0              5065   +INF  FALL       1
I__281/O                                  Span12Mux_h                  540              5605   +INF  FALL       1
I__285/I                                  Sp12to4                        0              5605   +INF  FALL       1
I__285/O                                  Sp12to4                      449              6054   +INF  FALL       1
I__290/I                                  Span4Mux_v                     0              6054   +INF  FALL       1
I__290/O                                  Span4Mux_v                   372              6426   +INF  FALL       1
I__295/I                                  LocalMux                       0              6426   +INF  FALL       1
I__295/O                                  LocalMux                     309              6735   +INF  FALL       1
I__299/I                                  SRMux                          0              6735   +INF  FALL       1
I__299/O                                  SRMux                        358              7092   +INF  FALL       1
arse.arse.counter_3_LC_23_24_0/sr         LogicCell40_SEQ_MODE_1000      0              7092   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_2_LC_24_23_6/sr
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7183
---------------------------------------   ---- 
End-of-path arrival time (ps)             7183
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                                  Odrv12                         0              1173   +INF  FALL       1
I__338/O                                  Odrv12                       540              1713   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2793   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2793   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3242   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3242   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3614   +INF  FALL       1
I__356/I                                  LocalMux                       0              3614   +INF  FALL       1
I__356/O                                  LocalMux                     309              3922   +INF  FALL       1
I__359/I                                  InMux                          0              3922   +INF  FALL       1
I__359/O                                  InMux                        217              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4525   +INF  FALL       9
I__279/I                                  Odrv12                         0              4525   +INF  FALL       1
I__279/O                                  Odrv12                       540              5065   +INF  FALL       1
I__282/I                                  Sp12to4                        0              5065   +INF  FALL       1
I__282/O                                  Sp12to4                      449              5514   +INF  FALL       1
I__286/I                                  Span4Mux_h                     0              5514   +INF  FALL       1
I__286/O                                  Span4Mux_h                   316              5830   +INF  FALL       1
I__291/I                                  Span4Mux_h                     0              5830   +INF  FALL       1
I__291/O                                  Span4Mux_h                   316              6145   +INF  FALL       1
I__296/I                                  Span4Mux_v                     0              6145   +INF  FALL       1
I__296/O                                  Span4Mux_v                   372              6517   +INF  FALL       1
I__300/I                                  LocalMux                       0              6517   +INF  FALL       1
I__300/O                                  LocalMux                     309              6826   +INF  FALL       1
I__303/I                                  SRMux                          0              6826   +INF  FALL       1
I__303/O                                  SRMux                        358              7183   +INF  FALL       1
arse.arse.counter_2_LC_24_23_6/sr         LogicCell40_SEQ_MODE_1000      0              7183   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.dout_1_LC_32_24_6/sr
Capture Clock    : arse.diveight.dout_1_LC_32_24_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7815
---------------------------------------   ---- 
End-of-path arrival time (ps)             7815
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                                  Odrv12                         0              1173   +INF  FALL       1
I__338/O                                  Odrv12                       540              1713   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2793   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2793   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3242   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3242   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3614   +INF  FALL       1
I__356/I                                  LocalMux                       0              3614   +INF  FALL       1
I__356/O                                  LocalMux                     309              3922   +INF  FALL       1
I__359/I                                  InMux                          0              3922   +INF  FALL       1
I__359/O                                  InMux                        217              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4140   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4525   +INF  FALL       9
I__279/I                                  Odrv12                         0              4525   +INF  FALL       1
I__279/O                                  Odrv12                       540              5065   +INF  FALL       1
I__282/I                                  Sp12to4                        0              5065   +INF  FALL       1
I__282/O                                  Sp12to4                      449              5514   +INF  FALL       1
I__286/I                                  Span4Mux_h                     0              5514   +INF  FALL       1
I__286/O                                  Span4Mux_h                   316              5830   +INF  FALL       1
I__291/I                                  Span4Mux_h                     0              5830   +INF  FALL       1
I__291/O                                  Span4Mux_h                   316              6145   +INF  FALL       1
I__297/I                                  Span4Mux_h                     0              6145   +INF  FALL       1
I__297/O                                  Span4Mux_h                   316              6461   +INF  FALL       1
I__301/I                                  Span4Mux_h                     0              6461   +INF  FALL       1
I__301/O                                  Span4Mux_h                   316              6777   +INF  FALL       1
I__304/I                                  Span4Mux_v                     0              6777   +INF  FALL       1
I__304/O                                  Span4Mux_v                   372              7148   +INF  FALL       1
I__305/I                                  LocalMux                       0              7148   +INF  FALL       1
I__305/O                                  LocalMux                     309              7457   +INF  FALL       1
I__306/I                                  SRMux                          0              7457   +INF  FALL       1
I__306/O                                  SRMux                        358              7815   +INF  FALL       1
arse.diveight.dout_1_LC_32_24_6/sr        LogicCell40_SEQ_MODE_1000      0              7815   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__319/I                                                        ClkMux                          0              2670  RISE       1
I__319/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_6/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.clock_out_LC_24_24_7/in1
Capture Clock    : arse.arse.clock_out_LC_24_24_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -379
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5045
---------------------------------------   ---- 
End-of-path arrival time (ps)             5045
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__338/I                              Odrv12                         0              1223   +INF  FALL       1
I__338/O                              Odrv12                       540              1763   +INF  FALL       1
I__341/I                              Span12Mux_v                    0              1763   +INF  FALL       1
I__341/O                              Span12Mux_v                  540              2303   +INF  FALL       1
I__345/I                              Span12Mux_h                    0              2303   +INF  FALL       1
I__345/O                              Span12Mux_h                  540              2843   +INF  FALL       1
I__350/I                              Span12Mux_h                    0              2843   +INF  FALL       1
I__350/O                              Span12Mux_h                  540              3383   +INF  FALL       1
I__354/I                              Sp12to4                        0              3383   +INF  FALL       1
I__354/O                              Sp12to4                      449              3832   +INF  FALL       1
I__357/I                              Span4Mux_h                     0              3832   +INF  FALL       1
I__357/O                              Span4Mux_h                   316              4147   +INF  FALL       1
I__360/I                              Span4Mux_v                     0              4147   +INF  FALL       1
I__360/O                              Span4Mux_v                   372              4519   +INF  FALL       1
I__362/I                              LocalMux                       0              4519   +INF  FALL       1
I__362/O                              LocalMux                     309              4828   +INF  FALL       1
I__365/I                              InMux                          0              4828   +INF  FALL       1
I__365/O                              InMux                        217              5045   +INF  FALL       1
arse.arse.clock_out_LC_24_24_7/in1    LogicCell40_SEQ_MODE_1000      0              5045   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.counter_0_LC_31_25_5/in0
Capture Clock    : arse.diveight.counter_0_LC_31_25_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -400
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4995
---------------------------------------   ---- 
End-of-path arrival time (ps)             4995
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                             top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT             IO_PAD                       710               710   +INF  FALL       1
masterreset_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
masterreset_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__338/I                                Odrv12                         0              1173   +INF  FALL       1
I__338/O                                Odrv12                       540              1713   +INF  FALL       1
I__341/I                                Span12Mux_v                    0              1713   +INF  FALL       1
I__341/O                                Span12Mux_v                  540              2253   +INF  FALL       1
I__345/I                                Span12Mux_h                    0              2253   +INF  FALL       1
I__345/O                                Span12Mux_h                  540              2793   +INF  FALL       1
I__350/I                                Span12Mux_h                    0              2793   +INF  FALL       1
I__350/O                                Span12Mux_h                  540              3333   +INF  FALL       1
I__355/I                                Sp12to4                        0              3333   +INF  FALL       1
I__355/O                                Sp12to4                      449              3782   +INF  FALL       1
I__358/I                                Span4Mux_h                     0              3782   +INF  FALL       1
I__358/O                                Span4Mux_h                   316              4097   +INF  FALL       1
I__361/I                                Span4Mux_v                     0              4097   +INF  FALL       1
I__361/O                                Span4Mux_v                   372              4469   +INF  FALL       1
I__364/I                                LocalMux                       0              4469   +INF  FALL       1
I__364/O                                LocalMux                     309              4778   +INF  FALL       1
I__368/I                                InMux                          0              4778   +INF  FALL       1
I__368/O                                InMux                        217              4995   +INF  FALL       1
arse.diveight.counter_0_LC_31_25_5/in0  LogicCell40_SEQ_MODE_1000      0              4995   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.counter_1_LC_31_25_7/in0
Capture Clock    : arse.diveight.counter_1_LC_31_25_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -400
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5045
---------------------------------------   ---- 
End-of-path arrival time (ps)             5045
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                             top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT             IO_PAD                       760               760   +INF  RISE       1
masterreset_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
masterreset_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__338/I                                Odrv12                         0              1223   +INF  FALL       1
I__338/O                                Odrv12                       540              1763   +INF  FALL       1
I__341/I                                Span12Mux_v                    0              1763   +INF  FALL       1
I__341/O                                Span12Mux_v                  540              2303   +INF  FALL       1
I__345/I                                Span12Mux_h                    0              2303   +INF  FALL       1
I__345/O                                Span12Mux_h                  540              2843   +INF  FALL       1
I__350/I                                Span12Mux_h                    0              2843   +INF  FALL       1
I__350/O                                Span12Mux_h                  540              3383   +INF  FALL       1
I__355/I                                Sp12to4                        0              3383   +INF  FALL       1
I__355/O                                Sp12to4                      449              3832   +INF  FALL       1
I__358/I                                Span4Mux_h                     0              3832   +INF  FALL       1
I__358/O                                Span4Mux_h                   316              4147   +INF  FALL       1
I__361/I                                Span4Mux_v                     0              4147   +INF  FALL       1
I__361/O                                Span4Mux_v                   372              4519   +INF  FALL       1
I__364/I                                LocalMux                       0              4519   +INF  FALL       1
I__364/O                                LocalMux                     309              4828   +INF  FALL       1
I__369/I                                InMux                          0              4828   +INF  FALL       1
I__369/O                                InMux                        217              5045   +INF  FALL       1
arse.diveight.counter_1_LC_31_25_7/in0  LogicCell40_SEQ_MODE_1000      0              5045   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.counter_2_LC_31_25_0/in1
Capture Clock    : arse.diveight.counter_2_LC_31_25_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -379
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5045
---------------------------------------   ---- 
End-of-path arrival time (ps)             5045
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                             top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT             IO_PAD                       760               760   +INF  RISE       1
masterreset_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
masterreset_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__338/I                                Odrv12                         0              1223   +INF  FALL       1
I__338/O                                Odrv12                       540              1763   +INF  FALL       1
I__341/I                                Span12Mux_v                    0              1763   +INF  FALL       1
I__341/O                                Span12Mux_v                  540              2303   +INF  FALL       1
I__345/I                                Span12Mux_h                    0              2303   +INF  FALL       1
I__345/O                                Span12Mux_h                  540              2843   +INF  FALL       1
I__350/I                                Span12Mux_h                    0              2843   +INF  FALL       1
I__350/O                                Span12Mux_h                  540              3383   +INF  FALL       1
I__355/I                                Sp12to4                        0              3383   +INF  FALL       1
I__355/O                                Sp12to4                      449              3832   +INF  FALL       1
I__358/I                                Span4Mux_h                     0              3832   +INF  FALL       1
I__358/O                                Span4Mux_h                   316              4147   +INF  FALL       1
I__361/I                                Span4Mux_v                     0              4147   +INF  FALL       1
I__361/O                                Span4Mux_v                   372              4519   +INF  FALL       1
I__364/I                                LocalMux                       0              4519   +INF  FALL       1
I__364/O                                LocalMux                     309              4828   +INF  FALL       1
I__370/I                                InMux                          0              4828   +INF  FALL       1
I__370/O                                InMux                        217              5045   +INF  FALL       1
arse.diveight.counter_2_LC_31_25_0/in1  LogicCell40_SEQ_MODE_1000      0              5045   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.io_0_preio/PADOUT(~outddrreg)
Path End         : cpuclk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__320/I                                                        ClkMux                          0              2670  RISE       1
I__320/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1

Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              3091   +INF  RISE       1
arse.diveight.io_0_iopad/DIN                 IO_PAD                      0              3091   +INF  RISE       1
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2514              5605   +INF  RISE       1
cpuclk                                       top                         0              5605   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_25_7/lcout
Path End         : arse.diveight.counter_1_LC_31_25_7/in1
Capture Clock    : arse.diveight.counter_1_LC_31_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__329/I                                  LocalMux                       0              3519   1066  FALL       1
I__329/O                                  LocalMux                     309              3827   1066  FALL       1
I__330/I                                  InMux                          0              3827   1066  FALL       1
I__330/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_1_LC_31_25_7/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_25_5/lcout
Path End         : arse.diveight.counter_0_LC_31_25_5/in3
Capture Clock    : arse.diveight.counter_0_LC_31_25_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__333/I                                  LocalMux                       0              3519   1066  FALL       1
I__333/O                                  LocalMux                     309              3827   1066  FALL       1
I__334/I                                  InMux                          0              3827   1066  FALL       1
I__334/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_0_LC_31_25_5/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_25_0/lcout
Path End         : arse.diveight.counter_2_LC_31_25_0/in3
Capture Clock    : arse.diveight.counter_2_LC_31_25_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__324/I                                  LocalMux                       0              3519   1066  FALL       1
I__324/O                                  LocalMux                     309              3827   1066  FALL       1
I__327/I                                  InMux                          0              3827   1066  FALL       1
I__327/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_2_LC_31_25_0/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.clock_out_LC_24_24_7/lcout
Path End         : arse.arse.clock_out_LC_24_24_7/in0
Capture Clock    : arse.arse.clock_out_LC_24_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.clock_out_LC_24_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__194/I                              LocalMux                       0              3519   1066  FALL       1
I__194/O                              LocalMux                     309              3827   1066  FALL       1
I__196/I                              InMux                          0              3827   1066  FALL       1
I__196/O                              InMux                        217              4045   1066  FALL       1
arse.arse.clock_out_LC_24_24_7/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_3_LC_23_24_0/in0
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__238/I                              LocalMux                       0              3519   1066  FALL       1
I__238/O                              LocalMux                     309              3827   1066  FALL       1
I__241/I                              InMux                          0              3827   1066  FALL       1
I__241/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_3_LC_23_24_0/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_23_24_7/lcout
Path End         : arse.arse.counter_1_LC_23_24_7/in3
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_23_24_7/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       4
I__231/I                              LocalMux                       0              3519   1066  FALL       1
I__231/O                              LocalMux                     309              3827   1066  FALL       1
I__235/I                              InMux                          0              3827   1066  FALL       1
I__235/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_1_LC_23_24_7/in3    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_23_24_5/lcout
Path End         : arse.arse.counter_4_LC_23_24_5/in2
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_23_24_5/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       2
I__214/I                              LocalMux                       0              3519   1066  FALL       1
I__214/O                              LocalMux                     309              3827   1066  FALL       1
I__216/I                              InMux                          0              3827   1066  FALL       1
I__216/O                              InMux                        217              4045   1066  FALL       1
I__217/I                              CascadeMux                     0              4045   1066  FALL       1
I__217/O                              CascadeMux                     0              4045   1066  FALL       1
arse.arse.counter_4_LC_23_24_5/in2    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.counter_0_LC_23_24_2/in1
Capture Clock    : arse.arse.counter_0_LC_23_24_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__221/I                              LocalMux                       0              3519   1066  FALL       1
I__221/O                              LocalMux                     309              3827   1066  FALL       1
I__225/I                              InMux                          0              3827   1066  FALL       1
I__225/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_0_LC_23_24_2/in1    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.counter_3_LC_23_24_0/in3
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__209/I                              LocalMux                       0              3519   1066  FALL       1
I__209/O                              LocalMux                     309              3827   1066  FALL       1
I__211/I                              InMux                          0              3827   1066  FALL       1
I__211/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_3_LC_23_24_0/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.counter_0_LC_1_5_6/in3
Capture Clock    : arse.divseven.counter_0_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__122/I                                LocalMux                       0              3519   1066  FALL       1
I__122/O                                LocalMux                     309              3827   1066  FALL       1
I__129/I                                InMux                          0              3827   1066  FALL       1
I__129/O                                InMux                        217              4045   1066  FALL       1
arse.divseven.counter_0_LC_1_5_6/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_2_5_2/lcout
Path End         : arse.divseven.seven_LC_2_5_2/in1
Capture Clock    : arse.divseven.seven_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__132/I                            LocalMux                       0              3519   1066  FALL       1
I__132/O                            LocalMux                     309              3827   1066  FALL       1
I__137/I                            InMux                          0              3827   1066  FALL       1
I__137/O                            InMux                        217              4045   1066  FALL       1
arse.divseven.seven_LC_2_5_2/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_1_5_6/lcout
Path End         : arse.divseven.seven_LC_2_5_2/in3
Capture Clock    : arse.divseven.seven_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__141/I                                LocalMux                       0              3519   1066  FALL       1
I__141/O                                LocalMux                     309              3827   1066  FALL       1
I__146/I                                InMux                          0              3827   1066  FALL       1
I__146/O                                InMux                        217              4045   1066  FALL       1
arse.divseven.seven_LC_2_5_2/in3        LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_1_4_3/lcout
Path End         : arse.divseven.dout_1_LC_1_4_3/in0
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__83/I                              LocalMux                       0              3519   1066  FALL       1
I__83/O                              LocalMux                     309              3827   1066  FALL       1
I__85/I                              InMux                          0              3827   1066  FALL       1
I__85/O                              InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_1_4_3/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.dout_1_LC_1_4_3/in1
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__123/I                                LocalMux                       0              3519   1066  FALL       1
I__123/O                                LocalMux                     309              3827   1066  FALL       1
I__130/I                                InMux                          0              3827   1066  FALL       1
I__130/O                                InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_1_4_3/in1       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_1_5_6/lcout
Path End         : arse.divseven.counter_0_LC_1_5_6/in0
Capture Clock    : arse.divseven.counter_0_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__143/I                                LocalMux                       0              3519   1066  FALL       1
I__143/O                                LocalMux                     309              3827   1066  FALL       1
I__149/I                                InMux                          0              3827   1066  FALL       1
I__149/O                                InMux                        217              4045   1066  FALL       1
arse.divseven.counter_0_LC_1_5_6/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_1_5_6/lcout
Path End         : arse.divseven.dout_1_LC_1_4_3/in3
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__144/I                                LocalMux                       0              3519   1066  FALL       1
I__144/O                                LocalMux                     309              3827   1066  FALL       1
I__150/I                                InMux                          0              3827   1066  FALL       1
I__150/O                                InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_1_4_3/in3       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.counter_4_LC_23_24_5/in0
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__209/I                              LocalMux                       0              3519   1066  FALL       1
I__209/O                              LocalMux                     309              3827   1066  FALL       1
I__212/I                              InMux                          0              3827   1066  FALL       1
I__212/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_4_LC_23_24_5/in0    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.counter_2_LC_24_23_6/in1
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__222/I                              LocalMux                       0              3519   1066  FALL       1
I__222/O                              LocalMux                     309              3827   1066  FALL       1
I__227/I                              InMux                          0              3827   1066  FALL       1
I__227/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_2_LC_24_23_6/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.counter_1_LC_23_24_7/in2
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__221/I                              LocalMux                       0              3519   1066  FALL       1
I__221/O                              LocalMux                     309              3827   1066  FALL       1
I__226/I                              InMux                          0              3827   1066  FALL       1
I__226/O                              InMux                        217              4045   1066  FALL       1
I__228/I                              CascadeMux                     0              4045   1066  FALL       1
I__228/O                              CascadeMux                     0              4045   1066  FALL       1
arse.arse.counter_1_LC_23_24_7/in2    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_23_24_7/lcout
Path End         : arse.arse.counter_2_LC_24_23_6/in0
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_23_24_7/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       4
I__232/I                              LocalMux                       0              3519   1066  FALL       1
I__232/O                              LocalMux                     309              3827   1066  FALL       1
I__236/I                              InMux                          0              3827   1066  FALL       1
I__236/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_2_LC_24_23_6/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_2_LC_24_23_6/in2
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__239/I                              LocalMux                       0              3519   1066  FALL       1
I__239/O                              LocalMux                     309              3827   1066  FALL       1
I__245/I                              InMux                          0              3827   1066  FALL       1
I__245/O                              InMux                        217              4045   1066  FALL       1
I__246/I                              CascadeMux                     0              4045   1066  FALL       1
I__246/O                              CascadeMux                     0              4045   1066  FALL       1
arse.arse.counter_2_LC_24_23_6/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_4_LC_23_24_5/in1
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__238/I                              LocalMux                       0              3519   1066  FALL       1
I__238/O                              LocalMux                     309              3827   1066  FALL       1
I__242/I                              InMux                          0              3827   1066  FALL       1
I__242/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_4_LC_23_24_5/in1    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_0_LC_23_24_2/in0
Capture Clock    : arse.arse.counter_0_LC_23_24_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__238/I                              LocalMux                       0              3519   1066  FALL       1
I__238/O                              LocalMux                     309              3827   1066  FALL       1
I__243/I                              InMux                          0              3827   1066  FALL       1
I__243/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_0_LC_23_24_2/in0    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_24_23_6/lcout
Path End         : arse.arse.counter_1_LC_23_24_7/in1
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__238/I                              LocalMux                       0              3519   1066  FALL       1
I__238/O                              LocalMux                     309              3827   1066  FALL       1
I__244/I                              InMux                          0              3827   1066  FALL       1
I__244/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_1_LC_23_24_7/in1    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_25_0/lcout
Path End         : arse.diveight.dout_1_LC_32_24_6/in3
Capture Clock    : arse.diveight.dout_1_LC_32_24_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__325/I                                  LocalMux                       0              3519   1066  FALL       1
I__325/O                                  LocalMux                     309              3827   1066  FALL       1
I__328/I                                  InMux                          0              3827   1066  FALL       1
I__328/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.dout_1_LC_32_24_6/in3       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__319/I                                                        ClkMux                          0              2670  RISE       1
I__319/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_6/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_25_7/lcout
Path End         : arse.diveight.counter_2_LC_31_25_0/in2
Capture Clock    : arse.diveight.counter_2_LC_31_25_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__329/I                                  LocalMux                       0              3519   1066  FALL       1
I__329/O                                  LocalMux                     309              3827   1066  FALL       1
I__331/I                                  InMux                          0              3827   1066  FALL       1
I__331/O                                  InMux                        217              4045   1066  FALL       1
I__332/I                                  CascadeMux                     0              4045   1066  FALL       1
I__332/O                                  CascadeMux                     0              4045   1066  FALL       1
arse.diveight.counter_2_LC_31_25_0/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_25_5/lcout
Path End         : arse.diveight.counter_1_LC_31_25_7/in3
Capture Clock    : arse.diveight.counter_1_LC_31_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__333/I                                  LocalMux                       0              3519   1066  FALL       1
I__333/O                                  LocalMux                     309              3827   1066  FALL       1
I__335/I                                  InMux                          0              3827   1066  FALL       1
I__335/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_1_LC_31_25_7/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_25_5/lcout
Path End         : arse.diveight.counter_2_LC_31_25_0/in0
Capture Clock    : arse.diveight.counter_2_LC_31_25_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__333/I                                  LocalMux                       0              3519   1066  FALL       1
I__333/O                                  LocalMux                     309              3827   1066  FALL       1
I__336/I                                  InMux                          0              3827   1066  FALL       1
I__336/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_2_LC_31_25_0/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_0_LC_31_24_1/lcout
Path End         : arse.diveight.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 1311p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             898
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4079
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__317/I                                                        ClkMux                          0              2410  FALL       1
I__317/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_31_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_0_LC_31_24_1/lcout       LogicCell40_SEQ_MODE_1000    540              3181   1311  FALL       1
I__163/I                                    Odrv4                          0              3181   1311  FALL       1
I__163/O                                    Odrv4                        372              3553   1311  FALL       1
I__164/I                                    LocalMux                       0              3553   1311  FALL       1
I__164/O                                    LocalMux                     309              3862   1311  FALL       1
I__165/I                                    IoInMux                        0              3862   1311  FALL       1
I__165/O                                    IoInMux                      217              4079   1311  FALL       1
arse.diveight.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4079   1311  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__320/I                                                        ClkMux                          0              2670  RISE       1
I__320/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_nesr_0_LC_2_4_6/lcout
Path End         : arse.divseven.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 1311p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             898
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4079
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_nesr_0_LC_2_4_6/lcout    LogicCell40_SEQ_MODE_1000    540              3181   1311  FALL       1
I__74/I                                     Odrv4                          0              3181   1311  FALL       1
I__74/O                                     Odrv4                        372              3553   1311  FALL       1
I__75/I                                     LocalMux                       0              3553   1311  FALL       1
I__75/O                                     LocalMux                     309              3862   1311  FALL       1
I__76/I                                     IoInMux                        0              3862   1311  FALL       1
I__76/O                                     IoInMux                      217              4079   1311  FALL       1
arse.divseven.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4079   1311  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__311/I                                                        ClkMux                          0              2670  RISE       1
I__311/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_1_5_2/lcout
Path End         : arse.divseven.counter_0_LC_1_5_6/in2
Capture Clock    : arse.divseven.counter_0_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             792
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4311
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_1_5_2/lcout             LogicCell40_SEQ_MODE_1000    540              3519   1333  FALL       5
I__153/I                                           LocalMux                       0              3519   1333  FALL       1
I__153/O                                           LocalMux                     309              3827   1333  FALL       1
I__157/I                                           InMux                          0              3827   1333  FALL       1
I__157/O                                           InMux                        217              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m3_s_LC_1_5_5/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m3_s_LC_1_5_5/ltout  LogicCell40_SEQ_MODE_0000    267              4311   1333  RISE       1
I__77/I                                            CascadeMux                     0              4311   1333  RISE       1
I__77/O                                            CascadeMux                     0              4311   1333  RISE       1
arse.divseven.counter_0_LC_1_5_6/in2               LogicCell40_SEQ_MODE_1000      0              4311   1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_2_5_2/lcout
Path End         : arse.divseven.counter_2_LC_2_5_5/in2
Capture Clock    : arse.divseven.counter_2_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             792
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4311
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_2_5_2/lcout               LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__132/I                                         LocalMux                       0              3519   1066  FALL       1
I__132/O                                         LocalMux                     309              3827   1066  FALL       1
I__136/I                                         InMux                          0              3827   1333  FALL       1
I__136/O                                         InMux                        217              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m9_LC_2_5_4/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m9_LC_2_5_4/ltout  LogicCell40_SEQ_MODE_0000    267              4311   1333  RISE       1
I__131/I                                         CascadeMux                     0              4311   1333  RISE       1
I__131/O                                         CascadeMux                     0              4311   1333  RISE       1
arse.divseven.counter_2_LC_2_5_5/in2             LogicCell40_SEQ_MODE_1000      0              4311   1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_1_5_6/lcout
Path End         : arse.divseven.counter_1_LC_1_5_2/in2
Capture Clock    : arse.divseven.counter_1_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             792
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4311
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__143/I                                         LocalMux                       0              3519   1066  FALL       1
I__143/O                                         LocalMux                     309              3827   1066  FALL       1
I__148/I                                         InMux                          0              3827   1333  FALL       1
I__148/O                                         InMux                        217              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m5_LC_1_5_1/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m5_LC_1_5_1/ltout  LogicCell40_SEQ_MODE_0000    267              4311   1333  RISE       1
I__81/I                                          CascadeMux                     0              4311   1333  RISE       1
I__81/O                                          CascadeMux                     0              4311   1333  RISE       1
arse.divseven.counter_1_LC_1_5_2/in2             LogicCell40_SEQ_MODE_1000      0              4311   1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.clock_out_LC_24_24_7/in2
Capture Clock    : arse.arse.clock_out_LC_24_24_7/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             792
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4311
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__208/I                                      LocalMux                       0              3519   1333  FALL       1
I__208/O                                      LocalMux                     309              3827   1333  FALL       1
I__210/I                                      InMux                          0              3827   1333  FALL       1
I__210/O                                      InMux                        217              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/ltout  LogicCell40_SEQ_MODE_0000    267              4311   1333  RISE       1
I__199/I                                      CascadeMux                     0              4311   1333  RISE       1
I__199/O                                      CascadeMux                     0              4311   1333  RISE       1
arse.arse.clock_out_LC_24_24_7/in2            LogicCell40_SEQ_MODE_1000      0              4311   1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_1_LC_32_24_6/lcout
Path End         : arse.diveight.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__319/I                                                        ClkMux                          0              2670  RISE       1
I__319/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_6/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_1_LC_32_24_6/lcout       LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       1
I__321/I                                    LocalMux                       0              3519   1614  FALL       1
I__321/O                                    LocalMux                     309              3827   1614  FALL       1
I__322/I                                    IoInMux                        0              3827   1614  FALL       1
I__322/O                                    IoInMux                      217              4045   1614  FALL       1
arse.diveight.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__320/I                                                        ClkMux                          0              2410  FALL       1
I__320/O                                                        ClkMux                        231              2641  FALL       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_25_0/lcout
Path End         : arse.diveight.dout_0_LC_31_24_1/in1
Capture Clock    : arse.diveight.dout_0_LC_31_24_1/clk
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       3
I__323/I                                  LocalMux                       0              3519   1614  FALL       1
I__323/O                                  LocalMux                     309              3827   1614  FALL       1
I__326/I                                  InMux                          0              3827   1614  FALL       1
I__326/O                                  InMux                        217              4045   1614  FALL       1
arse.diveight.dout_0_LC_31_24_1/in1       LogicCell40_SEQ_MODE_1000      0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__317/I                                                        ClkMux                          0              2410  FALL       1
I__317/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_31_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_2_5_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_2_4_6/in3
Capture Clock    : arse.divseven.dout_nesr_0_LC_2_4_6/clk
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       7
I__120/I                                LocalMux                       0              3519   1614  FALL       1
I__120/O                                LocalMux                     309              3827   1614  FALL       1
I__126/I                                InMux                          0              3827   1614  FALL       1
I__126/O                                InMux                        217              4045   1614  FALL       1
arse.divseven.dout_nesr_0_LC_2_4_6/in3  LogicCell40_SEQ_MODE_1000      0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_1_4_3/lcout
Path End         : arse.divseven.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_1_4_3/lcout         LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       2
I__82/I                                     LocalMux                       0              3519   1614  FALL       1
I__82/O                                     LocalMux                     309              3827   1614  FALL       1
I__84/I                                     IoInMux                        0              3827   1614  FALL       1
I__84/O                                     IoInMux                      217              4045   1614  FALL       1
arse.divseven.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__311/I                                                        ClkMux                          0              2410  FALL       1
I__311/O                                                        ClkMux                        231              2641  FALL       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.counter_0_LC_23_24_2/in3
Capture Clock    : arse.arse.counter_0_LC_23_24_2/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__208/I                                      LocalMux                       0              3519   1333  FALL       1
I__208/O                                      LocalMux                     309              3827   1333  FALL       1
I__210/I                                      InMux                          0              3827   1333  FALL       1
I__210/O                                      InMux                        217              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       5
I__201/I                                      LocalMux                       0              4332   1880  FALL       1
I__201/O                                      LocalMux                     309              4641   1880  FALL       1
I__204/I                                      InMux                          0              4641   1880  FALL       1
I__204/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_0_LC_23_24_2/in3            LogicCell40_SEQ_MODE_1001      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_1_5_2/lcout
Path End         : arse.divseven.dout_1_LC_1_4_3/in2
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_1_5_2/lcout             LogicCell40_SEQ_MODE_1000    540              3519   1333  FALL       5
I__153/I                                           LocalMux                       0              3519   1333  FALL       1
I__153/O                                           LocalMux                     309              3827   1333  FALL       1
I__157/I                                           InMux                          0              3827   1333  FALL       1
I__157/O                                           InMux                        217              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m3_s_LC_1_5_5/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m3_s_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       1
I__78/I                                            LocalMux                       0              4332   1880  FALL       1
I__78/O                                            LocalMux                     309              4641   1880  FALL       1
I__79/I                                            InMux                          0              4641   1880  FALL       1
I__79/O                                            InMux                        217              4858   1880  FALL       1
I__80/I                                            CascadeMux                     0              4858   1880  FALL       1
I__80/O                                            CascadeMux                     0              4858   1880  FALL       1
arse.divseven.dout_1_LC_1_4_3/in2                  LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.counter_2_LC_24_23_6/in3
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__208/I                                      LocalMux                       0              3519   1333  FALL       1
I__208/O                                      LocalMux                     309              3827   1333  FALL       1
I__210/I                                      InMux                          0              3827   1333  FALL       1
I__210/O                                      InMux                        217              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       5
I__202/I                                      LocalMux                       0              4332   1880  FALL       1
I__202/O                                      LocalMux                     309              4641   1880  FALL       1
I__207/I                                      InMux                          0              4641   1880  FALL       1
I__207/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_2_LC_24_23_6/in3            LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.counter_3_LC_23_24_0/in1
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__208/I                                      LocalMux                       0              3519   1333  FALL       1
I__208/O                                      LocalMux                     309              3827   1333  FALL       1
I__210/I                                      InMux                          0              3827   1333  FALL       1
I__210/O                                      InMux                        217              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       5
I__201/I                                      LocalMux                       0              4332   1880  FALL       1
I__201/O                                      LocalMux                     309              4641   1880  FALL       1
I__205/I                                      InMux                          0              4641   1880  FALL       1
I__205/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_3_LC_23_24_0/in1            LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_23_24_0/lcout
Path End         : arse.arse.counter_1_LC_23_24_7/in0
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_23_24_0/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__208/I                                      LocalMux                       0              3519   1333  FALL       1
I__208/O                                      LocalMux                     309              3827   1333  FALL       1
I__210/I                                      InMux                          0              3827   1333  FALL       1
I__210/O                                      InMux                        217              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.arse.counter_RNIRIUV_4_LC_24_24_6/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       5
I__201/I                                      LocalMux                       0              4332   1880  FALL       1
I__201/O                                      LocalMux                     309              4641   1880  FALL       1
I__206/I                                      InMux                          0              4641   1880  FALL       1
I__206/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_1_LC_23_24_7/in0            LogicCell40_SEQ_MODE_1001      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.clock_out_LC_24_24_7/in3
Capture Clock    : arse.arse.clock_out_LC_24_24_7/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout           LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__219/I                                       LocalMux                       0              3519   1880  FALL       1
I__219/O                                       LocalMux                     309              3827   1880  FALL       1
I__223/I                                       InMux                          0              3827   1880  FALL       1
I__223/O                                       InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNIHKTF1_1_LC_24_24_1/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNIHKTF1_1_LC_24_24_1/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       1
I__197/I                                       LocalMux                       0              4332   1880  FALL       1
I__197/O                                       LocalMux                     309              4641   1880  FALL       1
I__198/I                                       InMux                          0              4641   1880  FALL       1
I__198/O                                       InMux                        217              4858   1880  FALL       1
arse.arse.clock_out_LC_24_24_7/in3             LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.counter_3_LC_23_24_0/in2
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__220/I                                      LocalMux                       0              3519   1880  FALL       1
I__220/O                                      LocalMux                     309              3827   1880  FALL       1
I__224/I                                      InMux                          0              3827   1880  FALL       1
I__224/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNILCUV_1_LC_23_23_1/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNILCUV_1_LC_23_23_1/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__86/I                                       LocalMux                       0              4332   1880  FALL       1
I__86/O                                       LocalMux                     309              4641   1880  FALL       1
I__87/I                                       InMux                          0              4641   1880  FALL       1
I__87/O                                       InMux                        217              4858   1880  FALL       1
I__89/I                                       CascadeMux                     0              4858   1880  FALL       1
I__89/O                                       CascadeMux                     0              4858   1880  FALL       1
arse.arse.counter_3_LC_23_24_0/in2            LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_23_24_2/lcout
Path End         : arse.arse.counter_4_LC_23_24_5/in3
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_23_24_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__220/I                                      LocalMux                       0              3519   1880  FALL       1
I__220/O                                      LocalMux                     309              3827   1880  FALL       1
I__224/I                                      InMux                          0              3827   1880  FALL       1
I__224/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNILCUV_1_LC_23_23_1/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNILCUV_1_LC_23_23_1/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__86/I                                       LocalMux                       0              4332   1880  FALL       1
I__86/O                                       LocalMux                     309              4641   1880  FALL       1
I__88/I                                       InMux                          0              4641   1880  FALL       1
I__88/O                                       InMux                        217              4858   1880  FALL       1
arse.arse.counter_4_LC_23_24_5/in3            LogicCell40_SEQ_MODE_1001      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_1_5_2/lcout
Path End         : arse.divseven.seven_LC_2_5_2/in0
Capture Clock    : arse.divseven.seven_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1431
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4950
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_1_5_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519   1333  FALL       5
I__152/I                                  LocalMux                       0              3519   1971  FALL       1
I__152/O                                  LocalMux                     309              3827   1971  FALL       1
I__156/I                                  InMux                          0              3827   1971  FALL       1
I__156/O                                  InMux                        217              4045   1971  FALL       1
arse.divseven.seven_RNO_0_LC_2_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
arse.divseven.seven_RNO_0_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL       1
I__161/I                                  LocalMux                       0              4424   1971  FALL       1
I__161/O                                  LocalMux                     309              4732   1971  FALL       1
I__162/I                                  InMux                          0              4732   1971  FALL       1
I__162/O                                  InMux                        217              4950   1971  FALL       1
arse.divseven.seven_LC_2_5_2/in0          LogicCell40_SEQ_MODE_1000      0              4950   1971  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.clock_out_LC_24_24_7/lcout
Path End         : arse.ddd.Q_LC_29_24_0/ce
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Hold Constraint  : 0p
Path slack       : 2994p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2454
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5973
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.clock_out_LC_24_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__194/I                              LocalMux                       0              3519   1066  FALL       1
I__194/O                              LocalMux                     309              3827   1066  FALL       1
I__195/I                              InMux                          0              3827   2995  FALL       1
I__195/O                              InMux                        217              4045   2995  FALL       1
arse.ddd.Q_RNO_LC_24_24_2/in1         LogicCell40_SEQ_MODE_0000      0              4045   2995  FALL       1
arse.ddd.Q_RNO_LC_24_24_2/lcout       LogicCell40_SEQ_MODE_0000    379              4424   2995  FALL       1
I__190/I                              Odrv4                          0              4424   2995  FALL       1
I__190/O                              Odrv4                        372              4795   2995  FALL       1
I__191/I                              Span4Mux_h                     0              4795   2995  FALL       1
I__191/O                              Span4Mux_h                   316              5111   2995  FALL       1
I__192/I                              LocalMux                       0              5111   2995  FALL       1
I__192/O                              LocalMux                     309              5419   2995  FALL       1
I__193/I                              CEMux                          0              5419   2995  FALL       1
I__193/O                              CEMux                        554              5973   2995  FALL       1
arse.ddd.Q_LC_29_24_0/ce              LogicCell40_SEQ_MODE_1000      0              5973   2995  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_2_5_2/lcout
Path End         : arse.divseven.dout_nesr_0_LC_2_4_6/ce
Capture Clock    : arse.divseven.dout_nesr_0_LC_2_4_6/clk
Hold Constraint  : -211p
Path slack       : 3837p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2749
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6268
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_2_5_2/clk                                LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_2_5_2/lcout              LogicCell40_SEQ_MODE_1000    540              3519   3837  FALL       5
I__132/I                                        LocalMux                       0              3519   3837  FALL       1
I__132/O                                        LocalMux                     309              3827   3837  FALL       1
I__135/I                                        InMux                          0              3827   3837  FALL       1
I__135/O                                        InMux                        217              4045   3837  FALL       1
arse.divseven.dout_nesr_RNO_0_0_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              4045   3837  FALL       1
arse.divseven.dout_nesr_RNO_0_0_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4311   3837  RISE       1
I__73/I                                         CascadeMux                     0              4311   3837  RISE       1
I__73/O                                         CascadeMux                     0              4311   3837  RISE       1
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/in2      LogicCell40_SEQ_MODE_0000      0              4311   3837  RISE       1
arse.divseven.dout_nesr_RNO_0_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    351              4662   3837  FALL       1
I__69/I                                         Odrv4                          0              4662   3837  FALL       1
I__69/O                                         Odrv4                        372              5034   3837  FALL       1
I__70/I                                         Span4Mux_v                     0              5034   3837  FALL       1
I__70/O                                         Span4Mux_v                   372              5405   3837  FALL       1
I__71/I                                         LocalMux                       0              5405   3837  FALL       1
I__71/O                                         LocalMux                     309              5714   3837  FALL       1
I__72/I                                         CEMux                          0              5714   3837  FALL       1
I__72/O                                         CEMux                        554              6268   3837  FALL       1
arse.divseven.dout_nesr_0_LC_2_4_6/ce           LogicCell40_SEQ_MODE_1000      0              6268   3837  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : apuclk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8630
---------------------------------------   ---- 
End-of-path arrival time (ps)             8630
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                                      top                            0                 0   +INF  RISE       1
apusync_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
apusync_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
apusync_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
apusync_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__261/I                                     Odrv4                          0               973   +INF  FALL       1
I__261/O                                     Odrv4                        372              1345   +INF  FALL       1
I__263/I                                     Span4Mux_v                     0              1345   +INF  FALL       1
I__263/O                                     Span4Mux_v                   372              1716   +INF  FALL       1
I__265/I                                     LocalMux                       0              1716   +INF  FALL       1
I__265/O                                     LocalMux                     309              2025   +INF  FALL       1
I__268/I                                     InMux                          0              2025   +INF  FALL       1
I__268/O                                     InMux                        217              2242   +INF  FALL       1
arse.l1.un1_Q_LC_32_25_2/in3                 LogicCell40_SEQ_MODE_0000      0              2242   +INF  FALL       1
arse.l1.un1_Q_LC_32_25_2/ltout               LogicCell40_SEQ_MODE_0000    274              2516   +INF  FALL       1
I__258/I                                     CascadeMux                     0              2516   +INF  FALL       1
I__258/O                                     CascadeMux                     0              2516   +INF  FALL       1
arse.divseven.io_0_RNIIG08_LC_32_25_3/in2    LogicCell40_SEQ_MODE_0000      0              2516   +INF  FALL       1
arse.divseven.io_0_RNIIG08_LC_32_25_3/lcout  LogicCell40_SEQ_MODE_0000    351              2867   +INF  FALL       1
I__247/I                                     Odrv4                          0              2867   +INF  FALL       1
I__247/O                                     Odrv4                        372              3238   +INF  FALL       1
I__248/I                                     Span4Mux_s0_h                  0              3238   +INF  FALL       1
I__248/O                                     Span4Mux_s0_h                140              3379   +INF  FALL       1
I__249/I                                     LocalMux                       0              3379   +INF  FALL       1
I__249/O                                     LocalMux                     309              3687   +INF  FALL       1
I__250/I                                     IoInMux                        0              3687   +INF  FALL       1
I__250/O                                     IoInMux                      217              3905   +INF  FALL       1
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3905   +INF  FALL       1
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6142   +INF  FALL       1
apuclk_obuf_iopad/DIN                        IO_PAD                         0              6142   +INF  FALL       1
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2488              8630   +INF  FALL       1
apuclk                                       top                            0              8630   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : arse.ddd.Q_LC_29_24_0/in0
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                           top                            0                 0   +INF  RISE       1
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
apusync_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__262/I                          Odrv4                          0               973   +INF  FALL       1
I__262/O                          Odrv4                        372              1345   +INF  FALL       1
I__264/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__264/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__266/I                          LocalMux                       0              1716   +INF  FALL       1
I__266/O                          LocalMux                     309              2025   +INF  FALL       1
I__269/I                          InMux                          0              2025   +INF  FALL       1
I__269/O                          InMux                        217              2242   +INF  FALL       1
arse.ddd.Q_LC_29_24_0/in0         LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : arse.ddd.Q_LC_29_24_0/in3
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3006
---------------------------------------   ---- 
End-of-path arrival time (ps)             3006
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                           top                            0                 0   +INF  FALL       1
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
apusync_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__262/I                          Odrv4                          0               923   +INF  FALL       1
I__262/O                          Odrv4                        372              1295   +INF  FALL       1
I__264/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__264/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__267/I                          LocalMux                       0              1666   +INF  FALL       1
I__267/O                          LocalMux                     309              1975   +INF  FALL       1
I__270/I                          InMux                          0              1975   +INF  FALL       1
I__270/O                          InMux                        217              2192   +INF  FALL       1
arse.l2.un1_Q_LC_29_25_6/in3      LogicCell40_SEQ_MODE_0000      0              2192   +INF  FALL       1
arse.l2.un1_Q_LC_29_25_6/lcout    LogicCell40_SEQ_MODE_0000    288              2480   +INF  FALL       2
I__167/I                          LocalMux                       0              2480   +INF  FALL       1
I__167/O                          LocalMux                     309              2788   +INF  FALL       1
I__169/I                          InMux                          0              2788   +INF  FALL       1
I__169/O                          InMux                        217              3006   +INF  FALL       1
arse.ddd.Q_LC_29_24_0/in3         LogicCell40_SEQ_MODE_1000      0              3006   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : led7
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6919
---------------------------------------   ---- 
End-of-path arrival time (ps)             6919
 
Data path
pin name                        model name              delay  cumulative delay  slack  edge  Fanout
------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                           top                         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__170/I                        Odrv4                       0               973   +INF  FALL       1
I__170/O                        Odrv4                     372              1345   +INF  FALL       1
I__173/I                        IoSpan4Mux                  0              1345   +INF  FALL       1
I__173/O                        IoSpan4Mux                323              1667   +INF  FALL       1
I__176/I                        LocalMux                    0              1667   +INF  FALL       1
I__176/O                        LocalMux                  309              1976   +INF  FALL       1
I__179/I                        IoInMux                     0              1976   +INF  FALL       1
I__179/O                        IoInMux                   217              2193   +INF  FALL       1
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2193   +INF  FALL       1
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4431   +INF  FALL       1
led7_obuf_iopad/DIN             IO_PAD                      0              4431   +INF  FALL       1
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              6919   +INF  FALL       1
led7                            top                         0              6919   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.ddd.Q_LC_29_24_0/in1
Capture Clock    : arse.ddd.Q_LC_29_24_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3834
---------------------------------------   ---- 
End-of-path arrival time (ps)             3834
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__172/I                        Odrv12                         0               973   +INF  FALL       1
I__172/O                        Odrv12                       540              1513   +INF  FALL       1
I__175/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__175/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__178/I                        Span12Mux_s9_h                 0              2053   +INF  FALL       1
I__178/O                        Span12Mux_s9_h               435              2488   +INF  FALL       1
I__181/I                        Sp12to4                        0              2488   +INF  FALL       1
I__181/O                        Sp12to4                      449              2937   +INF  FALL       1
I__183/I                        Span4Mux_v                     0              2937   +INF  FALL       1
I__183/O                        Span4Mux_v                   372              3308   +INF  FALL       1
I__186/I                        LocalMux                       0              3308   +INF  FALL       1
I__186/O                        LocalMux                     309              3617   +INF  FALL       1
I__189/I                        InMux                          0              3617   +INF  FALL       1
I__189/O                        InMux                        217              3834   +INF  FALL       1
arse.ddd.Q_LC_29_24_0/in1       LogicCell40_SEQ_MODE_1000      0              3834   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : apureset
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7836
---------------------------------------   ---- 
End-of-path arrival time (ps)             7836
 
Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                               top                         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                      0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                    460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001      0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001    463               923   +INF  FALL       1
I__171/I                            Odrv4                       0               923   +INF  FALL       1
I__171/O                            Odrv4                     372              1295   +INF  FALL       1
I__174/I                            IoSpan4Mux                  0              1295   +INF  FALL       1
I__174/O                            IoSpan4Mux                323              1617   +INF  FALL       1
I__177/I                            IoSpan4Mux                  0              1617   +INF  FALL       1
I__177/O                            IoSpan4Mux                323              1940   +INF  FALL       1
I__180/I                            IoSpan4Mux                  0              1940   +INF  FALL       1
I__180/O                            IoSpan4Mux                323              2262   +INF  FALL       1
I__182/I                            IoSpan4Mux                  0              2262   +INF  FALL       1
I__182/O                            IoSpan4Mux                323              2585   +INF  FALL       1
I__184/I                            LocalMux                    0              2585   +INF  FALL       1
I__184/O                            LocalMux                  309              2894   +INF  FALL       1
I__187/I                            IoInMux                     0              2894   +INF  FALL       1
I__187/O                            IoInMux                   217              3111   +INF  FALL       1
apureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3111   +INF  FALL       1
apureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              5348   +INF  FALL       1
apureset_obuf_iopad/DIN             IO_PAD                      0              5348   +INF  FALL       1
apureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              7836   +INF  FALL       1
apureset                            top                         0              7836   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.counter_0_LC_1_5_6/in1
Capture Clock    : arse.divseven.counter_0_LC_1_5_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__337/I                              Odrv4                          0               973   +INF  FALL       1
I__337/O                              Odrv4                        372              1345   +INF  FALL       1
I__339/I                              Span4Mux_v                     0              1345   +INF  FALL       1
I__339/O                              Span4Mux_v                   372              1716   +INF  FALL       1
I__342/I                              Span4Mux_v                     0              1716   +INF  FALL       1
I__342/O                              Span4Mux_v                   372              2088   +INF  FALL       1
I__346/I                              LocalMux                       0              2088   +INF  FALL       1
I__346/O                              LocalMux                     309              2397   +INF  FALL       1
I__351/I                              InMux                          0              2397   +INF  FALL       1
I__351/O                              InMux                        217              2614   +INF  FALL       1
arse.divseven.counter_0_LC_1_5_6/in1  LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_1_5_6/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.dout_nesr_0_LC_2_4_6/sr
Capture Clock    : arse.divseven.dout_nesr_0_LC_2_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6492
---------------------------------------   ---- 
End-of-path arrival time (ps)             6492
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__338/I                                  Odrv12                         0               973   +INF  FALL       1
I__338/O                                  Odrv12                       540              1513   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2593   +INF  FALL       1
I__349/O                                  Sp12to4                      449              3042   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              3042   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3414   +INF  FALL       1
I__356/I                                  LocalMux                       0              3414   +INF  FALL       1
I__356/O                                  LocalMux                     309              3722   +INF  FALL       1
I__359/I                                  InMux                          0              3722   +INF  FALL       1
I__359/O                                  InMux                        217              3940   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              3940   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4325   +INF  FALL       9
I__279/I                                  Odrv12                         0              4325   +INF  FALL       1
I__279/O                                  Odrv12                       540              4865   +INF  FALL       1
I__280/I                                  Span12Mux_v                    0              4865   +INF  FALL       1
I__280/O                                  Span12Mux_v                  540              5405   +INF  FALL       1
I__283/I                                  Span12Mux_s9_v                 0              5405   +INF  FALL       1
I__283/O                                  Span12Mux_s9_v               421              5826   +INF  FALL       1
I__288/I                                  LocalMux                       0              5826   +INF  FALL       1
I__288/O                                  LocalMux                     309              6135   +INF  FALL       1
I__293/I                                  SRMux                          0              6135   +INF  FALL       1
I__293/O                                  SRMux                        358              6492   +INF  FALL       1
arse.divseven.dout_nesr_0_LC_2_4_6/sr     LogicCell40_SEQ_MODE_1000      0              6492   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__308/I                                                        ClkMux                          0              2410  FALL       1
I__308/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_2_4_6/clk                          LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.counter_1_LC_1_5_2/in3
Capture Clock    : arse.divseven.counter_1_LC_1_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__337/I                              Odrv4                          0               923   +INF  FALL       1
I__337/O                              Odrv4                        372              1295   +INF  FALL       1
I__339/I                              Span4Mux_v                     0              1295   +INF  FALL       1
I__339/O                              Span4Mux_v                   372              1666   +INF  FALL       1
I__342/I                              Span4Mux_v                     0              1666   +INF  FALL       1
I__342/O                              Span4Mux_v                   372              2038   +INF  FALL       1
I__346/I                              LocalMux                       0              2038   +INF  FALL       1
I__346/O                              LocalMux                     309              2347   +INF  FALL       1
I__352/I                              InMux                          0              2347   +INF  FALL       1
I__352/O                              InMux                        217              2564   +INF  FALL       1
arse.divseven.counter_1_LC_1_5_2/in3  LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__312/I                                                        ClkMux                          0              2670  RISE       1
I__312/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_1_5_2/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.dout_0_LC_31_24_1/in0
Capture Clock    : arse.diveight.dout_0_LC_31_24_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4745
---------------------------------------   ---- 
End-of-path arrival time (ps)             4745
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                              Odrv12                         0               923   +INF  FALL       1
I__338/O                              Odrv12                       540              1463   +INF  FALL       1
I__341/I                              Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                              Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                              Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                              Span12Mux_h                  540              2543   +INF  FALL       1
I__350/I                              Span12Mux_h                    0              2543   +INF  FALL       1
I__350/O                              Span12Mux_h                  540              3083   +INF  FALL       1
I__355/I                              Sp12to4                        0              3083   +INF  FALL       1
I__355/O                              Sp12to4                      449              3532   +INF  FALL       1
I__358/I                              Span4Mux_h                     0              3532   +INF  FALL       1
I__358/O                              Span4Mux_h                   316              3847   +INF  FALL       1
I__361/I                              Span4Mux_v                     0              3847   +INF  FALL       1
I__361/O                              Span4Mux_v                   372              4219   +INF  FALL       1
I__363/I                              LocalMux                       0              4219   +INF  FALL       1
I__363/O                              LocalMux                     309              4528   +INF  FALL       1
I__367/I                              InMux                          0              4528   +INF  FALL       1
I__367/O                              InMux                        217              4745   +INF  FALL       1
arse.diveight.dout_0_LC_31_24_1/in0   LogicCell40_SEQ_MODE_1000      0              4745   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2333  FALL       1
I__307/O                                                        GlobalMux                      77              2410  FALL       1
I__317/I                                                        ClkMux                          0              2410  FALL       1
I__317/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_31_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.ddd.Q_LC_29_24_0/lcout
Path End         : cpureset
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            6300
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                9819
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__316/I                                                        ClkMux                          0              2670  RISE       1
I__316/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_29_24_0/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.ddd.Q_LC_29_24_0/lcout         LogicCell40_SEQ_MODE_1000    540              3519   +INF  RISE       2
I__271/I                            Odrv4                          0              3519   +INF  RISE       1
I__271/O                            Odrv4                        351              3869   +INF  RISE       1
I__273/I                            Span4Mux_s0_h                  0              3869   +INF  RISE       1
I__273/O                            Span4Mux_s0_h                147              4017   +INF  RISE       1
I__275/I                            IoSpan4Mux                     0              4017   +INF  RISE       1
I__275/O                            IoSpan4Mux                   288              4304   +INF  RISE       1
I__277/I                            LocalMux                       0              4304   +INF  RISE       1
I__277/O                            LocalMux                     330              4634   +INF  RISE       1
I__278/I                            IoInMux                        0              4634   +INF  RISE       1
I__278/O                            IoInMux                      259              4893   +INF  RISE       1
cpureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4893   +INF  RISE       1
cpureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7131   +INF  FALL       1
cpureset_obuf_iopad/DIN             IO_PAD                         0              7131   +INF  FALL       1
cpureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688              9819   +INF  FALL       1
cpureset                            top                            0              9819   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.counter_2_LC_2_5_5/in0
Capture Clock    : arse.divseven.counter_2_LC_2_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2474
---------------------------------------   ---- 
End-of-path arrival time (ps)             2474
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__338/I                              Odrv12                         0               973   +INF  FALL       1
I__338/O                              Odrv12                       540              1513   +INF  FALL       1
I__340/I                              Span12Mux_s10_v                0              1513   +INF  FALL       1
I__340/O                              Span12Mux_s10_v              435              1948   +INF  FALL       1
I__343/I                              LocalMux                       0              1948   +INF  FALL       1
I__343/O                              LocalMux                     309              2256   +INF  FALL       1
I__347/I                              InMux                          0              2256   +INF  FALL       1
I__347/O                              InMux                        217              2474   +INF  FALL       1
arse.divseven.counter_2_LC_2_5_5/in0  LogicCell40_SEQ_MODE_1000      0              2474   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__310/I                                                        ClkMux                          0              2670  RISE       1
I__310/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.divseven.dout_1_LC_1_4_3/sr
Capture Clock    : arse.divseven.dout_1_LC_1_4_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7214
---------------------------------------   ---- 
End-of-path arrival time (ps)             7214
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                                  Odrv12                         0               923   +INF  FALL       1
I__338/O                                  Odrv12                       540              1463   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__349/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__356/I                                  LocalMux                       0              3364   +INF  FALL       1
I__356/O                                  LocalMux                     309              3672   +INF  FALL       1
I__359/I                                  InMux                          0              3672   +INF  FALL       1
I__359/O                                  InMux                        217              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       9
I__279/I                                  Odrv12                         0              4275   +INF  FALL       1
I__279/O                                  Odrv12                       540              4815   +INF  FALL       1
I__280/I                                  Span12Mux_v                    0              4815   +INF  FALL       1
I__280/O                                  Span12Mux_v                  540              5355   +INF  FALL       1
I__284/I                                  Sp12to4                        0              5355   +INF  FALL       1
I__284/O                                  Sp12to4                      449              5804   +INF  FALL       1
I__289/I                                  Span4Mux_v                     0              5804   +INF  FALL       1
I__289/O                                  Span4Mux_v                   372              6176   +INF  FALL       1
I__294/I                                  Span4Mux_v                     0              6176   +INF  FALL       1
I__294/O                                  Span4Mux_v                   372              6548   +INF  FALL       1
I__298/I                                  LocalMux                       0              6548   +INF  FALL       1
I__298/O                                  LocalMux                     309              6856   +INF  FALL       1
I__302/I                                  SRMux                          0              6856   +INF  FALL       1
I__302/O                                  SRMux                        358              7214   +INF  FALL       1
arse.divseven.dout_1_LC_1_4_3/sr          LogicCell40_SEQ_MODE_1000      0              7214   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__309/I                                                        ClkMux                          0              2670  RISE       1
I__309/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_1_4_3/clk                               LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_1_LC_23_24_7/sr
Capture Clock    : arse.arse.counter_1_LC_23_24_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6842
---------------------------------------   ---- 
End-of-path arrival time (ps)             6842
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                                  Odrv12                         0               923   +INF  FALL       1
I__338/O                                  Odrv12                       540              1463   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__349/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__356/I                                  LocalMux                       0              3364   +INF  FALL       1
I__356/O                                  LocalMux                     309              3672   +INF  FALL       1
I__359/I                                  InMux                          0              3672   +INF  FALL       1
I__359/O                                  InMux                        217              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       9
I__279/I                                  Odrv12                         0              4275   +INF  FALL       1
I__279/O                                  Odrv12                       540              4815   +INF  FALL       1
I__281/I                                  Span12Mux_h                    0              4815   +INF  FALL       1
I__281/O                                  Span12Mux_h                  540              5355   +INF  FALL       1
I__285/I                                  Sp12to4                        0              5355   +INF  FALL       1
I__285/O                                  Sp12to4                      449              5804   +INF  FALL       1
I__290/I                                  Span4Mux_v                     0              5804   +INF  FALL       1
I__290/O                                  Span4Mux_v                   372              6176   +INF  FALL       1
I__295/I                                  LocalMux                       0              6176   +INF  FALL       1
I__295/O                                  LocalMux                     309              6485   +INF  FALL       1
I__299/I                                  SRMux                          0              6485   +INF  FALL       1
I__299/O                                  SRMux                        358              6842   +INF  FALL       1
arse.arse.counter_1_LC_23_24_7/sr         LogicCell40_SEQ_MODE_1001      0              6842   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_23_24_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_4_LC_23_24_5/sr
Capture Clock    : arse.arse.counter_4_LC_23_24_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6842
---------------------------------------   ---- 
End-of-path arrival time (ps)             6842
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                                  Odrv12                         0               923   +INF  FALL       1
I__338/O                                  Odrv12                       540              1463   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__349/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__356/I                                  LocalMux                       0              3364   +INF  FALL       1
I__356/O                                  LocalMux                     309              3672   +INF  FALL       1
I__359/I                                  InMux                          0              3672   +INF  FALL       1
I__359/O                                  InMux                        217              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       9
I__279/I                                  Odrv12                         0              4275   +INF  FALL       1
I__279/O                                  Odrv12                       540              4815   +INF  FALL       1
I__281/I                                  Span12Mux_h                    0              4815   +INF  FALL       1
I__281/O                                  Span12Mux_h                  540              5355   +INF  FALL       1
I__285/I                                  Sp12to4                        0              5355   +INF  FALL       1
I__285/O                                  Sp12to4                      449              5804   +INF  FALL       1
I__290/I                                  Span4Mux_v                     0              5804   +INF  FALL       1
I__290/O                                  Span4Mux_v                   372              6176   +INF  FALL       1
I__295/I                                  LocalMux                       0              6176   +INF  FALL       1
I__295/O                                  LocalMux                     309              6485   +INF  FALL       1
I__299/I                                  SRMux                          0              6485   +INF  FALL       1
I__299/O                                  SRMux                        358              6842   +INF  FALL       1
arse.arse.counter_4_LC_23_24_5/sr         LogicCell40_SEQ_MODE_1001      0              6842   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_23_24_5/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_0_LC_23_24_2/sr
Capture Clock    : arse.arse.counter_0_LC_23_24_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6842
---------------------------------------   ---- 
End-of-path arrival time (ps)             6842
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                                  Odrv12                         0               923   +INF  FALL       1
I__338/O                                  Odrv12                       540              1463   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__349/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__356/I                                  LocalMux                       0              3364   +INF  FALL       1
I__356/O                                  LocalMux                     309              3672   +INF  FALL       1
I__359/I                                  InMux                          0              3672   +INF  FALL       1
I__359/O                                  InMux                        217              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       9
I__279/I                                  Odrv12                         0              4275   +INF  FALL       1
I__279/O                                  Odrv12                       540              4815   +INF  FALL       1
I__281/I                                  Span12Mux_h                    0              4815   +INF  FALL       1
I__281/O                                  Span12Mux_h                  540              5355   +INF  FALL       1
I__285/I                                  Sp12to4                        0              5355   +INF  FALL       1
I__285/O                                  Sp12to4                      449              5804   +INF  FALL       1
I__290/I                                  Span4Mux_v                     0              5804   +INF  FALL       1
I__290/O                                  Span4Mux_v                   372              6176   +INF  FALL       1
I__295/I                                  LocalMux                       0              6176   +INF  FALL       1
I__295/O                                  LocalMux                     309              6485   +INF  FALL       1
I__299/I                                  SRMux                          0              6485   +INF  FALL       1
I__299/O                                  SRMux                        358              6842   +INF  FALL       1
arse.arse.counter_0_LC_23_24_2/sr         LogicCell40_SEQ_MODE_1001      0              6842   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_23_24_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_3_LC_23_24_0/sr
Capture Clock    : arse.arse.counter_3_LC_23_24_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6842
---------------------------------------   ---- 
End-of-path arrival time (ps)             6842
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                                  Odrv12                         0               923   +INF  FALL       1
I__338/O                                  Odrv12                       540              1463   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__349/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__356/I                                  LocalMux                       0              3364   +INF  FALL       1
I__356/O                                  LocalMux                     309              3672   +INF  FALL       1
I__359/I                                  InMux                          0              3672   +INF  FALL       1
I__359/O                                  InMux                        217              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       9
I__279/I                                  Odrv12                         0              4275   +INF  FALL       1
I__279/O                                  Odrv12                       540              4815   +INF  FALL       1
I__281/I                                  Span12Mux_h                    0              4815   +INF  FALL       1
I__281/O                                  Span12Mux_h                  540              5355   +INF  FALL       1
I__285/I                                  Sp12to4                        0              5355   +INF  FALL       1
I__285/O                                  Sp12to4                      449              5804   +INF  FALL       1
I__290/I                                  Span4Mux_v                     0              5804   +INF  FALL       1
I__290/O                                  Span4Mux_v                   372              6176   +INF  FALL       1
I__295/I                                  LocalMux                       0              6176   +INF  FALL       1
I__295/O                                  LocalMux                     309              6485   +INF  FALL       1
I__299/I                                  SRMux                          0              6485   +INF  FALL       1
I__299/O                                  SRMux                        358              6842   +INF  FALL       1
arse.arse.counter_3_LC_23_24_0/sr         LogicCell40_SEQ_MODE_1000      0              6842   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__313/I                                                        ClkMux                          0              2670  RISE       1
I__313/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_23_24_0/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.counter_2_LC_24_23_6/sr
Capture Clock    : arse.arse.counter_2_LC_24_23_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6933
---------------------------------------   ---- 
End-of-path arrival time (ps)             6933
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                                  Odrv12                         0               923   +INF  FALL       1
I__338/O                                  Odrv12                       540              1463   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__349/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__356/I                                  LocalMux                       0              3364   +INF  FALL       1
I__356/O                                  LocalMux                     309              3672   +INF  FALL       1
I__359/I                                  InMux                          0              3672   +INF  FALL       1
I__359/O                                  InMux                        217              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       9
I__279/I                                  Odrv12                         0              4275   +INF  FALL       1
I__279/O                                  Odrv12                       540              4815   +INF  FALL       1
I__282/I                                  Sp12to4                        0              4815   +INF  FALL       1
I__282/O                                  Sp12to4                      449              5264   +INF  FALL       1
I__286/I                                  Span4Mux_h                     0              5264   +INF  FALL       1
I__286/O                                  Span4Mux_h                   316              5580   +INF  FALL       1
I__291/I                                  Span4Mux_h                     0              5580   +INF  FALL       1
I__291/O                                  Span4Mux_h                   316              5895   +INF  FALL       1
I__296/I                                  Span4Mux_v                     0              5895   +INF  FALL       1
I__296/O                                  Span4Mux_v                   372              6267   +INF  FALL       1
I__300/I                                  LocalMux                       0              6267   +INF  FALL       1
I__300/O                                  LocalMux                     309              6576   +INF  FALL       1
I__303/I                                  SRMux                          0              6576   +INF  FALL       1
I__303/O                                  SRMux                        358              6933   +INF  FALL       1
arse.arse.counter_2_LC_24_23_6/sr         LogicCell40_SEQ_MODE_1000      0              6933   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__314/I                                                        ClkMux                          0              2670  RISE       1
I__314/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_24_23_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.dout_1_LC_32_24_6/sr
Capture Clock    : arse.diveight.dout_1_LC_32_24_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7565
---------------------------------------   ---- 
End-of-path arrival time (ps)             7565
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                               top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                                  Odrv12                         0               923   +INF  FALL       1
I__338/O                                  Odrv12                       540              1463   +INF  FALL       1
I__341/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__349/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__349/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__353/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__353/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__356/I                                  LocalMux                       0              3364   +INF  FALL       1
I__356/O                                  LocalMux                     309              3672   +INF  FALL       1
I__359/I                                  InMux                          0              3672   +INF  FALL       1
I__359/O                                  InMux                        217              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
masterreset_ibuf_RNIKP26_LC_3_22_5/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       9
I__279/I                                  Odrv12                         0              4275   +INF  FALL       1
I__279/O                                  Odrv12                       540              4815   +INF  FALL       1
I__282/I                                  Sp12to4                        0              4815   +INF  FALL       1
I__282/O                                  Sp12to4                      449              5264   +INF  FALL       1
I__286/I                                  Span4Mux_h                     0              5264   +INF  FALL       1
I__286/O                                  Span4Mux_h                   316              5580   +INF  FALL       1
I__291/I                                  Span4Mux_h                     0              5580   +INF  FALL       1
I__291/O                                  Span4Mux_h                   316              5895   +INF  FALL       1
I__297/I                                  Span4Mux_h                     0              5895   +INF  FALL       1
I__297/O                                  Span4Mux_h                   316              6211   +INF  FALL       1
I__301/I                                  Span4Mux_h                     0              6211   +INF  FALL       1
I__301/O                                  Span4Mux_h                   316              6527   +INF  FALL       1
I__304/I                                  Span4Mux_v                     0              6527   +INF  FALL       1
I__304/O                                  Span4Mux_v                   372              6898   +INF  FALL       1
I__305/I                                  LocalMux                       0              6898   +INF  FALL       1
I__305/O                                  LocalMux                     309              7207   +INF  FALL       1
I__306/I                                  SRMux                          0              7207   +INF  FALL       1
I__306/O                                  SRMux                        358              7565   +INF  FALL       1
arse.diveight.dout_1_LC_32_24_6/sr        LogicCell40_SEQ_MODE_1000      0              7565   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__319/I                                                        ClkMux                          0              2670  RISE       1
I__319/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_6/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.arse.clock_out_LC_24_24_7/in1
Capture Clock    : arse.arse.clock_out_LC_24_24_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4795
---------------------------------------   ---- 
End-of-path arrival time (ps)             4795
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                           top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
masterreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
masterreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__338/I                              Odrv12                         0               973   +INF  FALL       1
I__338/O                              Odrv12                       540              1513   +INF  FALL       1
I__341/I                              Span12Mux_v                    0              1513   +INF  FALL       1
I__341/O                              Span12Mux_v                  540              2053   +INF  FALL       1
I__345/I                              Span12Mux_h                    0              2053   +INF  FALL       1
I__345/O                              Span12Mux_h                  540              2593   +INF  FALL       1
I__350/I                              Span12Mux_h                    0              2593   +INF  FALL       1
I__350/O                              Span12Mux_h                  540              3133   +INF  FALL       1
I__354/I                              Sp12to4                        0              3133   +INF  FALL       1
I__354/O                              Sp12to4                      449              3582   +INF  FALL       1
I__357/I                              Span4Mux_h                     0              3582   +INF  FALL       1
I__357/O                              Span4Mux_h                   316              3897   +INF  FALL       1
I__360/I                              Span4Mux_v                     0              3897   +INF  FALL       1
I__360/O                              Span4Mux_v                   372              4269   +INF  FALL       1
I__362/I                              LocalMux                       0              4269   +INF  FALL       1
I__362/O                              LocalMux                     309              4578   +INF  FALL       1
I__365/I                              InMux                          0              4578   +INF  FALL       1
I__365/O                              InMux                        217              4795   +INF  FALL       1
arse.arse.clock_out_LC_24_24_7/in1    LogicCell40_SEQ_MODE_1000      0              4795   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__315/I                                                        ClkMux                          0              2670  RISE       1
I__315/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_24_24_7/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.counter_0_LC_31_25_5/in0
Capture Clock    : arse.diveight.counter_0_LC_31_25_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4745
---------------------------------------   ---- 
End-of-path arrival time (ps)             4745
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                             top                            0                 0   +INF  FALL       1
masterreset_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
masterreset_ibuf_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
masterreset_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
masterreset_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__338/I                                Odrv12                         0               923   +INF  FALL       1
I__338/O                                Odrv12                       540              1463   +INF  FALL       1
I__341/I                                Span12Mux_v                    0              1463   +INF  FALL       1
I__341/O                                Span12Mux_v                  540              2003   +INF  FALL       1
I__345/I                                Span12Mux_h                    0              2003   +INF  FALL       1
I__345/O                                Span12Mux_h                  540              2543   +INF  FALL       1
I__350/I                                Span12Mux_h                    0              2543   +INF  FALL       1
I__350/O                                Span12Mux_h                  540              3083   +INF  FALL       1
I__355/I                                Sp12to4                        0              3083   +INF  FALL       1
I__355/O                                Sp12to4                      449              3532   +INF  FALL       1
I__358/I                                Span4Mux_h                     0              3532   +INF  FALL       1
I__358/O                                Span4Mux_h                   316              3847   +INF  FALL       1
I__361/I                                Span4Mux_v                     0              3847   +INF  FALL       1
I__361/O                                Span4Mux_v                   372              4219   +INF  FALL       1
I__364/I                                LocalMux                       0              4219   +INF  FALL       1
I__364/O                                LocalMux                     309              4528   +INF  FALL       1
I__368/I                                InMux                          0              4528   +INF  FALL       1
I__368/O                                InMux                        217              4745   +INF  FALL       1
arse.diveight.counter_0_LC_31_25_5/in0  LogicCell40_SEQ_MODE_1000      0              4745   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_25_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.counter_1_LC_31_25_7/in0
Capture Clock    : arse.diveight.counter_1_LC_31_25_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4795
---------------------------------------   ---- 
End-of-path arrival time (ps)             4795
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                             top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT             IO_PAD                       510               510   +INF  RISE       1
masterreset_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
masterreset_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__338/I                                Odrv12                         0               973   +INF  FALL       1
I__338/O                                Odrv12                       540              1513   +INF  FALL       1
I__341/I                                Span12Mux_v                    0              1513   +INF  FALL       1
I__341/O                                Span12Mux_v                  540              2053   +INF  FALL       1
I__345/I                                Span12Mux_h                    0              2053   +INF  FALL       1
I__345/O                                Span12Mux_h                  540              2593   +INF  FALL       1
I__350/I                                Span12Mux_h                    0              2593   +INF  FALL       1
I__350/O                                Span12Mux_h                  540              3133   +INF  FALL       1
I__355/I                                Sp12to4                        0              3133   +INF  FALL       1
I__355/O                                Sp12to4                      449              3582   +INF  FALL       1
I__358/I                                Span4Mux_h                     0              3582   +INF  FALL       1
I__358/O                                Span4Mux_h                   316              3897   +INF  FALL       1
I__361/I                                Span4Mux_v                     0              3897   +INF  FALL       1
I__361/O                                Span4Mux_v                   372              4269   +INF  FALL       1
I__364/I                                LocalMux                       0              4269   +INF  FALL       1
I__364/O                                LocalMux                     309              4578   +INF  FALL       1
I__369/I                                InMux                          0              4578   +INF  FALL       1
I__369/O                                InMux                        217              4795   +INF  FALL       1
arse.diveight.counter_1_LC_31_25_7/in0  LogicCell40_SEQ_MODE_1000      0              4795   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_25_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : masterreset
Path End         : arse.diveight.counter_2_LC_31_25_0/in1
Capture Clock    : arse.diveight.counter_2_LC_31_25_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4795
---------------------------------------   ---- 
End-of-path arrival time (ps)             4795
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
masterreset                             top                            0                 0   +INF  RISE       1
masterreset_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
masterreset_ibuf_iopad/DOUT             IO_PAD                       510               510   +INF  RISE       1
masterreset_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
masterreset_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__338/I                                Odrv12                         0               973   +INF  FALL       1
I__338/O                                Odrv12                       540              1513   +INF  FALL       1
I__341/I                                Span12Mux_v                    0              1513   +INF  FALL       1
I__341/O                                Span12Mux_v                  540              2053   +INF  FALL       1
I__345/I                                Span12Mux_h                    0              2053   +INF  FALL       1
I__345/O                                Span12Mux_h                  540              2593   +INF  FALL       1
I__350/I                                Span12Mux_h                    0              2593   +INF  FALL       1
I__350/O                                Span12Mux_h                  540              3133   +INF  FALL       1
I__355/I                                Sp12to4                        0              3133   +INF  FALL       1
I__355/O                                Sp12to4                      449              3582   +INF  FALL       1
I__358/I                                Span4Mux_h                     0              3582   +INF  FALL       1
I__358/O                                Span4Mux_h                   316              3897   +INF  FALL       1
I__361/I                                Span4Mux_v                     0              3897   +INF  FALL       1
I__361/O                                Span4Mux_v                   372              4269   +INF  FALL       1
I__364/I                                LocalMux                       0              4269   +INF  FALL       1
I__364/O                                LocalMux                     309              4578   +INF  FALL       1
I__370/I                                InMux                          0              4578   +INF  FALL       1
I__370/O                                InMux                        217              4795   +INF  FALL       1
arse.diveight.counter_2_LC_31_25_0/in1  LogicCell40_SEQ_MODE_1000      0              4795   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__318/I                                                        ClkMux                          0              2670  RISE       1
I__318/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_25_0/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.io_0_preio/PADOUT(~outddrreg)
Path End         : cpuclk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__307/I                                                        GlobalMux                       0              2516  RISE       1
I__307/O                                                        GlobalMux                     154              2670  RISE       1
I__320/I                                                        ClkMux                          0              2670  RISE       1
I__320/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1

Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              3091   +INF  RISE       1
arse.diveight.io_0_iopad/DIN                 IO_PAD                      0              3091   +INF  RISE       1
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2514              5605   +INF  RISE       1
cpuclk                                       top                         0              5605   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

