// Seed: 2650022561
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output tri id_3;
  output tri id_2;
  output uwire id_1;
  wire id_8;
  logic [-1 : {  -1  {  1  }  }] id_9;
  uwire id_10 = 1'b0;
  assign id_2 = id_7;
  wire id_11;
  assign id_1 = -1 ? -1'b0 : -1;
  logic id_12;
  assign id_3 = 1;
  assign module_1.id_1 = 0;
  assign id_2 = id_10 ? 1 : 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
