//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on NVVM 7.0.1
//

.version 8.4
.target sm_86, texmode_independent
.address_size 64

	// .globl	BloomHorizontalKernel

.entry BloomHorizontalKernel(
	.param .u64 .ptr .global .align 16 BloomHorizontalKernel_param_0,
	.param .u64 .ptr .global .align 4 BloomHorizontalKernel_param_1,
	.param .u64 .ptr .global .align 4 BloomHorizontalKernel_param_2,
	.param .f32 BloomHorizontalKernel_param_3,
	.param .f32 BloomHorizontalKernel_param_4,
	.param .u32 BloomHorizontalKernel_param_5,
	.param .f32 BloomHorizontalKernel_param_6,
	.param .u32 BloomHorizontalKernel_param_7,
	.param .f32 BloomHorizontalKernel_param_8
)
{
	.reg .pred 	%p<43>;
	.reg .f32 	%f<297>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd4, [BloomHorizontalKernel_param_0];
	ld.param.u64 	%rd5, [BloomHorizontalKernel_param_1];
	ld.param.u64 	%rd6, [BloomHorizontalKernel_param_2];
	ld.param.f32 	%f51, [BloomHorizontalKernel_param_3];
	ld.param.f32 	%f52, [BloomHorizontalKernel_param_4];
	ld.param.u32 	%r14, [BloomHorizontalKernel_param_5];
	ld.param.f32 	%f53, [BloomHorizontalKernel_param_6];
	ld.param.u32 	%r15, [BloomHorizontalKernel_param_7];
	mov.b32 	%r16, %envreg3;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %ntid.x;
	mov.u32 	%r19, %tid.x;
	add.s32 	%r20, %r19, %r16;
	mad.lo.s32 	%r1, %r18, %r17, %r20;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r23, %tid.y;
	mov.b32 	%r24, %envreg4;
	add.s32 	%r25, %r23, %r24;
	mad.lo.s32 	%r2, %r22, %r21, %r25;
	setp.gt.s32 	%p1, %r1, 1023;
	setp.gt.s32 	%p2, %r2, 1023;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_22;

	and.b32  	%r3, %r14, 31;
	shr.s32 	%r27, %r2, %r3;
	shl.b32 	%r4, %r27, 10;
	add.s32 	%r61, %r1, -9;
	mov.u32 	%r62, -9;
	add.s32 	%r60, %r1, -10;
	mov.f32 	%f281, 0f00000000;
	mov.f32 	%f282, %f281;
	mov.f32 	%f283, %f281;
	mov.f32 	%f284, %f281;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	add.s32 	%r62, %r62, 2;
	add.s32 	%r61, %r61, 2;
	add.s32 	%r60, %r60, 2;

$L__BB0_2:
	add.s32 	%r10, %r62, -1;
	setp.gt.u32 	%p4, %r60, 1023;
	@%p4 bra 	$L__BB0_4;

	mul.lo.s32 	%r28, %r10, %r10;
	cvt.rn.f32.s32 	%f59, %r28;
	mul.ftz.f32 	%f60, %f59, 0fBD3851EC;
	mul.ftz.f32 	%f61, %f60, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f62, %f61;
	div.approx.ftz.f32 	%f63, %f59, 0f42C80000;
	cvt.sat.f32.f32 	%f64, %f63;
	mov.f32 	%f65, 0f3F800000;
	mul.rn.f32 	%f66, %f64, %f64;
	mov.f32 	%f67, 0f40000000;
	mul.rn.f32 	%f68, %f67, %f64;
	mov.f32 	%f69, 0f40400000;
	sub.ftz.f32 	%f70, %f69, %f68;
	mul.rn.f32 	%f71, %f66, %f70;
	sub.ftz.f32 	%f72, %f65, %f71;
	mul.ftz.f32 	%f73, %f72, %f62;
	lg2.approx.f32 	%f74, %f73;
	mul.rn.f32 	%f75, %f74, %f52;
	shr.u32 	%r29, %r60, %r3;
	add.s32 	%r30, %r29, %r4;
	mul.wide.s32 	%rd7, %r30, 16;
	add.s64 	%rd8, %rd4, %rd7;
	ld.global.nc.v4.f32 	{%f76, %f77, %f78, %f79}, [%rd8];
	abs.ftz.f32 	%f81, %f76;
	abs.ftz.f32 	%f83, %f77;
	abs.ftz.f32 	%f85, %f78;
	abs.ftz.f32 	%f87, %f79;
	setp.geu.ftz.f32 	%p5, %f85, 0f7F800000;
	setp.geu.ftz.f32 	%p6, %f87, 0f7F800000;
	setp.geu.ftz.f32 	%p7, %f83, 0f7F800000;
	setp.geu.ftz.f32 	%p8, %f81, 0f7F800000;
	or.pred  	%p9, %p8, %p7;
	selp.b32 	%r31, -1, 0, %p9;
	or.pred  	%p10, %p6, %p5;
	selp.b32 	%r32, -1, %r31, %p10;
	setp.gt.s32 	%p11, %r32, -1;
	selp.f32 	%f88, %f76, 0f00000000, %p11;
	selp.f32 	%f89, %f77, 0f00000000, %p11;
	selp.f32 	%f90, %f78, 0f00000000, %p11;
	selp.f32 	%f91, %f79, 0f00000000, %p11;
	ex2.approx.f32 	%f92, %f75;
	fma.rn.ftz.f32 	%f284, %f91, %f92, %f284;
	fma.rn.ftz.f32 	%f283, %f90, %f92, %f283;
	fma.rn.ftz.f32 	%f282, %f89, %f92, %f282;
	fma.rn.ftz.f32 	%f281, %f88, %f92, %f281;

$L__BB0_4:
	setp.eq.s32 	%p12, %r10, 10;
	@%p12 bra 	$L__BB0_8;

	setp.gt.u32 	%p13, %r61, 1023;
	@%p13 bra 	$L__BB0_7;

	mul.lo.s32 	%r33, %r62, %r62;
	cvt.rn.f32.s32 	%f93, %r33;
	mul.ftz.f32 	%f94, %f93, 0fBD3851EC;
	mul.ftz.f32 	%f95, %f94, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f96, %f95;
	div.approx.ftz.f32 	%f97, %f93, 0f42C80000;
	cvt.sat.f32.f32 	%f98, %f97;
	mov.f32 	%f99, 0f3F800000;
	mul.rn.f32 	%f100, %f98, %f98;
	mov.f32 	%f101, 0f40000000;
	mul.rn.f32 	%f102, %f101, %f98;
	mov.f32 	%f103, 0f40400000;
	sub.ftz.f32 	%f104, %f103, %f102;
	mul.rn.f32 	%f105, %f100, %f104;
	sub.ftz.f32 	%f106, %f99, %f105;
	mul.ftz.f32 	%f107, %f106, %f96;
	lg2.approx.f32 	%f108, %f107;
	mul.rn.f32 	%f109, %f108, %f52;
	shr.u32 	%r34, %r61, %r3;
	add.s32 	%r35, %r34, %r4;
	mul.wide.s32 	%rd9, %r35, 16;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.v4.f32 	{%f110, %f111, %f112, %f113}, [%rd10];
	abs.ftz.f32 	%f115, %f110;
	abs.ftz.f32 	%f117, %f111;
	abs.ftz.f32 	%f119, %f112;
	abs.ftz.f32 	%f121, %f113;
	setp.geu.ftz.f32 	%p14, %f119, 0f7F800000;
	setp.geu.ftz.f32 	%p15, %f121, 0f7F800000;
	setp.geu.ftz.f32 	%p16, %f117, 0f7F800000;
	setp.geu.ftz.f32 	%p17, %f115, 0f7F800000;
	or.pred  	%p18, %p17, %p16;
	selp.b32 	%r36, -1, 0, %p18;
	or.pred  	%p19, %p15, %p14;
	selp.b32 	%r37, -1, %r36, %p19;
	setp.gt.s32 	%p20, %r37, -1;
	selp.f32 	%f122, %f110, 0f00000000, %p20;
	selp.f32 	%f123, %f111, 0f00000000, %p20;
	selp.f32 	%f124, %f112, 0f00000000, %p20;
	selp.f32 	%f125, %f113, 0f00000000, %p20;
	ex2.approx.f32 	%f126, %f109;
	fma.rn.ftz.f32 	%f284, %f125, %f126, %f284;
	fma.rn.ftz.f32 	%f283, %f124, %f126, %f283;
	fma.rn.ftz.f32 	%f282, %f123, %f126, %f282;
	fma.rn.ftz.f32 	%f281, %f122, %f126, %f281;
	bra.uni 	$L__BB0_7;

$L__BB0_8:
	mul.ftz.f32 	%f127, %f51, 0f3DF51C32;
	shl.b32 	%r38, %r2, 10;
	add.s32 	%r39, %r38, %r1;
	mul.lo.s32 	%r40, %r39, 3;
	cvt.u64.u32 	%rd1, %r40;
	mul.wide.u32 	%rd11, %r40, 4;
	add.s64 	%rd12, %rd5, %rd11;
	add.s32 	%r41, %r40, 1;
	cvt.u64.u32 	%rd2, %r41;
	mul.wide.u32 	%rd13, %r41, 4;
	add.s64 	%rd14, %rd5, %rd13;
	add.s32 	%r42, %r40, 2;
	cvt.u64.u32 	%rd3, %r42;
	mul.wide.u32 	%rd15, %r42, 4;
	add.s64 	%rd16, %rd5, %rd15;
	ld.global.nc.f32 	%f128, [%rd16];
	ld.global.nc.f32 	%f129, [%rd14];
	ld.global.nc.f32 	%f130, [%rd12];
	abs.ftz.f32 	%f131, %f130;
	abs.ftz.f32 	%f132, %f129;
	abs.ftz.f32 	%f133, %f128;
	setp.geu.ftz.f32 	%p21, %f131, 0f7F800000;
	setp.geu.ftz.f32 	%p22, %f133, 0f7F800000;
	setp.geu.ftz.f32 	%p23, %f132, 0f7F800000;
	selp.b32 	%r43, -1, 0, %p23;
	or.pred  	%p24, %p22, %p21;
	selp.b32 	%r44, -1, %r43, %p24;
	setp.gt.s32 	%p25, %r44, -1;
	selp.f32 	%f134, %f130, 0f00000000, %p25;
	selp.f32 	%f135, %f129, 0f00000000, %p25;
	selp.f32 	%f136, %f128, 0f00000000, %p25;
	fma.rn.ftz.f32 	%f296, %f127, %f283, %f136;
	fma.rn.ftz.f32 	%f295, %f127, %f282, %f135;
	fma.rn.ftz.f32 	%f294, %f127, %f281, %f134;
	setp.eq.s32 	%p26, %r15, 0;
	@%p26 bra 	$L__BB0_19;

	mov.f32 	%f140, 0f40000000;
	abs.ftz.f32 	%f25, %f140;
	mov.b32 	%r45, %f25;
	and.b32  	%r46, %r45, 8388607;
	or.b32  	%r47, %r46, 1065353216;
	mov.b32 	%f141, %r47;
	shr.u32 	%r48, %r45, 23;
	cvt.rn.f32.u32 	%f142, %r48;
	add.ftz.f32 	%f143, %f142, 0fC2FE0000;
	setp.gt.ftz.f32 	%p27, %f141, 0f3FB504F3;
	mul.ftz.f32 	%f144, %f141, 0f3F000000;
	add.ftz.f32 	%f145, %f143, 0f3F800000;
	selp.f32 	%f146, %f145, %f143, %p27;
	selp.f32 	%f147, %f144, %f141, %p27;
	add.ftz.f32 	%f148, %f147, 0fBF800000;
	add.ftz.f32 	%f138, %f147, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f137,%f138;
	// end inline asm
	add.ftz.f32 	%f149, %f148, %f148;
	mul.ftz.f32 	%f150, %f137, %f149;
	mul.ftz.f32 	%f151, %f150, %f150;
	mov.f32 	%f152, 0f3C4CAF63;
	mov.f32 	%f153, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f154, %f153, %f151, %f152;
	mov.f32 	%f155, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f156, %f154, %f151, %f155;
	mul.rn.ftz.f32 	%f157, %f156, %f151;
	mul.rn.ftz.f32 	%f158, %f157, %f150;
	sub.ftz.f32 	%f159, %f148, %f150;
	add.ftz.f32 	%f160, %f159, %f159;
	neg.ftz.f32 	%f161, %f150;
	fma.rn.ftz.f32 	%f162, %f161, %f148, %f160;
	mul.rn.ftz.f32 	%f163, %f137, %f162;
	add.ftz.f32 	%f164, %f158, %f150;
	sub.ftz.f32 	%f165, %f150, %f164;
	add.ftz.f32 	%f166, %f158, %f165;
	add.ftz.f32 	%f167, %f163, %f166;
	add.ftz.f32 	%f168, %f164, %f167;
	sub.ftz.f32 	%f169, %f164, %f168;
	add.ftz.f32 	%f170, %f167, %f169;
	mov.f32 	%f171, 0f3F317200;
	mul.rn.ftz.f32 	%f172, %f146, %f171;
	mov.f32 	%f173, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f174, %f146, %f173;
	add.ftz.f32 	%f175, %f172, %f168;
	sub.ftz.f32 	%f176, %f172, %f175;
	add.ftz.f32 	%f177, %f168, %f176;
	add.ftz.f32 	%f178, %f170, %f177;
	add.ftz.f32 	%f179, %f174, %f178;
	add.ftz.f32 	%f180, %f175, %f179;
	sub.ftz.f32 	%f181, %f175, %f180;
	add.ftz.f32 	%f182, %f179, %f181;
	abs.ftz.f32 	%f26, %f53;
	setp.gt.ftz.f32 	%p28, %f26, 0f77F684DF;
	mul.ftz.f32 	%f183, %f53, 0f39000000;
	selp.f32 	%f184, %f183, %f53, %p28;
	mul.rn.ftz.f32 	%f185, %f184, %f180;
	neg.ftz.f32 	%f186, %f185;
	fma.rn.ftz.f32 	%f187, %f184, %f180, %f186;
	fma.rn.ftz.f32 	%f188, %f184, %f182, %f187;
	mov.f32 	%f189, 0f00000000;
	fma.rn.ftz.f32 	%f190, %f189, %f180, %f188;
	add.rn.ftz.f32 	%f191, %f185, %f190;
	neg.ftz.f32 	%f192, %f191;
	add.rn.ftz.f32 	%f193, %f185, %f192;
	add.rn.ftz.f32 	%f194, %f193, %f190;
	mov.b32 	%r49, %f191;
	setp.eq.s32 	%p29, %r49, 1118925336;
	add.s32 	%r50, %r49, -1;
	mov.b32 	%f195, %r50;
	add.ftz.f32 	%f196, %f194, 0f37000000;
	selp.f32 	%f27, %f196, %f194, %p29;
	selp.f32 	%f197, %f195, %f191, %p29;
	mov.f32 	%f198, 0f3FB8AA3B;
	mul.rn.ftz.f32 	%f199, %f197, %f198;
	cvt.rzi.f32.f32 	%f200, %f199;
	abs.ftz.f32 	%f201, %f200;
	setp.gt.ftz.f32 	%p30, %f201, 0f42FC0000;
	mov.b32 	%r51, %f200;
	and.b32  	%r52, %r51, -2147483648;
	or.b32  	%r53, %r52, 1123811328;
	mov.b32 	%f202, %r53;
	selp.f32 	%f203, %f202, %f200, %p30;
	mov.f32 	%f204, 0fBF317218;
	fma.rn.ftz.f32 	%f205, %f203, %f204, %f197;
	mov.f32 	%f206, 0f3102E308;
	fma.rn.ftz.f32 	%f207, %f203, %f206, %f205;
	mul.ftz.f32 	%f208, %f207, 0f3FB8AA3B;
	add.ftz.f32 	%f209, %f203, 0f4B40007F;
	mov.b32 	%r54, %f209;
	shl.b32 	%r55, %r54, 23;
	mov.b32 	%f210, %r55;
	ex2.approx.ftz.f32 	%f211, %f208;
	mul.ftz.f32 	%f28, %f211, %f210;
	setp.eq.ftz.f32 	%p31, %f28, 0f7F800000;
	mov.f32 	%f290, 0f7F800000;
	@%p31 bra 	$L__BB0_11;

	fma.rn.ftz.f32 	%f290, %f28, %f27, %f28;

$L__BB0_11:
	add.ftz.f32 	%f212, %f25, %f26;
	mov.b32 	%r56, %f212;
	setp.lt.s32 	%p32, %r56, 2139095040;
	@%p32 bra 	$L__BB0_18;

	setp.gtu.ftz.f32 	%p33, %f25, 0f7F800000;
	setp.gtu.ftz.f32 	%p34, %f26, 0f7F800000;
	or.pred  	%p35, %p33, %p34;
	@%p35 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_13;

$L__BB0_17:
	add.ftz.f32 	%f290, %f53, 0f40000000;
	bra.uni 	$L__BB0_18;

$L__BB0_13:
	setp.eq.ftz.f32 	%p36, %f26, 0f7F800000;
	@%p36 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_14;

$L__BB0_16:
	setp.gt.ftz.f32 	%p39, %f25, 0f3F800000;
	selp.b32 	%r57, 2139095040, 0, %p39;
	xor.b32  	%r58, %r57, 2139095040;
	setp.lt.ftz.f32 	%p40, %f53, 0f00000000;
	selp.b32 	%r59, %r58, %r57, %p40;
	mov.b32 	%f290, %r59;
	bra.uni 	$L__BB0_18;

$L__BB0_14:
	setp.neu.ftz.f32 	%p37, %f25, 0f7F800000;
	@%p37 bra 	$L__BB0_18;

	setp.ge.ftz.f32 	%p38, %f53, 0f00000000;
	selp.f32 	%f290, 0f7F800000, 0f00000000, %p38;

$L__BB0_18:
	setp.eq.ftz.f32 	%p41, %f53, 0f00000000;
	selp.f32 	%f213, 0f3F800000, %f290, %p41;
	mul.ftz.f32 	%f214, %f213, %f296;
	mul.ftz.f32 	%f215, %f213, %f294;
	mul.ftz.f32 	%f216, %f213, %f295;
	mul.ftz.f32 	%f217, %f216, 0f3EB58B82;
	fma.rn.ftz.f32 	%f218, %f215, 0f3F18E172, %f217;
	mul.ftz.f32 	%f219, %f216, 0f3F6888F8;
	fma.rn.ftz.f32 	%f220, %f215, 0f3D9BA5E3, %f219;
	mul.ftz.f32 	%f221, %f216, 0f3E090ABB;
	fma.rn.ftz.f32 	%f222, %f215, 0f3CE8A71E, %f221;
	fma.rn.ftz.f32 	%f223, %f214, 0f3F567818, %f222;
	fma.rn.ftz.f32 	%f224, %f214, 0f3D458CD2, %f218;
	fma.rn.ftz.f32 	%f225, %f214, 0f3C804966, %f220;
	fma.rn.ftz.f32 	%f226, %f215, 0f3CE8A71E, 0f3CC9590F;
	fma.rn.ftz.f32 	%f227, %f214, 0f3F567818, %f226;
	fma.rn.ftz.f32 	%f228, %f216, 0f3E090ABB, %f227;
	fma.rn.ftz.f32 	%f229, %f215, 0f3F18E172, 0f3CC9590F;
	fma.rn.ftz.f32 	%f230, %f214, 0f3D458CD2, %f229;
	fma.rn.ftz.f32 	%f231, %f216, 0f3EB58B82, %f230;
	fma.rn.ftz.f32 	%f232, %f215, 0f3D9BA5E3, 0f3CC9590F;
	fma.rn.ftz.f32 	%f233, %f214, 0f3C804966, %f232;
	fma.rn.ftz.f32 	%f234, %f216, 0f3F6888F8, %f233;
	mov.f32 	%f235, 0fB8BDDEAF;
	fma.rn.f32 	%f236, %f225, %f234, %f235;
	fma.rn.f32 	%f237, %f224, %f231, %f235;
	fma.rn.f32 	%f238, %f223, %f228, %f235;
	mov.f32 	%f239, 0f3EDDABC1;
	mov.f32 	%f240, 0f3F7BD5AA;
	fma.rn.f32 	%f241, %f240, %f224, %f239;
	fma.rn.f32 	%f242, %f240, %f225, %f239;
	fma.rn.f32 	%f243, %f240, %f223, %f239;
	mov.f32 	%f244, 0f3E73CB81;
	fma.rn.f32 	%f245, %f225, %f242, %f244;
	fma.rn.f32 	%f246, %f224, %f241, %f244;
	fma.rn.f32 	%f247, %f223, %f243, %f244;
	div.approx.ftz.f32 	%f248, %f238, %f247;
	div.approx.ftz.f32 	%f249, %f237, %f246;
	div.approx.ftz.f32 	%f250, %f236, %f245;
	mul.ftz.f32 	%f251, %f250, 0fBF07F4DC;
	fma.rn.ftz.f32 	%f252, %f249, 0f3FCD6873, %f251;
	fma.rn.ftz.f32 	%f253, %f248, 0fBD96E04C, %f252;
	mul.ftz.f32 	%f254, %f250, 0f3F8DD734;
	fma.rn.ftz.f32 	%f255, %f249, 0fBDD10F52, %f254;
	fma.rn.ftz.f32 	%f256, %f248, 0fBBC63F14, %f255;
	mul.ftz.f32 	%f257, %f250, 0fBD950332;
	fma.rn.ftz.f32 	%f258, %f249, 0fBB564D7F, %f257;
	fma.rn.ftz.f32 	%f259, %f248, 0f3F89BB06, %f258;
	cvt.sat.f32.f32 	%f296, %f259;
	cvt.sat.f32.f32 	%f295, %f256;
	cvt.sat.f32.f32 	%f294, %f253;

$L__BB0_19:
	ld.param.f32 	%f275, [BloomHorizontalKernel_param_8];
	setp.eq.ftz.f32 	%p42, %f275, 0f3F800000;
	@%p42 bra 	$L__BB0_21;

	ld.param.f32 	%f276, [BloomHorizontalKernel_param_8];
	rcp.approx.ftz.f32 	%f260, %f276;
	mov.f32 	%f261, 0f00000000;
	max.f32 	%f262, %f294, %f261;
	mov.f32 	%f263, 0f461C4000;
	min.f32 	%f264, %f262, %f263;
	max.f32 	%f265, %f295, %f261;
	min.f32 	%f266, %f265, %f263;
	max.f32 	%f267, %f296, %f261;
	min.f32 	%f268, %f267, %f263;
	lg2.approx.f32 	%f269, %f264;
	mul.rn.f32 	%f270, %f269, %f260;
	lg2.approx.f32 	%f271, %f266;
	mul.rn.f32 	%f272, %f271, %f260;
	lg2.approx.f32 	%f273, %f268;
	mul.rn.f32 	%f274, %f273, %f260;
	ex2.approx.f32 	%f294, %f270;
	ex2.approx.f32 	%f295, %f272;
	ex2.approx.f32 	%f296, %f274;

$L__BB0_21:
	shl.b64 	%rd17, %rd1, 2;
	add.s64 	%rd18, %rd6, %rd17;
	st.global.f32 	[%rd18], %f294;
	shl.b64 	%rd19, %rd2, 2;
	add.s64 	%rd20, %rd6, %rd19;
	st.global.f32 	[%rd20], %f295;
	shl.b64 	%rd21, %rd3, 2;
	add.s64 	%rd22, %rd6, %rd21;
	st.global.f32 	[%rd22], %f296;

$L__BB0_22:
	ret;

}

  