// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

#include "qca956x.dtsi"

/ {
	compatible = "tplink,deco-m4r-v1", "qca,qca9563";
	model = "TP-Link Deco M4R v1";

	aliases {
		led-boot = &led_power;
		led-failsafe = &led_power;
		led-running = &led_power;
		led-upgrade = &led_power;
	};

	leds {
		compatible = "gpio-leds";

		wlan2g {
			label = "red:wlan2g";
			gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "phy1tpt";
		};

		led_power: power {
			function = LED_FUNCTION_POWER;
			color = <LED_COLOR_ID_GREEN>;
			gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		wlan5g {
			label = "blue:wlan5g";
			gpios = <&gpio 9 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "phy0tpt";
		};
	};


	keys {
		compatible = "gpio-keys";

		reset {
			label = "Reset button";
			linux,code = <KEY_RESTART>;
			gpios = <&gpio 2 GPIO_ACTIVE_LOW>;
			debounce-interval = <60>;
		};
	};
};

&pcie {
	status = "okay";

	wifi@0,0 {
		compatible = "qcom,ath10k";
		reg = <0x0000 0 0 0 0>;
		nvmem-cells = <&precal_art_5000>, <&macaddr_config_8 (-1)>;
		nvmem-cell-names = "pre-calibration", "mac-address";
	};
};

&mdio0 {
	status = "okay";

	phy0: ethernet-phy@0 {
		reg = <0>;
		phy-mode = "sgmii";
		qca,mib-poll-interval = <500>;

		qca,ar8327-initvals = <
			0x04 0x00080080 /* PORT0 PAD MODE CTRL */
			0x7c 0x0000007e /* PORT0_STATUS */
			>;
	};
};

&spi {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <25000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x000000 0x080000>;
				read-only;
			};

			partition@80000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x080000 0xe00000>;
			};

			partition@e80000 {
				label = "product-info";
				reg = <0xe80000 0x05000>;
				read-only;
			};

			partition@e85000 {
				label = "config";
				reg = <0xe85000 0x16b000>;
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					macaddr_config_8: macaddr@8 {
						compatible = "mac-base";
						reg = <0x8 0x6>;
						#nvmem-cell-cells = <1>;
					};
				};
			};

			partition@ff0000 {
				label = "art";
				reg = <0xff0000 0x010000>;
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					cal_art_1000: calibration@1000 {
						reg = <0x1000 0x440>;
					};

					precal_art_5000: pre-calibration@5000 {
						reg = <0x5000 0x2f20>;
					};
				};
			};
		};
	};
};

&eth0 {
	status = "okay";

	phy-mode = "sgmii";
	phy-handle = <&phy0>;

	nvmem-cells = <&macaddr_config_8 0>;
	nvmem-cell-names = "mac-address";
};

&wmac {
	status = "okay";

	nvmem-cells = <&macaddr_config_8 0>, <&cal_art_1000>;
	nvmem-cell-names = "mac-address", "calibration";
};
