

================================================================
== Vitis HLS Report for 'mmul'
================================================================
* Date:           Fri Feb 17 16:44:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        mmul
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.787 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.324 us|  0.324 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col_prod  |       79|       79|         9|          1|          1|    72|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|     164|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      30|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|     323|      96|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    1|     323|     407|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_32_16_1_1_U1  |mux_32_16_1_1  |        0|   0|  0|  13|    0|
    |mux_43_16_1_1_U2  |mux_43_16_1_1  |        0|   0|  0|  17|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  30|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U3  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_274_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln10_fu_344_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln12_fu_383_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln16_fu_433_p2       |         +|   0|  0|   7|           5|           5|
    |add_ln8_1_fu_256_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln8_fu_307_p2        |         +|   0|  0|  10|           2|           1|
    |sub_ln16_fu_417_p2       |         -|   0|  0|   7|           5|           5|
    |and_ln8_fu_338_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_240         |       and|   0|  0|   2|           1|           1|
    |ap_condition_242         |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_265_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln12_fu_332_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln14_fu_371_p2      |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln16_fu_377_p2      |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln8_fu_250_p2       |      icmp|   0|  0|  10|           7|           7|
    |or_ln10_fu_350_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_491_p2            |    select|   0|  0|  16|           1|           1|
    |select_ln10_1_fu_363_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln10_2_fu_280_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln10_fu_355_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln8_1_fu_320_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln8_fu_313_p3     |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln8_fu_327_p2        |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 164|          65|          51|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |acc_V_1_fu_90                           |   9|          2|   16|         32|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_V_1_load           |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                 |   9|          2|    3|          6|
    |i_fu_106                                |   9|          2|    2|          4|
    |indvar_flatten36_fu_110                 |   9|          2|    7|         14|
    |indvar_flatten_fu_102                   |   9|          2|    6|         12|
    |j_fu_98                                 |   9|          2|    3|          6|
    |k_fu_94                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   77|        154|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |acc_V_1_fu_90                       |  16|   0|   16|          0|
    |acc_V_reg_646                       |  16|   0|   16|          0|
    |add_ln12_reg_581                    |   3|   0|    3|          0|
    |add_ln16_reg_586                    |   5|   0|    5|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |c_addr_reg_641                      |   5|   0|    5|          0|
    |i_fu_106                            |   2|   0|    2|          0|
    |icmp_ln10_reg_545                   |   1|   0|    1|          0|
    |icmp_ln14_reg_572                   |   1|   0|    1|          0|
    |icmp_ln16_reg_577                   |   1|   0|    1|          0|
    |indvar_flatten36_fu_110             |   7|   0|    7|          0|
    |indvar_flatten_fu_102               |   6|   0|    6|          0|
    |j_fu_98                             |   3|   0|    3|          0|
    |k_fu_94                             |   3|   0|    3|          0|
    |select_ln10_1_reg_566               |   3|   0|    3|          0|
    |select_ln10_reg_560                 |   3|   0|    3|          0|
    |select_ln10_reg_560_pp0_iter2_reg   |   3|   0|    3|          0|
    |select_ln8_1_reg_553                |   2|   0|    2|          0|
    |select_ln8_1_reg_553_pp0_iter2_reg  |   2|   0|    2|          0|
    |tmp_1_reg_631                       |  16|   0|   16|          0|
    |tmp_reg_626                         |  16|   0|   16|          0|
    |add_ln16_reg_586                    |  64|  32|    5|          0|
    |icmp_ln14_reg_572                   |  64|  32|    1|          0|
    |icmp_ln16_reg_577                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 323|  96|  138|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|a_0_address0  |  out|    2|   ap_memory|           a_0|         array|
|a_0_ce0       |  out|    1|   ap_memory|           a_0|         array|
|a_0_q0        |   in|   16|   ap_memory|           a_0|         array|
|a_1_address0  |  out|    2|   ap_memory|           a_1|         array|
|a_1_ce0       |  out|    1|   ap_memory|           a_1|         array|
|a_1_q0        |   in|   16|   ap_memory|           a_1|         array|
|a_2_address0  |  out|    2|   ap_memory|           a_2|         array|
|a_2_ce0       |  out|    1|   ap_memory|           a_2|         array|
|a_2_q0        |   in|   16|   ap_memory|           a_2|         array|
|a_3_address0  |  out|    2|   ap_memory|           a_3|         array|
|a_3_ce0       |  out|    1|   ap_memory|           a_3|         array|
|a_3_we0       |  out|    1|   ap_memory|           a_3|         array|
|a_3_d0        |  out|   16|   ap_memory|           a_3|         array|
|a_3_q0        |   in|   16|   ap_memory|           a_3|         array|
|a_3_address1  |  out|    2|   ap_memory|           a_3|         array|
|a_3_ce1       |  out|    1|   ap_memory|           a_3|         array|
|a_3_we1       |  out|    1|   ap_memory|           a_3|         array|
|a_3_d1        |  out|   16|   ap_memory|           a_3|         array|
|a_3_q1        |   in|   16|   ap_memory|           a_3|         array|
|b_0_address0  |  out|    3|   ap_memory|           b_0|         array|
|b_0_ce0       |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0        |   in|   16|   ap_memory|           b_0|         array|
|b_1_address0  |  out|    3|   ap_memory|           b_1|         array|
|b_1_ce0       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0        |   in|   16|   ap_memory|           b_1|         array|
|b_2_address0  |  out|    3|   ap_memory|           b_2|         array|
|b_2_ce0       |  out|    1|   ap_memory|           b_2|         array|
|b_2_q0        |   in|   16|   ap_memory|           b_2|         array|
|b_3_address0  |  out|    3|   ap_memory|           b_3|         array|
|b_3_ce0       |  out|    1|   ap_memory|           b_3|         array|
|b_3_q0        |   in|   16|   ap_memory|           b_3|         array|
|c_address0    |  out|    5|   ap_memory|             c|         array|
|c_ce0         |  out|    1|   ap_memory|             c|         array|
|c_we0         |  out|    1|   ap_memory|             c|         array|
|c_d0          |  out|   16|   ap_memory|             c|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [mmul.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_3"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_2"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_3"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.83ns)   --->   "%store_ln8 = store i7 0, i7 %indvar_flatten36" [mmul.cpp:8]   --->   Operation 37 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 38 [1/1] (0.83ns)   --->   "%store_ln8 = store i2 0, i2 %i" [mmul.cpp:8]   --->   Operation 38 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 39 [1/1] (0.83ns)   --->   "%store_ln8 = store i6 0, i6 %indvar_flatten" [mmul.cpp:8]   --->   Operation 39 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 40 [1/1] (0.83ns)   --->   "%store_ln8 = store i3 0, i3 %j" [mmul.cpp:8]   --->   Operation 40 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 41 [1/1] (0.83ns)   --->   "%store_ln8 = store i3 0, i3 %k" [mmul.cpp:8]   --->   Operation 41 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 42 [1/1] (0.83ns)   --->   "%store_ln8 = store i16 0, i16 %acc_V_1" [mmul.cpp:8]   --->   Operation 42 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body6" [mmul.cpp:8]   --->   Operation 43 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i7 %indvar_flatten36" [mmul.cpp:8]   --->   Operation 44 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.92ns)   --->   "%icmp_ln8 = icmp_eq  i7 %indvar_flatten36_load, i7 72" [mmul.cpp:8]   --->   Operation 45 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.27ns)   --->   "%add_ln8_1 = add i7 %indvar_flatten36_load, i7 1" [mmul.cpp:8]   --->   Operation 46 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc25, void %for.end27" [mmul.cpp:8]   --->   Operation 47 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i6 %indvar_flatten" [mmul.cpp:10]   --->   Operation 48 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.90ns)   --->   "%icmp_ln10 = icmp_eq  i6 %indvar_flatten_load_1, i6 24" [mmul.cpp:10]   --->   Operation 49 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [mmul.cpp:10]   --->   Operation 50 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.18ns)   --->   "%add_ln10_1 = add i6 %indvar_flatten_load, i6 1" [mmul.cpp:10]   --->   Operation 51 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.52ns)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i6 1, i6 %add_ln10_1" [mmul.cpp:10]   --->   Operation 52 'select' 'select_ln10_2' <Predicate = (!icmp_ln8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.83ns)   --->   "%store_ln12 = store i7 %add_ln8_1, i7 %indvar_flatten36" [mmul.cpp:12]   --->   Operation 53 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.83>
ST_1 : Operation 54 [1/1] (0.83ns)   --->   "%store_ln12 = store i6 %select_ln10_2, i6 %indvar_flatten" [mmul.cpp:12]   --->   Operation 54 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [mmul.cpp:12]   --->   Operation 55 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [mmul.cpp:8]   --->   Operation 56 'load' 'j_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [mmul.cpp:8]   --->   Operation 57 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.85ns)   --->   "%add_ln8 = add i2 %i_load, i2 1" [mmul.cpp:8]   --->   Operation 58 'add' 'add_ln8' <Predicate = (icmp_ln10)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.51ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i3 0, i3 %j_load" [mmul.cpp:8]   --->   Operation 59 'select' 'select_ln8' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.48ns)   --->   "%select_ln8_1 = select i1 %icmp_ln10, i2 %add_ln8, i2 %i_load" [mmul.cpp:8]   --->   Operation 60 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln8)   --->   "%xor_ln8 = xor i1 %icmp_ln10, i1 1" [mmul.cpp:8]   --->   Operation 61 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.68ns)   --->   "%icmp_ln12 = icmp_eq  i3 %k_load, i3 4" [mmul.cpp:12]   --->   Operation 62 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln8 = and i1 %icmp_ln12, i1 %xor_ln8" [mmul.cpp:8]   --->   Operation 63 'and' 'and_ln8' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.93ns)   --->   "%add_ln10 = add i3 %select_ln8, i3 1" [mmul.cpp:10]   --->   Operation 64 'add' 'add_ln10' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %and_ln8, i1 %icmp_ln10" [mmul.cpp:10]   --->   Operation 65 'or' 'or_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i3 0, i3 %k_load" [mmul.cpp:10]   --->   Operation 66 'select' 'select_ln10' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.51ns)   --->   "%select_ln10_1 = select i1 %and_ln8, i3 %add_ln10, i3 %select_ln8" [mmul.cpp:10]   --->   Operation 67 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.68ns)   --->   "%icmp_ln14 = icmp_eq  i3 %select_ln10, i3 0" [mmul.cpp:14]   --->   Operation 68 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.68ns)   --->   "%icmp_ln16 = icmp_eq  i3 %select_ln10, i3 3" [mmul.cpp:16]   --->   Operation 69 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc, void %if.then16" [mmul.cpp:16]   --->   Operation 70 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.93ns)   --->   "%add_ln12 = add i3 %select_ln10, i3 1" [mmul.cpp:12]   --->   Operation 71 'add' 'add_ln12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.83ns)   --->   "%store_ln12 = store i2 %select_ln8_1, i2 %i" [mmul.cpp:12]   --->   Operation 72 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_2 : Operation 73 [1/1] (0.83ns)   --->   "%store_ln12 = store i3 %select_ln10_1, i3 %j" [mmul.cpp:12]   --->   Operation 73 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %select_ln8_1, i3 0" [mmul.cpp:16]   --->   Operation 74 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln8_1, i1 0" [mmul.cpp:16]   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %tmp_3" [mmul.cpp:16]   --->   Operation 76 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln16 = sub i5 %tmp_2, i5 %zext_ln16" [mmul.cpp:16]   --->   Operation 77 'sub' 'sub_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i3 %select_ln10_1" [mmul.cpp:16]   --->   Operation 78 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i3 %select_ln10_1" [mmul.cpp:16]   --->   Operation 79 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.92ns) (root node of TernaryAdder)   --->   "%add_ln16 = add i5 %sub_ln16, i5 %zext_ln16_2" [mmul.cpp:16]   --->   Operation 80 'add' 'add_ln16' <Predicate = true> <Delay = 1.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i16 %b_0, i64 0, i64 %zext_ln16_1" [mmul.cpp:16]   --->   Operation 81 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.14ns)   --->   "%b_0_load = load i3 %b_0_addr" [mmul.cpp:10]   --->   Operation 82 'load' 'b_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i16 %b_1, i64 0, i64 %zext_ln16_1" [mmul.cpp:16]   --->   Operation 83 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.14ns)   --->   "%b_1_load = load i3 %b_1_addr" [mmul.cpp:10]   --->   Operation 84 'load' 'b_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i16 %b_2, i64 0, i64 %zext_ln16_1" [mmul.cpp:16]   --->   Operation 85 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.14ns)   --->   "%b_2_load = load i3 %b_2_addr" [mmul.cpp:10]   --->   Operation 86 'load' 'b_2_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr i16 %b_3, i64 0, i64 %zext_ln16_1" [mmul.cpp:16]   --->   Operation 87 'getelementptr' 'b_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (1.14ns)   --->   "%b_3_load = load i3 %b_3_addr" [mmul.cpp:10]   --->   Operation 88 'load' 'b_3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i3 %select_ln10" [mmul.cpp:12]   --->   Operation 89 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i16 %a_0, i64 0, i64 %zext_ln12"   --->   Operation 90 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (1.14ns)   --->   "%a_0_load = load i2 %a_0_addr"   --->   Operation 91 'load' 'a_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i16 %a_1, i64 0, i64 %zext_ln12"   --->   Operation 92 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.14ns)   --->   "%a_1_load = load i2 %a_1_addr"   --->   Operation 93 'load' 'a_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i16 %a_2, i64 0, i64 %zext_ln12"   --->   Operation 94 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (1.14ns)   --->   "%a_2_load = load i2 %a_2_addr"   --->   Operation 95 'load' 'a_2_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 96 [1/1] (0.83ns)   --->   "%store_ln12 = store i3 %add_ln12, i3 %k" [mmul.cpp:12]   --->   Operation 96 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 97 [1/2] (1.14ns)   --->   "%b_0_load = load i3 %b_0_addr" [mmul.cpp:10]   --->   Operation 97 'load' 'b_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 98 [1/2] (1.14ns)   --->   "%b_1_load = load i3 %b_1_addr" [mmul.cpp:10]   --->   Operation 98 'load' 'b_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 99 [1/2] (1.14ns)   --->   "%b_2_load = load i3 %b_2_addr" [mmul.cpp:10]   --->   Operation 99 'load' 'b_2_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 100 [1/2] (1.14ns)   --->   "%b_3_load = load i3 %b_3_addr" [mmul.cpp:10]   --->   Operation 100 'load' 'b_3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 101 [1/2] (1.14ns)   --->   "%a_0_load = load i2 %a_0_addr"   --->   Operation 101 'load' 'a_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 102 [1/2] (1.14ns)   --->   "%a_1_load = load i2 %a_1_addr"   --->   Operation 102 'load' 'a_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 103 [1/2] (1.14ns)   --->   "%a_2_load = load i2 %a_2_addr"   --->   Operation 103 'load' 'a_2_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 104 [1/1] (0.84ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %a_0_load, i16 %a_1_load, i16 %a_2_load, i2 %select_ln8_1"   --->   Operation 104 'mux' 'tmp' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.86ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %b_0_load, i16 %b_1_load, i16 %b_2_load, i16 %b_3_load, i3 %select_ln10"   --->   Operation 105 'mux' 'tmp_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.02>
ST_5 : Operation 106 [3/3] (1.02ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 106 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 107 [2/3] (1.02ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 107 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.88>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i16 %acc_V_1" [mmul.cpp:14]   --->   Operation 108 'load' 'acc_V_1_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.39ns)   --->   "%acc_V_2 = select i1 %icmp_ln14, i16 0, i16 %acc_V_1_load" [mmul.cpp:14]   --->   Operation 109 'select' 'acc_V_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 110 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [2/2] (1.49ns) (root node of the DSP)   --->   "%acc_V = add i16 %mul_ln859, i16 %acc_V_2"   --->   Operation 111 'add' 'acc_V' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_prod_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72"   --->   Operation 113 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_prod_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i5 %add_ln16" [mmul.cpp:16]   --->   Operation 115 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln16_3" [mmul.cpp:16]   --->   Operation 116 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/directives.tcl:7]   --->   Operation 117 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [mmul.cpp:6]   --->   Operation 118 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/2] (1.49ns) (root node of the DSP)   --->   "%acc_V = add i16 %mul_ln859, i16 %acc_V_2"   --->   Operation 119 'add' 'acc_V' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 120 [1/1] (0.83ns)   --->   "%store_ln12 = store i16 %acc_V, i16 %acc_V_1" [mmul.cpp:12]   --->   Operation 120 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body6" [mmul.cpp:12]   --->   Operation 121 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [mmul.cpp:20]   --->   Operation 124 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.14>
ST_9 : Operation 122 [1/1] (1.14ns)   --->   "%store_ln16 = store i16 %acc_V, i5 %c_addr" [mmul.cpp:16]   --->   Operation 122 'store' 'store_ln16' <Predicate = (icmp_ln16)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [mmul.cpp:16]   --->   Operation 123 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_3]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_1               (alloca           ) [ 0111111110]
k                     (alloca           ) [ 0111000000]
j                     (alloca           ) [ 0110000000]
indvar_flatten        (alloca           ) [ 0100000000]
i                     (alloca           ) [ 0110000000]
indvar_flatten36      (alloca           ) [ 0100000000]
spectopmodule_ln3     (spectopmodule    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
br_ln8                (br               ) [ 0000000000]
indvar_flatten36_load (load             ) [ 0000000000]
icmp_ln8              (icmp             ) [ 0111111110]
add_ln8_1             (add              ) [ 0000000000]
br_ln8                (br               ) [ 0000000000]
indvar_flatten_load_1 (load             ) [ 0000000000]
icmp_ln10             (icmp             ) [ 0110000000]
indvar_flatten_load   (load             ) [ 0000000000]
add_ln10_1            (add              ) [ 0000000000]
select_ln10_2         (select           ) [ 0000000000]
store_ln12            (store            ) [ 0000000000]
store_ln12            (store            ) [ 0000000000]
k_load                (load             ) [ 0000000000]
j_load                (load             ) [ 0000000000]
i_load                (load             ) [ 0000000000]
add_ln8               (add              ) [ 0000000000]
select_ln8            (select           ) [ 0000000000]
select_ln8_1          (select           ) [ 0101100000]
xor_ln8               (xor              ) [ 0000000000]
icmp_ln12             (icmp             ) [ 0000000000]
and_ln8               (and              ) [ 0000000000]
add_ln10              (add              ) [ 0000000000]
or_ln10               (or               ) [ 0000000000]
select_ln10           (select           ) [ 0101100000]
select_ln10_1         (select           ) [ 0101000000]
icmp_ln14             (icmp             ) [ 0101111100]
icmp_ln16             (icmp             ) [ 0101111111]
br_ln16               (br               ) [ 0000000000]
add_ln12              (add              ) [ 0101000000]
store_ln12            (store            ) [ 0000000000]
store_ln12            (store            ) [ 0000000000]
tmp_2                 (bitconcatenate   ) [ 0000000000]
tmp_3                 (bitconcatenate   ) [ 0000000000]
zext_ln16             (zext             ) [ 0000000000]
sub_ln16              (sub              ) [ 0000000000]
zext_ln16_1           (zext             ) [ 0000000000]
zext_ln16_2           (zext             ) [ 0000000000]
add_ln16              (add              ) [ 0100111110]
b_0_addr              (getelementptr    ) [ 0100100000]
b_1_addr              (getelementptr    ) [ 0100100000]
b_2_addr              (getelementptr    ) [ 0100100000]
b_3_addr              (getelementptr    ) [ 0100100000]
zext_ln12             (zext             ) [ 0000000000]
a_0_addr              (getelementptr    ) [ 0100100000]
a_1_addr              (getelementptr    ) [ 0100100000]
a_2_addr              (getelementptr    ) [ 0100100000]
store_ln12            (store            ) [ 0000000000]
b_0_load              (load             ) [ 0000000000]
b_1_load              (load             ) [ 0000000000]
b_2_load              (load             ) [ 0000000000]
b_3_load              (load             ) [ 0000000000]
a_0_load              (load             ) [ 0000000000]
a_1_load              (load             ) [ 0000000000]
a_2_load              (load             ) [ 0000000000]
tmp                   (mux              ) [ 0100011100]
tmp_1                 (mux              ) [ 0100011100]
acc_V_1_load          (load             ) [ 0000000000]
acc_V_2               (select           ) [ 0100000010]
mul_ln859             (mul              ) [ 0100000010]
specloopname_ln0      (specloopname     ) [ 0000000000]
empty                 (speclooptripcount) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
zext_ln16_3           (zext             ) [ 0000000000]
c_addr                (getelementptr    ) [ 0100000001]
specpipeline_ln7      (specpipeline     ) [ 0000000000]
specloopname_ln6      (specloopname     ) [ 0000000000]
acc_V                 (add              ) [ 0100000001]
store_ln12            (store            ) [ 0000000000]
br_ln12               (br               ) [ 0000000000]
store_ln16            (store            ) [ 0000000000]
br_ln16               (br               ) [ 0000000000]
ret_ln20              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_col_prod_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_prod_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="acc_V_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="k_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten36_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten36/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_0_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="b_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="b_3_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_3_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_3_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="a_0_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="a_1_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="a_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="c_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln16_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="0" index="1" bw="16" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln8_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln8_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln8_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln8_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln8_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln8_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten36_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten36_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln8_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_load_1_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln10_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="indvar_flatten_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln10_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln10_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln12_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln12_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="k_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="1"/>
<pin id="300" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="1"/>
<pin id="303" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="1"/>
<pin id="306" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln8_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln8_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="0" index="2" bw="2" slack="0"/>
<pin id="324" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln12_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="and_ln8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln10_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln10_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="1"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln10_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="0" index="2" bw="3" slack="0"/>
<pin id="359" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln10_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="0" index="2" bw="3" slack="0"/>
<pin id="367" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln14_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln16_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln12_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln12_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="1"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln12_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="1"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="1"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="1"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln16_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sub_ln16_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln16_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln16_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="1"/>
<pin id="432" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln16_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="1" index="2" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln12_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln12_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="1"/>
<pin id="447" dir="0" index="1" bw="3" slack="2"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="16" slack="0"/>
<pin id="452" dir="0" index="2" bw="16" slack="0"/>
<pin id="453" dir="0" index="3" bw="16" slack="0"/>
<pin id="454" dir="0" index="4" bw="2" slack="2"/>
<pin id="455" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="0" index="2" bw="16" slack="0"/>
<pin id="464" dir="0" index="3" bw="16" slack="0"/>
<pin id="465" dir="0" index="4" bw="16" slack="0"/>
<pin id="466" dir="0" index="5" bw="3" slack="2"/>
<pin id="467" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="acc_V_1_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="6"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="acc_V_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="5"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="0" index="2" bw="16" slack="0"/>
<pin id="480" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_2/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln16_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="5"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln12_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="7"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/8 "/>
</bind>
</comp>

<comp id="491" class="1007" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="1"/>
<pin id="493" dir="0" index="1" bw="16" slack="1"/>
<pin id="494" dir="0" index="2" bw="16" slack="0"/>
<pin id="495" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln859/5 acc_V/7 "/>
</bind>
</comp>

<comp id="498" class="1005" name="acc_V_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="k_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="0"/>
<pin id="507" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="512" class="1005" name="j_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="519" class="1005" name="indvar_flatten_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="527" class="1005" name="i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="534" class="1005" name="indvar_flatten36_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten36 "/>
</bind>
</comp>

<comp id="541" class="1005" name="icmp_ln8_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="7"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="545" class="1005" name="icmp_ln10_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="553" class="1005" name="select_ln8_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="1"/>
<pin id="555" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln8_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="select_ln10_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="1"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="566" class="1005" name="select_ln10_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="icmp_ln14_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="5"/>
<pin id="574" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="577" class="1005" name="icmp_ln16_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="7"/>
<pin id="579" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="581" class="1005" name="add_ln12_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="1"/>
<pin id="583" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln16_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="5"/>
<pin id="588" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="591" class="1005" name="b_0_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="b_1_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="1"/>
<pin id="598" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="b_2_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="1"/>
<pin id="603" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="b_3_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="1"/>
<pin id="608" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_3_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="a_0_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="1"/>
<pin id="613" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="a_1_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="1"/>
<pin id="618" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="a_2_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="1"/>
<pin id="623" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="1"/>
<pin id="633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="acc_V_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="c_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="1"/>
<pin id="643" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="acc_V_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="70" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="70" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="70" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="70" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="265" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="256" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="280" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="301" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="307" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="304" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="298" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="327" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="313" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="338" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="298" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="338" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="344" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="313" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="355" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="355" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="355" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="60" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="320" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="363" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="64" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="42" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="66" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="406" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="399" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="437"><net_src comp="417" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="173" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="186" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="199" pin="3"/><net_sink comp="449" pin=3"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="121" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="134" pin="3"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="147" pin="3"/><net_sink comp="460" pin=3"/></net>

<net id="472"><net_src comp="160" pin="3"/><net_sink comp="460" pin=4"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="496"><net_src comp="476" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="497"><net_src comp="491" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="501"><net_src comp="90" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="508"><net_src comp="94" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="515"><net_src comp="98" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="522"><net_src comp="102" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="526"><net_src comp="519" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="530"><net_src comp="106" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="537"><net_src comp="110" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="544"><net_src comp="250" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="265" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="556"><net_src comp="320" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="449" pin=4"/></net>

<net id="563"><net_src comp="355" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="460" pin=5"/></net>

<net id="569"><net_src comp="363" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="575"><net_src comp="371" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="580"><net_src comp="377" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="383" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="589"><net_src comp="433" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="594"><net_src comp="114" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="599"><net_src comp="127" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="604"><net_src comp="140" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="609"><net_src comp="153" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="614"><net_src comp="166" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="619"><net_src comp="179" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="624"><net_src comp="192" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="629"><net_src comp="449" pin="5"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="634"><net_src comp="460" pin="6"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="639"><net_src comp="476" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="644"><net_src comp="205" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="649"><net_src comp="491" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="212" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {9 }
 - Input state : 
	Port: mmul : a_0 | {3 4 }
	Port: mmul : a_1 | {3 4 }
	Port: mmul : a_2 | {3 4 }
	Port: mmul : b_0 | {3 4 }
	Port: mmul : b_1 | {3 4 }
	Port: mmul : b_2 | {3 4 }
	Port: mmul : b_3 | {3 4 }
  - Chain level:
	State 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		indvar_flatten36_load : 1
		icmp_ln8 : 2
		add_ln8_1 : 2
		br_ln8 : 3
		indvar_flatten_load_1 : 1
		icmp_ln10 : 2
		indvar_flatten_load : 1
		add_ln10_1 : 2
		select_ln10_2 : 3
		store_ln12 : 3
		store_ln12 : 4
	State 2
		add_ln8 : 1
		select_ln8 : 1
		select_ln8_1 : 2
		icmp_ln12 : 1
		and_ln8 : 2
		add_ln10 : 2
		or_ln10 : 2
		select_ln10 : 2
		select_ln10_1 : 3
		icmp_ln14 : 3
		icmp_ln16 : 3
		br_ln16 : 4
		add_ln12 : 3
		store_ln12 : 3
		store_ln12 : 4
	State 3
		zext_ln16 : 1
		sub_ln16 : 2
		add_ln16 : 3
		b_0_addr : 1
		b_0_load : 2
		b_1_addr : 1
		b_1_load : 2
		b_2_addr : 1
		b_2_load : 2
		b_3_addr : 1
		b_3_load : 2
		a_0_addr : 1
		a_0_load : 2
		a_1_addr : 1
		a_1_load : 2
		a_2_addr : 1
		a_2_load : 2
	State 4
		tmp : 1
		tmp_1 : 1
	State 5
	State 6
	State 7
		acc_V_2 : 1
		acc_V : 2
	State 8
		c_addr : 1
		store_ln12 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln8_1_fu_256   |    0    |    0    |    14   |
|          |   add_ln10_1_fu_274  |    0    |    0    |    14   |
|    add   |    add_ln8_fu_307    |    0    |    0    |    10   |
|          |    add_ln10_fu_344   |    0    |    0    |    11   |
|          |    add_ln12_fu_383   |    0    |    0    |    11   |
|          |    add_ln16_fu_433   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_250   |    0    |    0    |    10   |
|          |   icmp_ln10_fu_265   |    0    |    0    |    10   |
|   icmp   |   icmp_ln12_fu_332   |    0    |    0    |    8    |
|          |   icmp_ln14_fu_371   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_377   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          | select_ln10_2_fu_280 |    0    |    0    |    6    |
|          |   select_ln8_fu_313  |    0    |    0    |    3    |
|  select  |  select_ln8_1_fu_320 |    0    |    0    |    2    |
|          |  select_ln10_fu_355  |    0    |    0    |    3    |
|          | select_ln10_1_fu_363 |    0    |    0    |    3    |
|          |    acc_V_2_fu_476    |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_449      |    0    |    0    |    13   |
|          |     tmp_1_fu_460     |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln16_fu_417   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln8_fu_327    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln8_fu_338    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln10_fu_350    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_491      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_2_fu_399     |    0    |    0    |    0    |
|          |     tmp_3_fu_406     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln16_fu_413   |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_423  |    0    |    0    |    0    |
|   zext   |  zext_ln16_2_fu_430  |    0    |    0    |    0    |
|          |   zext_ln12_fu_439   |    0    |    0    |    0    |
|          |  zext_ln16_3_fu_483  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   187   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    a_0_addr_reg_611    |    2   |
|    a_1_addr_reg_616    |    2   |
|    a_2_addr_reg_621    |    2   |
|     acc_V_1_reg_498    |   16   |
|     acc_V_2_reg_636    |   16   |
|      acc_V_reg_646     |   16   |
|    add_ln12_reg_581    |    3   |
|    add_ln16_reg_586    |    5   |
|    b_0_addr_reg_591    |    3   |
|    b_1_addr_reg_596    |    3   |
|    b_2_addr_reg_601    |    3   |
|    b_3_addr_reg_606    |    3   |
|     c_addr_reg_641     |    5   |
|        i_reg_527       |    2   |
|    icmp_ln10_reg_545   |    1   |
|    icmp_ln14_reg_572   |    1   |
|    icmp_ln16_reg_577   |    1   |
|    icmp_ln8_reg_541    |    1   |
|indvar_flatten36_reg_534|    7   |
| indvar_flatten_reg_519 |    6   |
|        j_reg_512       |    3   |
|        k_reg_505       |    3   |
|  select_ln10_1_reg_566 |    3   |
|   select_ln10_reg_560  |    3   |
|  select_ln8_1_reg_553  |    2   |
|      tmp_1_reg_631     |   16   |
|       tmp_reg_626      |   16   |
+------------------------+--------+
|          Total         |   144  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_491    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   68   ||  6.664  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   187  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   72   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   144  |   259  |
+-----------+--------+--------+--------+--------+
