$date
	Fri Oct 24 10:28:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " Clk $end
$var reg 4 # Control [3:0] $end
$scope module rc $end
$var wire 1 " Clk $end
$var wire 4 $ Control [3:0] $end
$var wire 4 % Q [3:0] $end
$var wire 4 & D [3:0] $end
$scope module dff0 $end
$var wire 1 " Clock $end
$var wire 1 ' D $end
$var wire 1 ( Presetn $end
$var wire 1 ) Resetn $end
$var reg 1 * Q $end
$upscope $end
$scope module dff1 $end
$var wire 1 " Clock $end
$var wire 1 + D $end
$var wire 1 , Presetn $end
$var wire 1 - Resetn $end
$var reg 1 . Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 " Clock $end
$var wire 1 / D $end
$var wire 1 0 Presetn $end
$var wire 1 1 Resetn $end
$var reg 1 2 Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 " Clock $end
$var wire 1 3 D $end
$var wire 1 4 Presetn $end
$var wire 1 5 Resetn $end
$var reg 1 6 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
16
05
14
03
02
11
00
1/
0.
1-
0,
0+
0*
1)
0(
0'
b100 &
b1000 %
b1111 $
b1111 #
0"
b1000 !
$end
#10
1"
#20
1+
0/
b10 &
12
b100 !
b100 %
06
0)
0-
01
04
0"
b0 #
b0 $
#30
1"
#40
1'
0+
b1 &
1.
b10 !
b10 %
02
0"
#50
1"
#60
13
0'
b1000 &
1*
b1 !
b1 %
0.
0"
#70
1"
#80
03
1/
b100 &
0*
b1000 !
b1000 %
16
0"
#90
1"
#100
1+
0/
b10 &
12
b100 !
b100 %
06
0"
#110
1"
#120
1'
0+
b1 &
1.
b10 !
b10 %
02
0"
#130
1"
#140
13
0'
b1000 &
1*
b1 !
b1 %
0.
0"
#150
1"
#160
03
1/
b100 &
0*
b1000 !
b1000 %
16
0"
#170
1"
#180
1+
0/
b10 &
12
b100 !
b100 %
06
0"
#190
1"
#200
1'
0+
b1 &
1.
b10 !
b10 %
02
0"
#210
1"
#220
13
0'
b1000 &
1*
b1 !
b1 %
0.
0"
#230
1"
#240
03
1/
b100 &
0*
b1000 !
b1000 %
16
0"
#250
1"
#260
1+
0/
b10 &
12
b100 !
b100 %
06
0"
#270
1"
#280
1'
0+
b1 &
1.
b10 !
b10 %
02
0"
#290
1"
#300
13
0'
b1000 &
1*
b1 !
b1 %
0.
0"
#310
1"
#320
03
1/
b100 &
0*
b1000 !
b1000 %
16
0"
#330
1"
#340
1+
0/
b10 &
12
b100 !
b100 %
06
0"
#350
1"
#360
1'
0+
b1 &
1.
b10 !
b10 %
02
0"
#370
1"
#380
13
0'
b1000 &
1*
b1 !
b1 %
0.
0"
#390
1"
