Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Fri Sep 29 18:16:40 2017
| Host             : Berna running 64-bit major release  (build 9200)
| Command          : report_power -file wave_gen_top_power_routed.rpt -pb wave_gen_top_power_summary_routed.pb -rpx wave_gen_top_power_routed.rpx
| Design           : wave_gen_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.767  |
| Dynamic (W)              | 1.641  |
| Device Static (W)        | 0.126  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.6   |
| Junction Temperature (C) | 45.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        6 |       --- |             --- |
| Slice Logic    |     0.001 |     1685 |       --- |             --- |
|   LUT as Logic |     0.001 |      672 |     17600 |            3.82 |
|   Register     |    <0.001 |      580 |     35200 |            1.65 |
|   CARRY4       |    <0.001 |       40 |      4400 |            0.91 |
|   F7/F8 Muxes  |    <0.001 |        7 |     17600 |            0.04 |
|   Others       |     0.000 |      214 |       --- |             --- |
| Signals        |     0.001 |     1229 |       --- |             --- |
| Block RAM      |    <0.001 |        1 |        60 |            1.67 |
| MMCM           |     0.106 |        1 |         2 |           50.00 |
| I/O            |     0.005 |       15 |       100 |           15.00 |
| PS7            |     1.524 |        1 |       --- |             --- |
| Static Power   |     0.126 |          |           |                 |
| Total          |     1.767 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.014 |       0.007 |      0.007 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.721 |      0.031 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+-----------------------------------------------------------+-----------------+
| Clock             | Domain                                                    | Constraint (ns) |
+-------------------+-----------------------------------------------------------+-----------------+
| clk_out1_clk_core | U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core |            20.0 |
| clk_out2_clk_core | U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core |            20.0 |
| clk_pin           | clk_pin                                                   |             8.0 |
| clkfbout_clk_core | U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core |             8.0 |
+-------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------+-----------+
| Name                                                                       | Power (W) |
+----------------------------------------------------------------------------+-----------+
| wave_gen_top                                                               |     1.641 |
|   U0_wave_gen                                                              |     0.117 |
|     char_fifo_i                                                            |     0.001 |
|       fifo_generator_0                                                     |     0.001 |
|         U0                                                                 |     0.001 |
|           inst_fifo_gen                                                    |     0.001 |
|             gconvfifo.rf                                                   |     0.001 |
|               grf.rf                                                       |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                   gras.rsts                                                |    <0.001 |
|                     c0                                                     |    <0.001 |
|                     c1                                                     |    <0.001 |
|                   rpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                   gwas.wsts                                                |    <0.001 |
|                     c1                                                     |    <0.001 |
|                     c2                                                     |    <0.001 |
|                   wpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                     inst_blk_mem_gen                                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                         valid.cstr                                         |    <0.001 |
|                           ramloop[0].ram.r                                 |    <0.001 |
|                             prim_noinit.ram                                |    <0.001 |
|                 rstblk                                                     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|     clk_gen_i0                                                             |     0.107 |
|       clk_core_i0                                                          |     0.107 |
|         inst                                                               |     0.107 |
|       clk_div_i0                                                           |    <0.001 |
|     clkx_nsamp_i0                                                          |    <0.001 |
|       meta_harden_bus_new_i0                                               |    <0.001 |
|     clkx_pre_i0                                                            |    <0.001 |
|       meta_harden_bus_new_i0                                               |    <0.001 |
|     clkx_spd_i0                                                            |    <0.001 |
|       meta_harden_bus_new_i0                                               |    <0.001 |
|     cmd_parse_i0                                                           |     0.002 |
|     dac_spi_i0                                                             |    <0.001 |
|       out_ddr_flop_spi_clk_i0                                              |    <0.001 |
|     lb_ctl_i0                                                              |    <0.001 |
|       debouncer_i0                                                         |    <0.001 |
|         meta_harden_signal_in_i0                                           |    <0.001 |
|       meta_harden_rxd_i0                                                   |    <0.001 |
|     resp_gen_i0                                                            |    <0.001 |
|       to_bcd_i0                                                            |    <0.001 |
|     rst_gen_i0                                                             |    <0.001 |
|       reset_bridge_clk_rx_i0                                               |    <0.001 |
|       reset_bridge_clk_samp_i0                                             |    <0.001 |
|       reset_bridge_clk_tx_i0                                               |    <0.001 |
|     samp_gen_i0                                                            |    <0.001 |
|       meta_harden_samp_gen_go_i0                                           |    <0.001 |
|     samp_ram_i0                                                            |    <0.001 |
|     uart_rx_i0                                                             |    <0.001 |
|       meta_harden_rxd_i0                                                   |    <0.001 |
|       uart_baud_gen_rx_i0                                                  |    <0.001 |
|       uart_rx_ctl_i0                                                       |    <0.001 |
|     uart_tx_i0                                                             |    <0.001 |
|       uart_baud_gen_tx_i0                                                  |    <0.001 |
|       uart_tx_ctl_i0                                                       |    <0.001 |
|   U1_system_wrapper                                                        |     1.524 |
|     system_i                                                               |     1.524 |
|       processing_system7_0                                                 |     1.524 |
|         inst                                                               |     1.524 |
+----------------------------------------------------------------------------+-----------+


