==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:6:10: fatal error: 'common/xf_common.h' file not found
#include "common/xf_common.h"                           // Brings the macros for channel and data width
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:6:10: fatal error: 'common/xf_common.h' file not found
#include "common/xf_common.h"                           // Brings the macros for channel and data width
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:95:24: error: use of undeclared identifier 'sqrt'
    int filter_width = sqrt(filter_size);
                       ^
FSRCNN_V1/FSRCNN.cpp:127:24: error: use of undeclared identifier 'sqrt'
    int filter_width = sqrt(81);
                       ^
FSRCNN_V1/FSRCNN.cpp:241:42: error: use of undeclared identifier 'max'
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                         ^
FSRCNN_V1/FSRCNN.cpp:241:83: error: use of undeclared identifier 'min'
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                                                                  ^
FSRCNN_V1/FSRCNN.cpp:277:44: error: use of undeclared identifier 'max'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                           ^
FSRCNN_V1/FSRCNN.cpp:277:85: error: use of undeclared identifier 'min'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                                                                    ^
FSRCNN_V1/FSRCNN.cpp:313:44: error: use of undeclared identifier 'max'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                           ^
FSRCNN_V1/FSRCNN.cpp:313:85: error: use of undeclared identifier 'min'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                                                                    ^
FSRCNN_V1/FSRCNN.cpp:349:44: error: use of undeclared identifier 'max'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                           ^
FSRCNN_V1/FSRCNN.cpp:349:85: error: use of undeclared identifier 'min'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                                                                    ^
FSRCNN_V1/FSRCNN.cpp:385:44: error: use of undeclared identifier 'max'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                           ^
FSRCNN_V1/FSRCNN.cpp:385:85: error: use of undeclared identifier 'min'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                                                                    ^
FSRCNN_V1/FSRCNN.cpp:421:44: error: use of undeclared identifier 'max'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                           ^
FSRCNN_V1/FSRCNN.cpp:421:85: error: use of undeclared identifier 'min'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                                                                    ^
FSRCNN_V1/FSRCNN.cpp:457:44: error: use of undeclared identifier 'max'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                           ^
FSRCNN_V1/FSRCNN.cpp:457:85: error: use of undeclared identifier 'min'
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                                                                    ^
16 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:242:42: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                         ^~~
                                         fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:242:83: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                                                                  ^~~
                                                                                  fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:278:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:278:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:314:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:314:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:350:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:350:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:386:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:386:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:422:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:422:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:458:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:458:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:8:10: fatal error: 'xfopencv/xfopencv.h' file not found
#include <xfopencv/xfopencv.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:8:10: fatal error: 'xfopencv/xfopencv.h' file not found
#include <xfopencv/xfopencv.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:9:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:89:10: error: redefinition of 'ap_axis'
  struct ap_axis{
         ^
C:/xfopencv-master/xfopencv-master/include\common/xf_axi_sdata.h:43:10: note: previous definition is here
  struct ap_axis{
         ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:9:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:108:10: error: redefinition of 'ap_axiu'
  struct ap_axiu{
         ^
C:/xfopencv-master/xfopencv-master/include\common/xf_axi_sdata.h:54:10: note: previous definition is here
  struct ap_axiu{
         ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:241:42: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                         ^~~
                                         fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:241:83: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                                                                  ^~~
                                                                                  fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:277:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:277:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:313:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:313:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:349:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:349:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:385:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:385:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:421:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:421:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:457:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:457:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
1 warning and 16 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:9:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:89:10: error: redefinition of 'ap_axis'
  struct ap_axis{
         ^
C:/xfopencv-master/xfopencv-master/include\common/xf_axi_sdata.h:43:10: note: previous definition is here
  struct ap_axis{
         ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:9:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:108:10: error: redefinition of 'ap_axiu'
  struct ap_axiu{
         ^
C:/xfopencv-master/xfopencv-master/include\common/xf_axi_sdata.h:54:10: note: previous definition is here
  struct ap_axiu{
         ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:241:42: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                         ^~~
                                         fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:241:83: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                                                                  ^~~
                                                                                  fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:277:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:277:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:313:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:313:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:349:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:349:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:385:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:385:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:421:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:421:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:457:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:457:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
1 warning and 16 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:241:42: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                         ^~~
                                         fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:241:83: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[j][k][i] = max(aux_sum, 0.0) + parametric_relu[0] * min(aux_sum, 0.0);
                                                                                  ^~~
                                                                                  fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:277:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:277:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[1] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:313:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:313:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[2] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:349:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:349:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[3] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:385:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:385:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[4] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:421:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:421:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[5] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:457:44: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                           ^~~
                                           fmax
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:809:17: note: 'fmax' declared here
  extern double fmax (double, double);
                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:457:85: error: use of undeclared identifier 'min'; did you mean 'fmin'?
                    out_layer[jj][kk][i] = max(aux_sum, 0.0) + parametric_relu[6] * min(aux_sum, 0.0);
                                                                                    ^~~
                                                                                    fmin
C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:814:17: note: 'fmin' declared here
  extern double fmin (double, double);
                ^
1 warning and 14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.191 ; gain = 92.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.191 ; gain = 92.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 223.691 ; gain = 132.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed6' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_int' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:499) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_fmax<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_fmax<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_int' into 'generic_fmax<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_fmin<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_fmin<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_int' into 'generic_fmin<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'decorr_channel' (FSRCNN_V1/FSRCNN.cpp:127) automatically.
INFO: [XFORM 203-602] Inlining function 'fmax' into 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:241) automatically.
INFO: [XFORM 203-602] Inlining function 'fmin' into 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:241) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:221: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 274.320 ; gain = 182.789
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.2.1' (FSRCNN_V1/FSRCNN.cpp:227) in function 'FSRCNN' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.3.1.1' (FSRCNN_V1/FSRCNN.cpp:252) in function 'FSRCNN' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.8.1.1' (FSRCNN_V1/FSRCNN.cpp:432) in function 'FSRCNN' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.9' (FSRCNN_V1/FSRCNN.cpp:464) in function 'FSRCNN' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (FSRCNN_V1/FSRCNN.cpp:227) in function 'FSRCNN' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1.1' (FSRCNN_V1/FSRCNN.cpp:252) in function 'FSRCNN' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.8.1.1' (FSRCNN_V1/FSRCNN.cpp:432) in function 'FSRCNN' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.9' (FSRCNN_V1/FSRCNN.cpp:464) in function 'FSRCNN' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed6' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_int' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:499) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_fmax<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'generic_fmax<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:27) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_fmax<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_int' into 'generic_fmax<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_fmin<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'generic_fmin<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:27) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_fmin<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_int' into 'generic_fmin<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'decorr_channel' (FSRCNN_V1/FSRCNN.cpp:127) automatically.
INFO: [XFORM 203-602] Inlining function 'fmax' into 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:241) automatically.
INFO: [XFORM 203-602] Inlining function 'fmin' into 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:241) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:513) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:19:18) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 369.016 ; gain = 277.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 432.219 ; gain = 340.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<double>' to 'generic_fmax_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmin<double>' to 'generic_fmin_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.022 seconds; current allocated memory: 369.056 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 20 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 369.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 370.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 371.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 371.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 371.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmin_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 371.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 371.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 371.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 372.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.047 seconds; current allocated memory: 376.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.4794ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation ('tmp_2', FSRCNN_V1/FSRCNN.cpp:239) (10.5 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 382.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding3'.
INFO: [HLS 200-111]  Elapsed time: 1.551 seconds; current allocated memory: 384.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'correlate_channel_padded_channel_1' to 'correlate_channelbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_dadd_64ns_64ns_64_5_full_dsp_1' to 'FSRCNN_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_dmul_64ns_64ns_64_6_max_dsp_1' to 'FSRCNN_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_sitodp_32s_64_6_1' to 'FSRCNN_sitodp_32seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_dsqrt_64ns_64ns_64_31_1' to 'FSRCNN_dsqrt_64nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_dmul_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_dsqrt_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_sitodp_32seOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel'.
INFO: [HLS 200-111]  Elapsed time: 1.682 seconds; current allocated memory: 385.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.198 seconds; current allocated memory: 386.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmin_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmin_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 386.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_channel_expanded_channel' to 'decorr_channel_exg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_channel_padded_channel' to 'decorr_channel_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_8ns_12ns_20_1_1' to 'FSRCNN_mul_mul_8nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12ns_22s_22_1_1' to 'FSRCNN_mul_mul_12jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_dmul_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_8nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 387.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_F_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_height' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_F' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_width' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FSRCNN_buffer_data_V' to 'FSRCNN_buffer_datkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_buffer_keep_V' to 'FSRCNN_buffer_keelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_buffer_strb_V' to 'FSRCNN_buffer_strmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_buffer_user_V' to 'FSRCNN_buffer_usencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_buffer_last_V' to 'FSRCNN_buffer_lasocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_buffer_dest_V' to 'FSRCNN_buffer_despcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_weights_layer1_0' to 'FSRCNN_weights_laqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_subfilter_layer' to 'FSRCNN_subfilter_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_correlate_img' to 'FSRCNN_correlate_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_biases_layer1' to 'FSRCNN_biases_laytde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_out_layer_prev' to 'FSRCNN_out_layer_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_weights_layer2_0' to 'FSRCNN_weights_lavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_biases_layer2' to 'FSRCNN_biases_laywdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_channel_from_prev_ou' to 'FSRCNN_channel_frxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_out_layer_prev2' to 'FSRCNN_out_layer_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_biases_layer3' to 'FSRCNN_biases_layzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_weights_layer3' to 'FSRCNN_weights_laAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_biases_layer4' to 'FSRCNN_biases_layBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_weights_layer4' to 'FSRCNN_weights_laCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_biases_layer5' to 'FSRCNN_biases_layDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_weights_layer5' to 'FSRCNN_weights_laEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_biases_layer6' to 'FSRCNN_biases_layFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_weights_layer6' to 'FSRCNN_weights_laGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_weights_layer7_0' to 'FSRCNN_weights_laHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_biases_layer7' to 'FSRCNN_biases_layIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_decorrelate_img' to 'FSRCNN_decorrelatJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_weights_layer8_0' to 'FSRCNN_weights_laKfY' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [SYN 201-210] Renamed object name 'FSRCNN_ddiv_64ns_64ns_64_31_1' to 'FSRCNN_ddiv_64ns_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_dcmp_64ns_64ns_1_2_1' to 'FSRCNN_dcmp_64ns_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_uitodp_32ns_64_6_1' to 'FSRCNN_uitodp_32nNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12ns_8ns_20_1_1' to 'FSRCNN_mul_mul_12OgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_dcmp_64ns_Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_ddiv_64ns_Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_dmul_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_uitodp_32nNgs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 4.233 seconds; current allocated memory: 398.576 MB.
INFO: [RTMG 210-278] Implementing memory 'correlate_channelbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_channel_exg8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_buffer_datkbM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_buffer_keelbW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_buffer_usencg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_img_channel_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_weights_laqcK_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_subfilter_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_biases_laytde_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_out_layer_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_out_layer_udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_weights_lavdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_biases_laywdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_biases_layzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_weights_laAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_biases_layBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_weights_laCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_biases_layDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_weights_laEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_biases_layFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_weights_laGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_weights_laHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_biases_layIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_decorrelatJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FSRCNN_weights_laKfY_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FSRCNN_out_img_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:02:50 . Memory (MB): peak = 4457.547 ; gain = 4366.016
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 170.664 seconds; peak allocated memory: 398.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:6:10: fatal error: 'xf_common.h' file not found
#include <xf_common.h>                           // Brings the macros for channel and data width
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:6:10: fatal error: 'xf_common.h' file not found
#include <xf_common.h>                           // Brings the macros for channel and data width
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1152:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 184.531 ; gain = 93.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 184.531 ; gain = 93.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 255.695 ; gain = 164.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 287.570 ; gain = 196.105
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:966) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:994) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:999) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1018) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:845) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:882) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:887) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:903) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:916) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:920) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:744) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:758) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:763) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:615) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:620) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:634) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:639) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:492) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:497) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:369) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:374) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:228) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:246) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:251) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:265) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:270) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:286) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:303) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:184) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'decorr_channel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:966) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:994) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:999) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1018) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:845) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:882) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:887) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:903) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:916) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:920) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:744) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:758) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:763) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:615) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:620) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:634) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:639) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:492) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:497) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:369) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:374) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:228) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:246) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:251) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:265) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:270) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:286) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:303) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:115) in function 'conrr_layer1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:122) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:129) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (FSRCNN_V1/FSRCNN.cpp:146) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (FSRCNN_V1/FSRCNN.cpp:153) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.8' (FSRCNN_V1/FSRCNN.cpp:163) in function 'conrr_layer1' completely with a factor of 68.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:184) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'decorr_channel' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1173) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc609'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1174:6) to (FSRCNN_V1/FSRCNN.cpp:1173:34) in function 'Loop_1_proc609'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:927) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc609' (FSRCNN_V1/FSRCNN.cpp:1183) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 363.836 ; gain = 272.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:17 ; elapsed = 00:03:59 . Memory (MB): peak = 538.039 ; gain = 446.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.2' to 'correlate_channel_2'.
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.1' to 'correlate_channel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 240.483 seconds; current allocated memory: 462.304 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 462.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer1' consists of the following:
	'mul' operation of DSP[4251] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:196) [4247]  (3.36 ns)
	'add' operation of DSP[4251] ('ret.V', FSRCNN_V1/FSRCNN.cpp:196) [4251]  (3.02 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:202) [4267]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.777 seconds; current allocated memory: 472.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.356 seconds; current allocated memory: 483.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer2' consists of the following:
	'mul' operation of DSP[306] ('r.V', FSRCNN_V1/FSRCNN.cpp:319) [302]  (3.36 ns)
	'add' operation of DSP[306] ('ret.V', FSRCNN_V1/FSRCNN.cpp:319) [306]  (3.02 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:325) [314]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.261 seconds; current allocated memory: 484.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 485.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 485.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 485.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer3' consists of the following:
	'mul' operation of DSP[663] ('r.V', FSRCNN_V1/FSRCNN.cpp:442) [658]  (3.36 ns)
	'add' operation of DSP[663] ('ret.V', FSRCNN_V1/FSRCNN.cpp:442) [663]  (3.02 ns)
	fifo write on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:448) [680]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 487.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.433 seconds; current allocated memory: 488.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer4' consists of the following:
	'mul' operation of DSP[663] ('r.V', FSRCNN_V1/FSRCNN.cpp:565) [658]  (3.36 ns)
	'add' operation of DSP[663] ('ret.V', FSRCNN_V1/FSRCNN.cpp:565) [663]  (3.02 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:571) [680]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.801 seconds; current allocated memory: 490.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.437 seconds; current allocated memory: 492.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer5' consists of the following:
	'mul' operation of DSP[662] ('r.V', FSRCNN_V1/FSRCNN.cpp:688) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:688) [662]  (3.02 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:694) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.813 seconds; current allocated memory: 493.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.418 seconds; current allocated memory: 495.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer6' consists of the following:
	'mul' operation of DSP[662] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:812) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:812) [662]  (3.02 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:818) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.787 seconds; current allocated memory: 496.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.432 seconds; current allocated memory: 498.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer7' consists of the following:
	'mul' operation of DSP[305] ('r.V', FSRCNN_V1/FSRCNN.cpp:936) [300]  (3.36 ns)
	'add' operation of DSP[305] ('ret.V', FSRCNN_V1/FSRCNN.cpp:936) [305]  (3.02 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:943) [313]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.709 seconds; current allocated memory: 499.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 500.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln61', FSRCNN_V1/FSRCNN.cpp:61) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decorr_channel' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:74) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:74) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln74', FSRCNN_V1/FSRCNN.cpp:74) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:74 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 501.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.393 seconds; current allocated memory: 503.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.673 seconds; current allocated memory: 505.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.623 seconds; current allocated memory: 507.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 508.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 508.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 509.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.821 seconds; current allocated memory: 513.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_18s_23ns_39ns_39_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_2'.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 514.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 2.534 seconds; current allocated memory: 527.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_17s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_15ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 11.137 seconds; current allocated memory: 533.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_1'.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 534.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_38s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.941 seconds; current allocated memory: 537.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subf0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 3.124 seconds; current allocated memory: 540.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 543.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbtn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbtn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 3.242 seconds; current allocated memory: 547.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_34s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbGp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 3.226 seconds; current allocated memory: 549.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbHp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 1.888 seconds; current allocated memory: 552.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 3.233 seconds; current allocated memory: 556.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bWr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc609'.
INFO: [HLS 200-111]  Elapsed time: 3.012 seconds; current allocated memory: 559.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc609_U0' to 'start_for_Loop_1_b4t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 2.767 seconds; current allocated memory: 561.951 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbpm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bwn_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbCo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbLp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbMq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbNq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb0s_U(start_for_conrr_lb0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb1s_U(start_for_conrr_lb1s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb2s_U(start_for_conrr_lb2s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b3s_U(start_for_decorr_b3s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b4t_U(start_for_Loop_1_b4t)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:01 ; elapsed = 00:07:28 . Memory (MB): peak = 783.832 ; gain = 692.367
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 448.528 seconds; peak allocated memory: 561.951 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1161:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 184.617 ; gain = 93.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 184.617 ; gain = 93.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 256.824 ; gain = 165.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 287.871 ; gain = 196.441
ERROR: [XFORM 203-801] Cannot specify interface depth  (FSRCNN_V1/FSRCNN.cpp:1154:1) on argument 'stream_in' (FSRCNN_V1/FSRCNN.cpp:1136). This interface directive will be discarded.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1161:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 184.773 ; gain = 93.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 184.773 ; gain = 93.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 255.551 ; gain = 163.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 289.438 ; gain = 197.883
ERROR: [XFORM 203-801] Cannot specify interface depth  (FSRCNN_V1/FSRCNN.cpp:1154:1) on argument 'stream_in' (FSRCNN_V1/FSRCNN.cpp:1136). This interface directive will be discarded.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:1175:2: error: no matching function for call to 'conrr_layer1'
 conrr_layer1(stream_in, corr1_out, height, width, color);
 ^~~~~~~~~~~~
FSRCNN_V1/FSRCNN.cpp:83:6: note: candidate function not viable: no known conversion from 'int' to 'stream_t &' (aka 'stream<package_t> &') for 1st argument; 
void conrr_layer1(stream_t& stream_in, stream_t2& corr1_out, ap_uint<12> height, ap_uint<12> width, ap_uint<3> color)
     ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1156:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 184.637 ; gain = 93.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 184.637 ; gain = 93.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 256.211 ; gain = 164.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 286.977 ; gain = 195.469
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:966) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:994) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:999) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1018) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:845) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:882) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:887) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:903) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:916) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:920) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:744) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:758) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:763) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:615) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:620) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:634) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:639) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:492) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:497) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:369) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:374) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:228) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:246) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:251) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:265) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:270) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:286) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:303) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:184) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'decorr_channel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:966) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:994) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:999) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1018) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:845) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:882) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:887) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:903) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:916) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:920) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:744) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:758) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:763) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:615) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:620) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:634) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:639) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:492) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:497) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:369) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:374) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:228) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:246) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:251) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:265) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:270) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:286) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:303) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:115) in function 'conrr_layer1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:122) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:129) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (FSRCNN_V1/FSRCNN.cpp:146) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (FSRCNN_V1/FSRCNN.cpp:153) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.8' (FSRCNN_V1/FSRCNN.cpp:163) in function 'conrr_layer1' completely with a factor of 68.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:184) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'decorr_channel' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1178) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc609'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1179:6) to (FSRCNN_V1/FSRCNN.cpp:1178:34) in function 'Loop_1_proc609'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:927) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc609' (FSRCNN_V1/FSRCNN.cpp:1188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 364.520 ; gain = 273.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:04:01 . Memory (MB): peak = 539.398 ; gain = 447.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.2' to 'correlate_channel_2'.
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.1' to 'correlate_channel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 241.785 seconds; current allocated memory: 462.289 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 462.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer1' consists of the following:
	'mul' operation of DSP[4251] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:196) [4247]  (3.36 ns)
	'add' operation of DSP[4251] ('ret.V', FSRCNN_V1/FSRCNN.cpp:196) [4251]  (3.02 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:202) [4267]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 472.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.429 seconds; current allocated memory: 483.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer2' consists of the following:
	'mul' operation of DSP[306] ('r.V', FSRCNN_V1/FSRCNN.cpp:319) [302]  (3.36 ns)
	'add' operation of DSP[306] ('ret.V', FSRCNN_V1/FSRCNN.cpp:319) [306]  (3.02 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:325) [314]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.664 seconds; current allocated memory: 484.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 485.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 485.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 485.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer3' consists of the following:
	'mul' operation of DSP[663] ('r.V', FSRCNN_V1/FSRCNN.cpp:442) [658]  (3.36 ns)
	'add' operation of DSP[663] ('ret.V', FSRCNN_V1/FSRCNN.cpp:442) [663]  (3.02 ns)
	fifo write on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:448) [680]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 487.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.354 seconds; current allocated memory: 489.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer4' consists of the following:
	'mul' operation of DSP[663] ('r.V', FSRCNN_V1/FSRCNN.cpp:565) [658]  (3.36 ns)
	'add' operation of DSP[663] ('ret.V', FSRCNN_V1/FSRCNN.cpp:565) [663]  (3.02 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:571) [680]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.735 seconds; current allocated memory: 490.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.364 seconds; current allocated memory: 492.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer5' consists of the following:
	'mul' operation of DSP[662] ('r.V', FSRCNN_V1/FSRCNN.cpp:688) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:688) [662]  (3.02 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:694) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.732 seconds; current allocated memory: 493.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.388 seconds; current allocated memory: 495.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer6' consists of the following:
	'mul' operation of DSP[662] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:812) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:812) [662]  (3.02 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:818) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.725 seconds; current allocated memory: 496.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.431 seconds; current allocated memory: 498.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer7' consists of the following:
	'mul' operation of DSP[305] ('r.V', FSRCNN_V1/FSRCNN.cpp:936) [300]  (3.36 ns)
	'add' operation of DSP[305] ('ret.V', FSRCNN_V1/FSRCNN.cpp:936) [305]  (3.02 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:943) [313]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.655 seconds; current allocated memory: 499.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 500.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln61', FSRCNN_V1/FSRCNN.cpp:61) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decorr_channel' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:74) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:74) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln74', FSRCNN_V1/FSRCNN.cpp:74) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:74 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.943 seconds; current allocated memory: 501.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.318 seconds; current allocated memory: 503.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.592 seconds; current allocated memory: 505.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.609 seconds; current allocated memory: 507.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.797 seconds; current allocated memory: 508.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 508.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 509.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.791 seconds; current allocated memory: 513.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_18s_23ns_39ns_39_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_2'.
INFO: [HLS 200-111]  Elapsed time: 1.728 seconds; current allocated memory: 514.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 2.598 seconds; current allocated memory: 527.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_17s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_15ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 10.847 seconds; current allocated memory: 533.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_1'.
INFO: [HLS 200-111]  Elapsed time: 1.587 seconds; current allocated memory: 534.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_38s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.941 seconds; current allocated memory: 537.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subf0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 540.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 3.084 seconds; current allocated memory: 543.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbtn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbtn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 3.162 seconds; current allocated memory: 547.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_34s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbGp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 3.122 seconds; current allocated memory: 549.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbHp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 552.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 3.213 seconds; current allocated memory: 556.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bWr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc609'.
INFO: [HLS 200-111]  Elapsed time: 3.034 seconds; current allocated memory: 559.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc609_U0' to 'start_for_Loop_1_b4t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 2.856 seconds; current allocated memory: 561.936 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbpm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bwn_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbCo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbLp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbMq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbNq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb0s_U(start_for_conrr_lb0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb1s_U(start_for_conrr_lb1s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb2s_U(start_for_conrr_lb2s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b3s_U(start_for_decorr_b3s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b4t_U(start_for_Loop_1_b4t)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:53 ; elapsed = 00:07:40 . Memory (MB): peak = 783.156 ; gain = 691.648
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 460.1 seconds; peak allocated memory: 561.936 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1161:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 185.051 ; gain = 93.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 185.051 ; gain = 93.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 256.227 ; gain = 164.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
ERROR: [XFORM 203-804] Found conflict interfaces on port 'stream_in.V.data.V' of function 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:1136) with its sub function(s).
ERROR: [XFORM 203-804] Found conflict interfaces on port 'stream_in.V.keep.V' of function 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:1136) with its sub function(s).
ERROR: [XFORM 203-804] Found conflict interfaces on port 'stream_in.V.strb.V' of function 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:1136) with its sub function(s).
ERROR: [XFORM 203-804] Found conflict interfaces on port 'stream_in.V.user.V' of function 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:1136) with its sub function(s).
ERROR: [XFORM 203-804] Found conflict interfaces on port 'stream_in.V.last.V' of function 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:1136) with its sub function(s).
ERROR: [XFORM 203-804] Found conflict interfaces on port 'stream_in.V.id.V' of function 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:1136) with its sub function(s).
ERROR: [XFORM 203-804] Found conflict interfaces on port 'stream_in.V.dest.V' of function 'FSRCNN' (FSRCNN_V1/FSRCNN.cpp:1136) with its sub function(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1153:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 184.586 ; gain = 93.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 184.586 ; gain = 93.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 255.000 ; gain = 163.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 287.047 ; gain = 195.605
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:966) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:994) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:999) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1018) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:845) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:882) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:887) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:903) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:916) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:920) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:744) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:758) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:763) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:615) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:620) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:634) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:639) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:492) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:497) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:369) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:374) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:228) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:246) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:251) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:265) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:270) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:286) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:303) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:184) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'decorr_channel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:966) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:994) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:999) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1018) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:845) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:882) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:887) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:903) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:916) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:920) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:744) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:758) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:763) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:615) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:620) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:634) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:639) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:492) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:497) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:369) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:374) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:228) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:246) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:251) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:265) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:270) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:286) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:303) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:115) in function 'conrr_layer1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:122) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:129) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (FSRCNN_V1/FSRCNN.cpp:146) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (FSRCNN_V1/FSRCNN.cpp:153) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.8' (FSRCNN_V1/FSRCNN.cpp:163) in function 'conrr_layer1' completely with a factor of 68.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:184) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'decorr_channel' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:565) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:688) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:812) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:936) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1175) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc609'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1176:6) to (FSRCNN_V1/FSRCNN.cpp:1175:34) in function 'Loop_1_proc609'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:927) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc609' (FSRCNN_V1/FSRCNN.cpp:1185) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 365.410 ; gain = 273.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:47 ; elapsed = 00:03:36 . Memory (MB): peak = 539.852 ; gain = 448.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.2' to 'correlate_channel_2'.
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.1' to 'correlate_channel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.616 seconds; current allocated memory: 462.290 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 462.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer1' consists of the following:
	'mul' operation of DSP[4251] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:196) [4247]  (3.36 ns)
	'add' operation of DSP[4251] ('ret.V', FSRCNN_V1/FSRCNN.cpp:196) [4251]  (3.02 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:202) [4267]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.396 seconds; current allocated memory: 472.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.2 seconds; current allocated memory: 483.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer2' consists of the following:
	'mul' operation of DSP[306] ('r.V', FSRCNN_V1/FSRCNN.cpp:319) [302]  (3.36 ns)
	'add' operation of DSP[306] ('ret.V', FSRCNN_V1/FSRCNN.cpp:319) [306]  (3.02 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:325) [314]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.817 seconds; current allocated memory: 484.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 485.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 485.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 485.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer3' consists of the following:
	'mul' operation of DSP[663] ('r.V', FSRCNN_V1/FSRCNN.cpp:442) [658]  (3.36 ns)
	'add' operation of DSP[663] ('ret.V', FSRCNN_V1/FSRCNN.cpp:442) [663]  (3.02 ns)
	fifo write on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:448) [680]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 487.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 489.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer4' consists of the following:
	'mul' operation of DSP[663] ('r.V', FSRCNN_V1/FSRCNN.cpp:565) [658]  (3.36 ns)
	'add' operation of DSP[663] ('ret.V', FSRCNN_V1/FSRCNN.cpp:565) [663]  (3.02 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:571) [680]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.811 seconds; current allocated memory: 490.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.365 seconds; current allocated memory: 492.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer5' consists of the following:
	'mul' operation of DSP[662] ('r.V', FSRCNN_V1/FSRCNN.cpp:688) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:688) [662]  (3.02 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:694) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.746 seconds; current allocated memory: 493.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.332 seconds; current allocated memory: 495.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer6' consists of the following:
	'mul' operation of DSP[662] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:812) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:812) [662]  (3.02 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:818) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.785 seconds; current allocated memory: 496.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.384 seconds; current allocated memory: 498.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer7' consists of the following:
	'mul' operation of DSP[305] ('r.V', FSRCNN_V1/FSRCNN.cpp:936) [300]  (3.36 ns)
	'add' operation of DSP[305] ('ret.V', FSRCNN_V1/FSRCNN.cpp:936) [305]  (3.02 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:943) [313]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.708 seconds; current allocated memory: 499.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 500.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln61', FSRCNN_V1/FSRCNN.cpp:61) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decorr_channel' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:74) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:74) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln74', FSRCNN_V1/FSRCNN.cpp:74) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:74 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.707 seconds; current allocated memory: 501.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.208 seconds; current allocated memory: 503.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.387 seconds; current allocated memory: 505.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.358 seconds; current allocated memory: 507.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 508.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 508.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 509.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.437 seconds; current allocated memory: 513.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_18s_23ns_39ns_39_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_2'.
INFO: [HLS 200-111]  Elapsed time: 1.481 seconds; current allocated memory: 514.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 2.132 seconds; current allocated memory: 527.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_17s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_15ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 9.974 seconds; current allocated memory: 533.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_1'.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 534.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_38s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 2.064 seconds; current allocated memory: 537.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subf0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 3.331 seconds; current allocated memory: 540.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 3.425 seconds; current allocated memory: 543.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbtn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbtn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 3.448 seconds; current allocated memory: 547.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_34s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbGp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.728 seconds; current allocated memory: 549.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbHp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 1.627 seconds; current allocated memory: 552.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 2.807 seconds; current allocated memory: 556.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bWr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc609'.
INFO: [HLS 200-111]  Elapsed time: 2.598 seconds; current allocated memory: 559.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc609_U0' to 'start_for_Loop_1_b4t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 561.936 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbpm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bwn_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbCo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbLp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbMq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbNq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb0s_U(start_for_conrr_lb0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb1s_U(start_for_conrr_lb1s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb2s_U(start_for_conrr_lb2s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b3s_U(start_for_decorr_b3s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b4t_U(start_for_Loop_1_b4t)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:22 ; elapsed = 00:06:44 . Memory (MB): peak = 785.484 ; gain = 694.043
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 404.658 seconds; peak allocated memory: 561.936 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1156:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 185.594 ; gain = 94.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 185.594 ; gain = 94.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 256.293 ; gain = 164.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:445) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:445) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:568) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:568) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:691) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:691) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:815) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:815) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:939) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:939) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:120: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 286.715 ; gain = 195.172
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:969) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1002) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1016) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1021) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1046) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:848) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:866) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:871) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:885) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:890) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:906) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:919) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:923) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:742) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:747) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:761) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:766) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:618) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:623) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:637) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:642) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:495) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:500) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:514) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:519) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:372) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:377) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:396) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:248) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:253) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:267) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:272) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:288) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:301) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:305) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:186) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'decorr_channel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:969) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1002) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1016) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1021) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1046) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:848) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:866) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:871) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:885) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:890) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:906) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:919) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:923) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:742) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:747) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:761) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:766) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:618) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:623) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:637) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:642) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:495) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:500) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:514) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:519) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:372) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:377) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:396) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:248) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:253) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:267) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:272) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:288) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:301) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:305) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:116) in function 'conrr_layer1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:123) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:130) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (FSRCNN_V1/FSRCNN.cpp:147) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (FSRCNN_V1/FSRCNN.cpp:154) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.8' (FSRCNN_V1/FSRCNN.cpp:164) in function 'conrr_layer1' completely with a factor of 68.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:186) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'decorr_channel' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:445) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:445) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:568) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:568) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:691) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:691) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:815) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:815) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:939) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:939) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1178) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc609'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1179:6) to (FSRCNN_V1/FSRCNN.cpp:1178:34) in function 'Loop_1_proc609'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:313) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:930) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc609' (FSRCNN_V1/FSRCNN.cpp:1188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 363.059 ; gain = 271.516
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:299:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:297:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:217:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:101:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:96:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:03:24 . Memory (MB): peak = 540.578 ; gain = 449.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.2' to 'correlate_channel_2'.
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.1' to 'correlate_channel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 205.494 seconds; current allocated memory: 462.373 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 462.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer1' consists of the following:
	'mul' operation of DSP[4256] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:198) [4252]  (3.36 ns)
	'add' operation of DSP[4256] ('ret.V', FSRCNN_V1/FSRCNN.cpp:198) [4256]  (3.02 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:204) [4272]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.601 seconds; current allocated memory: 473.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.066 seconds; current allocated memory: 484.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer2' consists of the following:
	'mul' operation of DSP[309] ('r.V', FSRCNN_V1/FSRCNN.cpp:322) [305]  (3.36 ns)
	'add' operation of DSP[309] ('ret.V', FSRCNN_V1/FSRCNN.cpp:322) [309]  (3.02 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:328) [317]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.73 seconds; current allocated memory: 485.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 485.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 486.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 486.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer3' consists of the following:
	'mul' operation of DSP[663] ('r.V', FSRCNN_V1/FSRCNN.cpp:445) [658]  (3.36 ns)
	'add' operation of DSP[663] ('ret.V', FSRCNN_V1/FSRCNN.cpp:445) [663]  (3.02 ns)
	fifo write on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:451) [680]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 487.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 489.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer4' consists of the following:
	'mul' operation of DSP[663] ('r.V', FSRCNN_V1/FSRCNN.cpp:568) [658]  (3.36 ns)
	'add' operation of DSP[663] ('ret.V', FSRCNN_V1/FSRCNN.cpp:568) [663]  (3.02 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:574) [680]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 491.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.189 seconds; current allocated memory: 492.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer5' consists of the following:
	'mul' operation of DSP[662] ('r.V', FSRCNN_V1/FSRCNN.cpp:691) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:691) [662]  (3.02 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:697) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.507 seconds; current allocated memory: 494.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.113 seconds; current allocated memory: 496.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer6' consists of the following:
	'mul' operation of DSP[662] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:815) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:815) [662]  (3.02 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:821) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 497.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 499.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer7' consists of the following:
	'mul' operation of DSP[305] ('r.V', FSRCNN_V1/FSRCNN.cpp:939) [300]  (3.36 ns)
	'add' operation of DSP[305] ('ret.V', FSRCNN_V1/FSRCNN.cpp:939) [305]  (3.02 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:946) [313]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 500.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 500.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln61', FSRCNN_V1/FSRCNN.cpp:61) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decorr_channel' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:74) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:74) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln74', FSRCNN_V1/FSRCNN.cpp:74) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:74 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.641 seconds; current allocated memory: 502.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.122 seconds; current allocated memory: 503.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 505.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.345 seconds; current allocated memory: 507.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 508.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 509.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 509.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.319 seconds; current allocated memory: 513.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_18s_23ns_39ns_39_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_2'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 515.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 2.149 seconds; current allocated memory: 529.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_17s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_15ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 9.384 seconds; current allocated memory: 535.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_1'.
INFO: [HLS 200-111]  Elapsed time: 1.321 seconds; current allocated memory: 535.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_38s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 538.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subf0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 2.584 seconds; current allocated memory: 541.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 2.637 seconds; current allocated memory: 545.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbtn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbtn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 2.618 seconds; current allocated memory: 548.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_34s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbGp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.656 seconds; current allocated memory: 550.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbHp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 1.537 seconds; current allocated memory: 554.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 2.634 seconds; current allocated memory: 558.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bWr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc609'.
INFO: [HLS 200-111]  Elapsed time: 2.504 seconds; current allocated memory: 560.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc609_U0' to 'start_for_Loop_1_b4t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 2.353 seconds; current allocated memory: 563.462 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbpm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bwn_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbCo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbLp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbMq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbNq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb0s_U(start_for_conrr_lb0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb1s_U(start_for_conrr_lb1s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb2s_U(start_for_conrr_lb2s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b3s_U(start_for_decorr_b3s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b4t_U(start_for_Loop_1_b4t)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:13 ; elapsed = 00:06:14 . Memory (MB): peak = 785.609 ; gain = 694.066
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 374.494 seconds; peak allocated memory: 563.462 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1167:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 185.332 ; gain = 93.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 185.332 ; gain = 93.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 255.656 ; gain = 164.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:454) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:454) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:702) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:702) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:826) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:826) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:950) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:950) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:120: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 286.902 ; gain = 195.453
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:380) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:386) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:980) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1008) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1027) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1032) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:859) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:877) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:882) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:896) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:901) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:917) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:930) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:753) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:758) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:772) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:777) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:629) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:634) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:648) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:653) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:504) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:509) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:523) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:528) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:358) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:378) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:384) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:399) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:404) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:248) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:253) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:274) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:292) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:305) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:186) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'decorr_channel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:980) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1008) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1027) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1032) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:859) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:877) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:882) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:896) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:901) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:917) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:930) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:753) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:758) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:772) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:777) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:629) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:634) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:648) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:653) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:504) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:509) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:523) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:528) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:361) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:378) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:384) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:399) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:404) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:248) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:253) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:274) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:292) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:305) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:116) in function 'conrr_layer1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:123) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:130) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (FSRCNN_V1/FSRCNN.cpp:147) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (FSRCNN_V1/FSRCNN.cpp:154) in function 'conrr_layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.8' (FSRCNN_V1/FSRCNN.cpp:164) in function 'conrr_layer1' completely with a factor of 68.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:186) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'decorr_channel' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:454) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:454) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:702) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:702) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:826) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:826) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:950) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:950) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1189) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc609'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1190:6) to (FSRCNN_V1/FSRCNN.cpp:1189:34) in function 'Loop_1_proc609'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:317) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:941) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc609' (FSRCNN_V1/FSRCNN.cpp:1199) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 363.004 ; gain = 271.555
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:481:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:562:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:556:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:554:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:473:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:353:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:437:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:431:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:429:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:345:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:225:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:303:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:301:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:217:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:101:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:96:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:51 ; elapsed = 00:05:52 . Memory (MB): peak = 557.055 ; gain = 465.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.2' to 'correlate_channel_2'.
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.1' to 'correlate_channel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 353.87 seconds; current allocated memory: 476.429 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 476.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer1' consists of the following:
	'mul' operation of DSP[4256] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:198) [4252]  (3.36 ns)
	'add' operation of DSP[4256] ('ret.V', FSRCNN_V1/FSRCNN.cpp:198) [4256]  (3.02 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:204) [4272]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.041 seconds; current allocated memory: 487.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.918 seconds; current allocated memory: 498.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer2' consists of the following:
	'mul' operation of DSP[312] ('r.V', FSRCNN_V1/FSRCNN.cpp:326) [308]  (3.36 ns)
	'add' operation of DSP[312] ('ret.V', FSRCNN_V1/FSRCNN.cpp:326) [312]  (3.02 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:332) [320]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.779 seconds; current allocated memory: 499.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.171 seconds; current allocated memory: 499.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 500.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 500.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_223', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:363) on array 'img_channel_valid_V_5' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer3' consists of the following:
	'mul' operation of DSP[2736] ('r.V', FSRCNN_V1/FSRCNN.cpp:454) [2731]  (3.36 ns)
	'add' operation of DSP[2736] ('ret.V', FSRCNN_V1/FSRCNN.cpp:454) [2736]  (3.02 ns)
	fifo write on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:460) [2753]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.878 seconds; current allocated memory: 506.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.775 seconds; current allocated memory: 515.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer4' consists of the following:
	'mul' operation of DSP[666] ('r.V', FSRCNN_V1/FSRCNN.cpp:579) [661]  (3.36 ns)
	'add' operation of DSP[666] ('ret.V', FSRCNN_V1/FSRCNN.cpp:579) [666]  (3.02 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:585) [683]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.996 seconds; current allocated memory: 516.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.854 seconds; current allocated memory: 518.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer5' consists of the following:
	'mul' operation of DSP[662] ('r.V', FSRCNN_V1/FSRCNN.cpp:702) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:702) [662]  (3.02 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:708) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.392 seconds; current allocated memory: 520.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.882 seconds; current allocated memory: 522.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer6' consists of the following:
	'mul' operation of DSP[662] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:826) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:826) [662]  (3.02 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:832) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.146 seconds; current allocated memory: 523.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.806 seconds; current allocated memory: 525.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer7' consists of the following:
	'mul' operation of DSP[305] ('r.V', FSRCNN_V1/FSRCNN.cpp:950) [300]  (3.36 ns)
	'add' operation of DSP[305] ('ret.V', FSRCNN_V1/FSRCNN.cpp:950) [305]  (3.02 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:957) [313]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.175 seconds; current allocated memory: 526.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 526.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln61', FSRCNN_V1/FSRCNN.cpp:61) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decorr_channel' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:74) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:74) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln74', FSRCNN_V1/FSRCNN.cpp:74) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:74 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.561 seconds; current allocated memory: 528.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.825 seconds; current allocated memory: 530.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.173 seconds; current allocated memory: 531.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.057 seconds; current allocated memory: 534.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.358 seconds; current allocated memory: 534.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 535.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 535.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.997 seconds; current allocated memory: 540.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_18s_23ns_39ns_39_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_2'.
INFO: [HLS 200-111]  Elapsed time: 2.379 seconds; current allocated memory: 541.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 3.354 seconds; current allocated memory: 555.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_17s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_15ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 14.514 seconds; current allocated memory: 561.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_1'.
INFO: [HLS 200-111]  Elapsed time: 2.059 seconds; current allocated memory: 562.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_38s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 3.111 seconds; current allocated memory: 571.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subf0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 10.301 seconds; current allocated memory: 576.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 4.236 seconds; current allocated memory: 579.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbtn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbtn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 4.294 seconds; current allocated memory: 583.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_34s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbGp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 4.133 seconds; current allocated memory: 585.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbHp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 2.478 seconds; current allocated memory: 588.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 4.294 seconds; current allocated memory: 592.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bWr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc609'.
INFO: [HLS 200-111]  Elapsed time: 3.939 seconds; current allocated memory: 595.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc609_U0' to 'start_for_Loop_1_b4t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 3.524 seconds; current allocated memory: 597.925 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbpm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bwn_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbCo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbLp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbMq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbNq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb0s_U(start_for_conrr_lb0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb1s_U(start_for_conrr_lb1s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb2s_U(start_for_conrr_lb2s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b3s_U(start_for_decorr_b3s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b4t_U(start_for_Loop_1_b4t)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:09 ; elapsed = 00:10:34 . Memory (MB): peak = 851.883 ; gain = 760.434
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 634.981 seconds; peak allocated memory: 597.925 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from C:/xfopencv-master/xfopencv-master/include\common/xf_common.h:34:
C:/xfopencv-master/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1171:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 185.188 ; gain = 118.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 185.188 ; gain = 118.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 256.395 ; gain = 189.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 286.574 ; gain = 220.141
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:384) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:390) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:984) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1012) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1017) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1031) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1036) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1061) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:881) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:886) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:900) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:905) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:921) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:938) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:757) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:762) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:776) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:781) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:633) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:652) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:508) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:527) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:362) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:382) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:403) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:256) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:278) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:296) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:185) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'decorr_channel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:984) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1012) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1017) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1031) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1036) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1061) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:881) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:886) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:900) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:905) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:921) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:938) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:757) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:762) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:776) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:781) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:633) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:652) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:508) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:527) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:382) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:403) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:256) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:278) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:296) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:185) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'decorr_channel' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1193) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc608'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1194:6) to (FSRCNN_V1/FSRCNN.cpp:1193:34) in function 'Loop_1_proc608'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:945) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc608' (FSRCNN_V1/FSRCNN.cpp:1203) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 360.703 ; gain = 294.270
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:485:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:566:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:560:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:558:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:477:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:357:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:441:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:435:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:433:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:349:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:225:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:307:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:305:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:217:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:100:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:183:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:95:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:53 ; elapsed = 00:03:32 . Memory (MB): peak = 524.191 ; gain = 457.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.2' to 'correlate_channel_2'.
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.1' to 'correlate_channel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 212.299 seconds; current allocated memory: 449.475 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 449.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer1' consists of the following:
	'mul' operation of DSP[592] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:198) [588]  (3.36 ns)
	'add' operation of DSP[592] ('ret.V', FSRCNN_V1/FSRCNN.cpp:198) [592]  (3.02 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:204) [608]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.393 seconds; current allocated memory: 451.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 453.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer2' consists of the following:
	'mul' operation of DSP[315] ('r.V', FSRCNN_V1/FSRCNN.cpp:330) [311]  (3.36 ns)
	'add' operation of DSP[315] ('ret.V', FSRCNN_V1/FSRCNN.cpp:330) [315]  (3.02 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:336) [323]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.422 seconds; current allocated memory: 453.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 454.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 454.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 455.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_223', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:367) on array 'img_channel_valid_V_5' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer3' consists of the following:
	'mul' operation of DSP[2736] ('r.V', FSRCNN_V1/FSRCNN.cpp:458) [2731]  (3.36 ns)
	'add' operation of DSP[2736] ('ret.V', FSRCNN_V1/FSRCNN.cpp:458) [2736]  (3.02 ns)
	fifo write on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:464) [2753]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.488 seconds; current allocated memory: 461.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 469.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer4' consists of the following:
	'mul' operation of DSP[666] ('r.V', FSRCNN_V1/FSRCNN.cpp:583) [661]  (3.36 ns)
	'add' operation of DSP[666] ('ret.V', FSRCNN_V1/FSRCNN.cpp:583) [666]  (3.02 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:589) [683]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.846 seconds; current allocated memory: 471.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.071 seconds; current allocated memory: 473.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer5' consists of the following:
	'mul' operation of DSP[662] ('r.V', FSRCNN_V1/FSRCNN.cpp:706) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:706) [662]  (3.02 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:712) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.407 seconds; current allocated memory: 475.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 476.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer6' consists of the following:
	'mul' operation of DSP[662] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:830) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:830) [662]  (3.02 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:836) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 478.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 480.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer7' consists of the following:
	'mul' operation of DSP[305] ('r.V', FSRCNN_V1/FSRCNN.cpp:954) [300]  (3.36 ns)
	'add' operation of DSP[305] ('ret.V', FSRCNN_V1/FSRCNN.cpp:954) [305]  (3.02 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:961) [313]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.413 seconds; current allocated memory: 480.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 481.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln60', FSRCNN_V1/FSRCNN.cpp:60) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decorr_channel' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:73) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:73) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln73', FSRCNN_V1/FSRCNN.cpp:73) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:73 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.629 seconds; current allocated memory: 483.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 484.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 486.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.168 seconds; current allocated memory: 488.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.362 seconds; current allocated memory: 489.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 489.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 490.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.134 seconds; current allocated memory: 494.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_18s_23ns_39ns_39_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_2'.
INFO: [HLS 200-111]  Elapsed time: 1.341 seconds; current allocated memory: 495.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 1.495 seconds; current allocated memory: 498.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_17s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_15ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 2.368 seconds; current allocated memory: 501.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_1'.
INFO: [HLS 200-111]  Elapsed time: 1.262 seconds; current allocated memory: 501.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_38s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.902 seconds; current allocated memory: 511.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subf0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 5.997 seconds; current allocated memory: 516.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 2.643 seconds; current allocated memory: 519.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbtn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbtn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 2.599 seconds; current allocated memory: 523.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_34s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbGp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.531 seconds; current allocated memory: 525.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbHp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 1.476 seconds; current allocated memory: 528.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 2.493 seconds; current allocated memory: 532.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bWr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc608'.
INFO: [HLS 200-111]  Elapsed time: 2.271 seconds; current allocated memory: 535.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc608_U0' to 'start_for_Loop_1_b4t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 2.224 seconds; current allocated memory: 538.007 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbpm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bwn_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbCo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbLp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbMq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbNq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb0s_U(start_for_conrr_lb0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb1s_U(start_for_conrr_lb1s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb2s_U(start_for_conrr_lb2s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b3s_U(start_for_decorr_b3s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b4t_U(start_for_Loop_1_b4t)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:25 ; elapsed = 00:06:12 . Memory (MB): peak = 736.254 ; gain = 669.820
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 372.516 seconds; peak allocated memory: 538.007 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_axi_io.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_axi_sdata.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_common.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_infra.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_params.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_structs.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_sw_utils.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_types.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_utility.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_video_core.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_video_mem.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file xf_video_types.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:6:10: fatal error: 'common/xf_common.h' file not found
#include "common/xf_common.h"                           // Brings the macros for channel and data width
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:6:10: fatal error: 'common/xf_common.h' file not found
#include "common/xf_common.h"                           // Brings the macros for channel and data width
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
FSRCNN_V1/xf_common.h:34:10: fatal error: 'xf_structs.h' file not found
#include "xf_structs.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
FSRCNN_V1/xf_common.h:34:10: fatal error: 'xf_structs.h' file not found
#include "xf_structs.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
FSRCNN_V1/xf_common.h:34:10: fatal error: 'xf_structs.h' file not found
#include "xf_structs.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
FSRCNN_V1/xf_common.h:34:10: fatal error: 'xf_structs.h' file not found
#include "xf_structs.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1176:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 185.309 ; gain = 94.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 185.309 ; gain = 94.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 256.637 ; gain = 165.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:588) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:588) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:835) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:835) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:959) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:959) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:124: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 288.344 ; gain = 197.551
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:389) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:395) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:989) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1017) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1022) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1036) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1041) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1066) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:886) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:891) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:905) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:910) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:926) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:939) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:943) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:762) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:767) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:781) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:786) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:643) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:662) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:518) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:537) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:367) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:387) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:413) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:235) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:261) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:283) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:301) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:314) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:318) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:190) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'decorr_channel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:989) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1017) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1022) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1036) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1041) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1066) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:886) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:891) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:905) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:910) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:926) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:939) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:943) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:762) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:767) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:781) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:786) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:643) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:662) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:518) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:537) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:370) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:387) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:413) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:235) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:261) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:283) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:301) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:314) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:318) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:190) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:61) in function 'decorr_channel' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:588) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:588) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:835) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:835) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:959) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:959) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1198) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc608'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1199:6) to (FSRCNN_V1/FSRCNN.cpp:1198:34) in function 'Loop_1_proc608'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:950) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc608' (FSRCNN_V1/FSRCNN.cpp:1208) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 361.609 ; gain = 270.816
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:490:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:571:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:565:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:563:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:482:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:362:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:446:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:440:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:438:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:354:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:230:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:312:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:310:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:222:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:105:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:188:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:100:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:03:21 . Memory (MB): peak = 525.109 ; gain = 434.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.2' to 'correlate_channel_2'.
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.1' to 'correlate_channel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 201.257 seconds; current allocated memory: 449.627 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 449.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer1' consists of the following:
	'mul' operation of DSP[592] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:203) [588]  (3.36 ns)
	'add' operation of DSP[592] ('ret.V', FSRCNN_V1/FSRCNN.cpp:203) [592]  (3.02 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:209) [608]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 451.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 453.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer2' consists of the following:
	'mul' operation of DSP[315] ('r.V', FSRCNN_V1/FSRCNN.cpp:335) [311]  (3.36 ns)
	'add' operation of DSP[315] ('ret.V', FSRCNN_V1/FSRCNN.cpp:335) [315]  (3.02 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:341) [323]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 453.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 454.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 454.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 455.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_223', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:372) on array 'img_channel_valid_V_5' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer3' consists of the following:
	'mul' operation of DSP[2736] ('r.V', FSRCNN_V1/FSRCNN.cpp:463) [2731]  (3.36 ns)
	'add' operation of DSP[2736] ('ret.V', FSRCNN_V1/FSRCNN.cpp:463) [2736]  (3.02 ns)
	fifo write on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:469) [2753]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.352 seconds; current allocated memory: 461.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.213 seconds; current allocated memory: 469.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer4' consists of the following:
	'mul' operation of DSP[666] ('r.V', FSRCNN_V1/FSRCNN.cpp:588) [661]  (3.36 ns)
	'add' operation of DSP[666] ('ret.V', FSRCNN_V1/FSRCNN.cpp:588) [666]  (3.02 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:594) [683]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.926 seconds; current allocated memory: 471.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 473.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer5' consists of the following:
	'mul' operation of DSP[662] ('r.V', FSRCNN_V1/FSRCNN.cpp:711) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:711) [662]  (3.02 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:717) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 474.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 476.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer6' consists of the following:
	'mul' operation of DSP[662] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:835) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:835) [662]  (3.02 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:841) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.201 seconds; current allocated memory: 478.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 479.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer7' consists of the following:
	'mul' operation of DSP[305] ('r.V', FSRCNN_V1/FSRCNN.cpp:959) [300]  (3.36 ns)
	'add' operation of DSP[305] ('ret.V', FSRCNN_V1/FSRCNN.cpp:959) [305]  (3.02 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:966) [313]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 480.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 481.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln63', FSRCNN_V1/FSRCNN.cpp:63) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decorr_channel' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:76) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:76) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln76', FSRCNN_V1/FSRCNN.cpp:76) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:76 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.387 seconds; current allocated memory: 483.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 484.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.118 seconds; current allocated memory: 486.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 488.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.136 seconds; current allocated memory: 489.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 489.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 490.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.288 seconds; current allocated memory: 494.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_18s_23ns_39ns_39_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_2'.
INFO: [HLS 200-111]  Elapsed time: 1.116 seconds; current allocated memory: 495.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 498.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_17s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_15ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 1.539 seconds; current allocated memory: 501.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_1'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 501.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_38s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.002 seconds; current allocated memory: 511.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subf0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 6.195 seconds; current allocated memory: 516.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.931 seconds; current allocated memory: 519.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbtn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbtn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.893 seconds; current allocated memory: 522.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_34s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbGp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 1.809 seconds; current allocated memory: 525.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbHp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 528.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.824 seconds; current allocated memory: 532.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bWr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc608'.
INFO: [HLS 200-111]  Elapsed time: 2.014 seconds; current allocated memory: 535.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc608_U0' to 'start_for_Loop_1_b4t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 537.919 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbpm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bwn_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbCo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbLp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbMq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbNq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb0s_U(start_for_conrr_lb0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb1s_U(start_for_conrr_lb1s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb2s_U(start_for_conrr_lb2s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b3s_U(start_for_decorr_b3s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b4t_U(start_for_Loop_1_b4t)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:47 ; elapsed = 00:04:28 . Memory (MB): peak = 736.738 ; gain = 645.945
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 268.319 seconds; peak allocated memory: 537.919 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1171:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 185.629 ; gain = 93.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 185.629 ; gain = 93.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 257.152 ; gain = 165.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 288.234 ; gain = 196.574
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:384) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:390) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:984) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1012) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1017) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1031) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1036) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1061) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:881) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:886) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:900) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:905) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:921) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:938) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:757) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:762) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:776) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:781) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:633) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:652) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:508) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:527) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:362) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:382) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:403) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:256) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:278) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:296) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:185) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'decorr_channel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:984) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1012) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1017) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1031) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1036) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1061) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:881) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:886) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:900) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:905) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:921) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:938) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:757) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:762) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:776) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:781) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:633) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:652) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:508) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:527) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:382) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:403) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:256) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:278) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:296) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:185) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'decorr_channel' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'maxx' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'minn' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1193) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc608'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1194:6) to (FSRCNN_V1/FSRCNN.cpp:1193:34) in function 'Loop_1_proc608'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate_channel' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:945) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc608' (FSRCNN_V1/FSRCNN.cpp:1203) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 361.031 ; gain = 269.371
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:485:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:566:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:560:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:558:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:477:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:357:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:441:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:435:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:433:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:349:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:225:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:307:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:305:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:217:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:100:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:183:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:95:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:03:38 . Memory (MB): peak = 525.355 ; gain = 433.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.2' to 'correlate_channel_2'.
WARNING: [SYN 201-103] Legalizing function name 'correlate_channel.1' to 'correlate_channel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.268 seconds; current allocated memory: 449.498 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 449.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer1' consists of the following:
	'mul' operation of DSP[592] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:198) [588]  (3.36 ns)
	'add' operation of DSP[592] ('ret.V', FSRCNN_V1/FSRCNN.cpp:198) [592]  (3.02 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:204) [608]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 451.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 452.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer2' consists of the following:
	'mul' operation of DSP[315] ('r.V', FSRCNN_V1/FSRCNN.cpp:330) [311]  (3.36 ns)
	'add' operation of DSP[315] ('ret.V', FSRCNN_V1/FSRCNN.cpp:330) [315]  (3.02 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:336) [323]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.037 seconds; current allocated memory: 453.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 454.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 454.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 454.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_223', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:367) on array 'img_channel_valid_V_5' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer3' consists of the following:
	'mul' operation of DSP[2736] ('r.V', FSRCNN_V1/FSRCNN.cpp:458) [2731]  (3.36 ns)
	'add' operation of DSP[2736] ('ret.V', FSRCNN_V1/FSRCNN.cpp:458) [2736]  (3.02 ns)
	fifo write on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:464) [2753]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.025 seconds; current allocated memory: 461.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.462 seconds; current allocated memory: 469.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer4' consists of the following:
	'mul' operation of DSP[666] ('r.V', FSRCNN_V1/FSRCNN.cpp:583) [661]  (3.36 ns)
	'add' operation of DSP[666] ('ret.V', FSRCNN_V1/FSRCNN.cpp:583) [666]  (3.02 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:589) [683]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.263 seconds; current allocated memory: 471.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 473.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer5' consists of the following:
	'mul' operation of DSP[662] ('r.V', FSRCNN_V1/FSRCNN.cpp:706) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:706) [662]  (3.02 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:712) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.146 seconds; current allocated memory: 474.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 476.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer6' consists of the following:
	'mul' operation of DSP[662] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:830) [658]  (3.36 ns)
	'add' operation of DSP[662] ('ret.V', FSRCNN_V1/FSRCNN.cpp:830) [662]  (3.02 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:836) [679]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 477.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 479.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.014ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conrr_layer7' consists of the following:
	'mul' operation of DSP[305] ('r.V', FSRCNN_V1/FSRCNN.cpp:954) [300]  (3.36 ns)
	'add' operation of DSP[305] ('ret.V', FSRCNN_V1/FSRCNN.cpp:954) [305]  (3.02 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:961) [313]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 480.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 481.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln60', FSRCNN_V1/FSRCNN.cpp:60) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decorr_channel' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:71) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:71) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln71', FSRCNN_V1/FSRCNN.cpp:71) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:71 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.359 seconds; current allocated memory: 482.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 484.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 486.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 488.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.738 seconds; current allocated memory: 489.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 489.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 489.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.797 seconds; current allocated memory: 493.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_18s_23ns_39ns_39_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_2'.
INFO: [HLS 200-111]  Elapsed time: 1.099 seconds; current allocated memory: 495.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 498.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_17s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_15ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 500.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel_1'.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 501.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_38s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 510.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subf0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 6.702 seconds; current allocated memory: 515.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.897 seconds; current allocated memory: 519.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16ns_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbtn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbtn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.764 seconds; current allocated memory: 522.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_16s_24s_39ns_39_1_1' to 'FSRCNN_mac_muladdbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_34s_24s_38ns_39_1_1' to 'FSRCNN_mac_muladdbGp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 1.857 seconds; current allocated memory: 524.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbHp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbFp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_channel'.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 528.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.878 seconds; current allocated memory: 532.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bWr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc608'.
INFO: [HLS 200-111]  Elapsed time: 2.002 seconds; current allocated memory: 534.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc608_U0' to 'start_for_Loop_1_b4t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 537.444 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbpm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bwn_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbCo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbLp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbMq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbNq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb0s_U(start_for_conrr_lb0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb1s_U(start_for_conrr_lb1s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb2s_U(start_for_conrr_lb2s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b3s_U(start_for_decorr_b3s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b4t_U(start_for_Loop_1_b4t)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:51 ; elapsed = 00:04:47 . Memory (MB): peak = 738.488 ; gain = 646.828
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 286.824 seconds; peak allocated memory: 537.444 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1171:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 185.465 ; gain = 93.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 185.465 ; gain = 93.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 205.359 ; gain = 113.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 245.988 ; gain = 154.383
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'correlate_channel' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 319.410 ; gain = 227.805
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 335.273 ; gain = 243.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'correlate_channel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlate_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.4 seconds; current allocated memory: 263.101 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 263.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlate_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'correlate_channel/prev_output_channel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlate_channel/prev_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlate_channel/prev_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlate_channel/filter_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlate_channel/filter_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlate_channel/correlate_img_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'correlate_channel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'correlate_channel_sitodp_32ns_64_6_1' to 'correlate_channelbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlate_channel_dsqrt_64ns_64ns_64_31_1' to 'correlate_channelcud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'correlate_channel/prev_height' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'correlate_channel/prev_width' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'correlate_channelbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'correlate_channelcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlate_channel'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 264.283 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 335.273 ; gain = 243.668
INFO: [VHDL 208-304] Generating VHDL RTL for correlate_channel.
INFO: [VLOG 209-307] Generating Verilog RTL for correlate_channel.
INFO: [HLS 200-112] Total elapsed time: 21.746 seconds; peak allocated memory: 264.283 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1171:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 186.238 ; gain = 95.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 186.238 ; gain = 95.332
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'correlate_channel' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1171:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 185.312 ; gain = 95.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 185.312 ; gain = 95.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 258.172 ; gain = 167.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 281.363 ; gain = 191.160
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:384) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:390) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:984) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1012) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1017) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1031) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1036) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1061) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:881) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:886) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:900) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:905) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:921) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:938) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:757) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:762) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:776) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:781) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:633) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:652) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:508) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:527) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:362) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:382) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:403) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:256) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:278) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:296) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:185) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:53) in function 'DECORRELATE' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:984) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1012) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1017) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1031) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1036) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1061) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:863) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:881) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:886) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:900) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:905) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:921) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:938) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:757) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:762) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:776) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:781) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:633) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:652) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:508) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:527) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:382) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:403) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:256) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:278) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:296) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:185) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:56) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:830) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:954) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1193) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc608'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1194:6) to (FSRCNN_V1/FSRCNN.cpp:1193:34) in function 'Loop_1_proc608'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:945) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc608' (FSRCNN_V1/FSRCNN.cpp:1203) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 354.090 ; gain = 263.887
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:485:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:566:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:560:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:558:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:477:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:357:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:441:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:435:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:433:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:349:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:225:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:307:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:305:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:217:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:100:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:183:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:95:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:03:36 . Memory (MB): peak = 515.387 ; gain = 425.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.19 seconds; current allocated memory: 440.073 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 440.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 441.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 443.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.422 seconds; current allocated memory: 444.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 445.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 445.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 445.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_223', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:367) on array 'img_channel_valid_V_5' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.987 seconds; current allocated memory: 452.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.28 seconds; current allocated memory: 460.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.556 seconds; current allocated memory: 462.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 463.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.495 seconds; current allocated memory: 465.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.097 seconds; current allocated memory: 467.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 468.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 470.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.442 seconds; current allocated memory: 471.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 471.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_2_2_write_ln58', FSRCNN_V1/FSRCNN.cpp:58) of constant 0 on array 'expanded_channel_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:71) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:71) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_2_139_write_ln71', FSRCNN_V1/FSRCNN.cpp:71) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:71 on array 'expanded_channel_V_3' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.038 seconds; current allocated memory: 473.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.232 seconds; current allocated memory: 475.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.761 seconds; current allocated memory: 476.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.393 seconds; current allocated memory: 479.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.637 seconds; current allocated memory: 479.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 480.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 480.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.246 seconds; current allocated memory: 484.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.869 seconds; current allocated memory: 486.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_bufffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_buffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img_V' to 'conrr_layer1_corrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12ocq': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 489.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_9' to 'conrr_layer2_out_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_data_V_0' to 'conrr_layer2_img_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_keep_V_0' to 'conrr_layer2_img_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_user_V_0' to 'conrr_layer2_img_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_last_V_0' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_id_V_1_0' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_dest_V_1_1' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou_6' to 'conrr_layer2_chanyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_9' to 'conrr_layer2_corrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdAem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 491.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 492.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_8' to 'conrr_layer3_out_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V_5' to 'conrr_layer3_img_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V_5' to 'conrr_layer3_img_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V_5' to 'conrr_layer3_img_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V_4' to 'conrr_layer3_img_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V_4' to 'conrr_layer3_img_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V_4' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V_4' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V_8' to 'conrr_layer3_subfMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img_V_8' to 'conrr_layer3_corrOgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 501.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_7' to 'conrr_layer4_out_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V_4' to 'conrr_layer4_img_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V_4' to 'conrr_layer4_img_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V_4' to 'conrr_layer4_img_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V_3' to 'conrr_layer4_img_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V_3' to 'conrr_layer4_img_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V_3' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V_3' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V_7' to 'conrr_layer4_subfZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou_5' to 'conrr_layer4_chan0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img_V_7' to 'conrr_layer4_corr1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 9.21 seconds; current allocated memory: 507.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_6' to 'conrr_layer5_out_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V_3' to 'conrr_layer5_img_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V_3' to 'conrr_layer5_img_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V_3' to 'conrr_layer5_img_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V_2' to 'conrr_layer5_img_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V_1' to 'conrr_layer5_img_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V_1' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V_1' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_biasbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weigbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V_6' to 'conrr_layer5_subfbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou_4' to 'conrr_layer5_chanbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img_V_6' to 'conrr_layer5_corrbek' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 2.407 seconds; current allocated memory: 510.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_5' to 'conrr_layer6_out_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V_5' to 'conrr_layer6_subfbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou_3' to 'conrr_layer6_chanbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img_V_11' to 'conrr_layer6_corrbrm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 2.623 seconds; current allocated memory: 513.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_data_V_4_1' to 'conrr_layer7_img_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_keep_V_3_1' to 'conrr_layer7_img_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_user_V_2_1' to 'conrr_layer7_img_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_last_V_1_1' to 'conrr_layer7_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_id_V_0' to 'conrr_layer7_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_dest_V_0' to 'conrr_layer7_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou_1' to 'conrr_layer7_chanbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_10' to 'conrr_layer7_corrbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbDo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbDo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.641 seconds; current allocated memory: 515.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbEo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbDo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbEo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 519.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_6_0' to 'decorr_layer8_outbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_4_0' to 'decorr_layer8_outbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel_V' to 'decorr_layer8_expbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V_1' to 'decorr_layer8_subbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V_s' to 'decorr_layer8_imgbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V_4_2' to 'decorr_layer8_imgbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V_4_1' to 'decorr_layer8_imgbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V_2_2' to 'decorr_layer8_imgbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V_1_2' to 'decorr_layer8_imgbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V_1_1' to 'decorr_layer8_imgbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V_1_2' to 'decorr_layer8_imgbSr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 2.789 seconds; current allocated memory: 523.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_bTr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_bTr': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc608'.
INFO: [HLS 200-111]  Elapsed time: 3.021 seconds; current allocated memory: 525.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc608_U0' to 'start_for_Loop_1_b1s' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.445 seconds; current allocated memory: 528.470 MB.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_bufffYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigkbM_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subflbW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrmb6_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasxdS_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanyd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigLf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfMgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigYie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_biasbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weigbbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbom_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bun_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bvn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbzo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbAo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expbIp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbJp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbKp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibLp_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbMq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbNq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbOq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbUr_U(start_for_conrr_lbUr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbVr_U(start_for_conrr_lbVr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbWr_U(start_for_conrr_lbWr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbXr_U(start_for_conrr_lbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbYs_U(start_for_conrr_lbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lbZs_U(start_for_conrr_lbZs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_b0s_U(start_for_decorr_b0s)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_b1s_U(start_for_Loop_1_b1s)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:39 ; elapsed = 00:05:14 . Memory (MB): peak = 725.816 ; gain = 635.613
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 313.795 seconds; peak allocated memory: 528.470 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1181:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 185.562 ; gain = 88.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 185.562 ; gain = 88.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 263.160 ; gain = 166.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:840) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:840) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:964) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:964) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:119: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:02:08 . Memory (MB): peak = 306.172 ; gain = 209.098
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:384) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:390) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:994) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1022) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1027) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1041) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1046) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1071) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:873) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:891) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:896) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:910) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:915) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:931) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:944) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:948) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:767) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:772) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:786) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:791) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:633) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:652) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:508) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:527) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:362) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:382) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:403) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:256) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:278) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:296) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:185) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:53) in function 'DECORRELATE' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:994) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1022) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1027) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1041) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1046) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1071) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:873) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:891) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:896) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:910) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:915) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:931) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:944) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:948) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:735) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:767) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:772) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:786) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:791) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:633) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:638) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:652) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:657) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:508) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:513) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:527) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:532) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:382) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:403) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:230) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:256) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:278) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:296) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:309) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:185) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:56) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:212) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:855) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:858) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:858) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:858) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:858) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:858) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:858) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.4' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:840) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:840) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:964) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:964) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1203) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc354'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1204:6) to (FSRCNN_V1/FSRCNN.cpp:1203:34) in function 'Loop_1_proc354'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:955) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc354' (FSRCNN_V1/FSRCNN.cpp:1213) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:02:53 . Memory (MB): peak = 377.500 ; gain = 280.426
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:725:30) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:485:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:566:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:560:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:558:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:477:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:357:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:441:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:435:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:433:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:349:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:225:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:307:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:305:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:217:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:100:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:183:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:95:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:40 ; elapsed = 00:05:49 . Memory (MB): peak = 544.059 ; gain = 446.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 349.205 seconds; current allocated memory: 466.315 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 466.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 468.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 469.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.506 seconds; current allocated memory: 470.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 471.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 471.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 472.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:367) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:347 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.658 seconds; current allocated memory: 478.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.933 seconds; current allocated memory: 486.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.732 seconds; current allocated memory: 488.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.116 seconds; current allocated memory: 490.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.867 seconds; current allocated memory: 491.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 493.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.935 seconds; current allocated memory: 495.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.679 seconds; current allocated memory: 498.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.836 seconds; current allocated memory: 498.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 499.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln58', FSRCNN_V1/FSRCNN.cpp:58) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:71) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:71) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln71', FSRCNN_V1/FSRCNN.cpp:71) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:71 on array 'expanded_channel_V' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.269 seconds; current allocated memory: 501.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 502.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.451 seconds; current allocated memory: 504.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 506.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.529 seconds; current allocated memory: 507.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 507.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 508.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.522 seconds; current allocated memory: 512.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 2.117 seconds; current allocated memory: 513.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 517.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biassc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_assi' to 'conrr_layer2_corrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 2.589 seconds; current allocated memory: 519.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 520.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_7' to 'conrr_layer3_out_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 529.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_6' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan2iS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 7.898 seconds; current allocated memory: 534.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_5' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 538.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_valid_V' to 'conrr_layer6_out_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_valid_V' to 'conrr_layer6_out_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_valid_V' to 'conrr_layer6_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_valid_V' to 'conrr_layer6_out_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_valid_V' to 'conrr_layer6_out_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_valid_V' to 'conrr_layer6_out_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_valid_V' to 'conrr_layer6_out_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_valid_V' to 'conrr_layer6_out_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_valid_V' to 'conrr_layer6_out_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_valid_V' to 'conrr_layer6_out_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_valid_s' to 'conrr_layer6_out_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_valid_s' to 'conrr_layer6_out_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_data_V' to 'conrr_layer6_out_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_data_V' to 'conrr_layer6_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_data_V' to 'conrr_layer6_out_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_data_V' to 'conrr_layer6_out_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_data_V' to 'conrr_layer6_out_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_data_V' to 'conrr_layer6_out_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_data_V' to 'conrr_layer6_out_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_data_V' to 'conrr_layer6_out_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_data_V' to 'conrr_layer6_out_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_data_V' to 'conrr_layer6_out_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_data_V' to 'conrr_layer6_out_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_data_V' to 'conrr_layer6_out_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_1_1_1' to 'FSRCNN_mux_124_1_bRq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bQq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_1_bRq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.994 seconds; current allocated memory: 542.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V_4' to 'conrr_layer7_out_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_assi' to 'conrr_layer7_corrbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdb3s' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb3s': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 545.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nb4t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb3s': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nb4t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 548.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_4_0' to 'decorr_layer8_outb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_2_0' to 'decorr_layer8_outb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weib7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_deccau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expciv' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 552.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_cjv' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_cjv': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc354'.
INFO: [HLS 200-111]  Elapsed time: 1.741 seconds; current allocated memory: 555.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc354_U0' to 'start_for_Loop_1_crw' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 557.821 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biassc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_udo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_wdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanAem_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig5jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbhl_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer6_out_bsm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_out_bsm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_out_bSr_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbTr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbUr_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bWr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bXr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bYs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outb6t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weib7t_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subb8t_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_deccau_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcbu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgccu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcdu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expciv_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lckv_U(start_for_conrr_lckv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lclv_U(start_for_conrr_lclv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcmv_U(start_for_conrr_lcmv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcnw_U(start_for_conrr_lcnw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcow_U(start_for_conrr_lcow)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcpw_U(start_for_conrr_lcpw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cqw_U(start_for_decorr_cqw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_crw_U(start_for_Loop_1_crw)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:07:19 . Memory (MB): peak = 762.277 ; gain = 665.203
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 439.555 seconds; peak allocated memory: 557.821 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1183:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 186.023 ; gain = 96.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 186.023 ; gain = 96.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 267.574 ; gain = 177.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:332) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:332) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:460) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:460) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:708) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:708) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:842) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:842) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:966) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:966) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:121: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:01:24 . Memory (MB): peak = 307.320 ; gain = 217.305
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:386) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:392) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:996) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1024) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1029) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1048) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1073) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:875) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:893) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:898) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:912) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:917) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:933) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:946) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:950) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:769) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:774) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:788) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:793) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:635) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:640) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:654) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:659) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:510) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:515) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:529) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:534) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:364) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:384) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:390) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:405) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:410) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:232) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:258) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:280) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:298) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:311) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:315) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:187) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:996) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1024) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1029) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1048) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1073) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:875) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:893) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:898) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:912) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:917) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:933) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:946) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:950) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:737) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:769) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:774) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:788) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:793) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:635) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:640) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:654) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:659) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:510) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:515) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:529) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:534) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:367) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:384) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:390) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:405) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:410) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:232) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:258) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:280) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:298) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:311) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:315) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:187) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:857) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:860) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:860) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:860) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:860) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:860) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:860) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.4' in dimension 2 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:332) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:332) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:460) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:460) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:708) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:708) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:842) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:842) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:966) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:966) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1205) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc354'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1206:6) to (FSRCNN_V1/FSRCNN.cpp:1205:34) in function 'Loop_1_proc354'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc354' (FSRCNN_V1/FSRCNN.cpp:1215) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:02:09 . Memory (MB): peak = 379.711 ; gain = 289.695
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:727:30) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:487:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:568:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:562:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:560:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:479:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:359:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:443:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:437:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:435:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:351:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:227:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:309:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:307:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:219:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:102:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:185:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:97:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:20 ; elapsed = 00:09:23 . Memory (MB): peak = 554.238 ; gain = 464.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 563.76 seconds; current allocated memory: 475.493 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 475.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 477.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 479.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 479.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 479.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 480.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 480.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 481.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 481.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:369) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:349 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.403 seconds; current allocated memory: 487.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.067 seconds; current allocated memory: 495.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 497.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 499.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 500.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 502.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 504.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 507.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.323 seconds; current allocated memory: 508.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 508.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln60', FSRCNN_V1/FSRCNN.cpp:60) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:73) [636]  (3.36 ns)
	'add' operation of DSP[639] ('ret.V', FSRCNN_V1/FSRCNN.cpp:73) [639]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln73', FSRCNN_V1/FSRCNN.cpp:73) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:73 on array 'expanded_channel_V' [641]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 510.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 511.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 513.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 515.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 516.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 517.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 517.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.773 seconds; current allocated memory: 521.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 523.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 526.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.338 seconds; current allocated memory: 527.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biastde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img' to 'conrr_layer2_corrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 528.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 529.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_7' to 'conrr_layer3_out_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 538.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_6' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan2iS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 4.956 seconds; current allocated memory: 544.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_5' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.681 seconds; current allocated memory: 547.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_valid_V' to 'conrr_layer6_out_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_valid_V' to 'conrr_layer6_out_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_valid_V' to 'conrr_layer6_out_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_valid_V' to 'conrr_layer6_out_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_valid_V' to 'conrr_layer6_out_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_valid_V' to 'conrr_layer6_out_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_valid_V' to 'conrr_layer6_out_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_valid_V' to 'conrr_layer6_out_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_valid_V' to 'conrr_layer6_out_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_valid_V' to 'conrr_layer6_out_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_valid_s' to 'conrr_layer6_out_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_valid_s' to 'conrr_layer6_out_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_data_V' to 'conrr_layer6_out_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_data_V' to 'conrr_layer6_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_data_V' to 'conrr_layer6_out_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_data_V' to 'conrr_layer6_out_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_data_V' to 'conrr_layer6_out_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_data_V' to 'conrr_layer6_out_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_data_V' to 'conrr_layer6_out_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_data_V' to 'conrr_layer6_out_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_data_V' to 'conrr_layer6_out_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_data_V' to 'conrr_layer6_out_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_data_V' to 'conrr_layer6_out_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_data_V' to 'conrr_layer6_out_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_1_1_1' to 'FSRCNN_mux_124_1_bRq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bQq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_1_bRq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.977 seconds; current allocated memory: 551.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V_4' to 'conrr_layer7_out_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img' to 'conrr_layer7_corrbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanb2s' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.136 seconds; current allocated memory: 554.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdb4t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb4t': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nb3s': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 557.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_4_0' to 'decorr_layer8_outb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_2_0' to 'decorr_layer8_outb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weib7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_deccau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expciv' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.693 seconds; current allocated memory: 561.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_cjv' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_cjv': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc354'.
INFO: [HLS 200-111]  Elapsed time: 1.654 seconds; current allocated memory: 564.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc354_U0' to 'start_for_Loop_1_crw' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 566.978 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biastde_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_wdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_xdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanBew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig5jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbhl_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer6_out_bsm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_out_bsm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_out_bSr_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbTr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbUr_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bWr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bXr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bYs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outb6t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weib7t_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subb8t_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_deccau_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcbu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgccu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcdu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expciv_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lckv_U(start_for_conrr_lckv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lclv_U(start_for_conrr_lclv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcmv_U(start_for_conrr_lcmv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcnw_U(start_for_conrr_lcnw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcow_U(start_for_conrr_lcow)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcpw_U(start_for_conrr_lcpw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cqw_U(start_for_decorr_cqw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_crw_U(start_for_Loop_1_crw)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:38 ; elapsed = 00:10:25 . Memory (MB): peak = 775.066 ; gain = 685.051
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 625.221 seconds; peak allocated memory: 566.978 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:995:30: error: use of undeclared identifier 'OUTPUT_WIDTH'
     my_data out_layer[6][1][OUTPUT_WIDTH];
                             ^
FSRCNN_V1/FSRCNN.cpp:1009:22: error: use of undeclared identifier 'OUTPUT_WIDTH'
 for (int j = 0; j < OUTPUT_WIDTH; j++) {
                     ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:995:30: error: use of undeclared identifier 'OUTPUT_WIDTH'
     my_data out_layer[6][1][OUTPUT_WIDTH];
                             ^
FSRCNN_V1/FSRCNN.cpp:1009:22: error: use of undeclared identifier 'OUTPUT_WIDTH'
 for (int j = 0; j < OUTPUT_WIDTH; j++) {
                     ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1197:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 185.418 ; gain = 118.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 185.418 ; gain = 118.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 260.398 ; gain = 193.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:122: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 295.512 ; gain = 229.047
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:387) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:233) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:188) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:738) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:368) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:233) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:188) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:215) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:218) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:218) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:218) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:218) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:218) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:218) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:218) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:858) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.5' in dimension 2 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V.5'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1219) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc372'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1220:6) to (FSRCNN_V1/FSRCNN.cpp:1219:34) in function 'Loop_1_proc372'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc372' (FSRCNN_V1/FSRCNN.cpp:1229) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:50 . Memory (MB): peak = 368.309 ; gain = 301.844
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:728:30) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:488:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:569:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:563:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:561:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:480:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:360:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:444:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:438:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:436:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:352:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:228:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:310:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:308:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:220:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:103:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:186:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:98:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:51 ; elapsed = 00:10:22 . Memory (MB): peak = 543.551 ; gain = 477.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 621.942 seconds; current allocated memory: 466.485 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 466.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 468.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 470.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 470.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 470.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 471.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 471.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 472.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 472.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:370) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:350 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.683 seconds; current allocated memory: 478.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.091 seconds; current allocated memory: 486.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.474 seconds; current allocated memory: 488.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 490.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 491.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 493.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.235 seconds; current allocated memory: 495.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 498.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 498.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 499.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln60', FSRCNN_V1/FSRCNN.cpp:60) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[641] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:74) [638]  (3.36 ns)
	'add' operation of DSP[641] ('ret.V', FSRCNN_V1/FSRCNN.cpp:74) [641]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln74', FSRCNN_V1/FSRCNN.cpp:74) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:74 on array 'expanded_channel_V' [643]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 501.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 502.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 504.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 506.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 507.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 507.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 508.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.748 seconds; current allocated memory: 512.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 513.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 517.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.308 seconds; current allocated memory: 518.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biastde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img' to 'conrr_layer2_corrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 519.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 520.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_7' to 'conrr_layer3_out_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 529.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_6' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan2iS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 5.556 seconds; current allocated memory: 535.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_5' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.557 seconds; current allocated memory: 538.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_0' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_1' to 'conrr_layer6_out_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_2' to 'conrr_layer6_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_3' to 'conrr_layer6_out_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_4' to 'conrr_layer6_out_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_5' to 'conrr_layer6_out_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_6' to 'conrr_layer6_out_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_7' to 'conrr_layer6_out_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_8' to 'conrr_layer6_out_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_9' to 'conrr_layer6_out_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_10' to 'conrr_layer6_out_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_11' to 'conrr_layer6_out_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bEo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bEo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.757 seconds; current allocated memory: 542.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V_4' to 'conrr_layer7_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img' to 'conrr_layer7_corrbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanbPq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 1.909 seconds; current allocated memory: 544.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbRq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbRq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 548.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_5_0' to 'decorr_layer8_outbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_3_0' to 'decorr_layer8_outbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expb5t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.638 seconds; current allocated memory: 552.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_b6t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_b6t': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc372'.
INFO: [HLS 200-111]  Elapsed time: 1.739 seconds; current allocated memory: 554.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc372_U0' to 'start_for_Loop_1_ceu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 557.412 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biastde_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_wdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_xdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanBew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig5jm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer6_out_bgk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbtn_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_out_bFp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbGp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbHp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bJp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bKp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bLp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outbTr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibUr_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbVr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbXr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbYs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbZs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgb0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expb5t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb7t_U(start_for_conrr_lb7t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb8t_U(start_for_conrr_lb8t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb9t_U(start_for_conrr_lb9t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcau_U(start_for_conrr_lcau)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcbu_U(start_for_conrr_lcbu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lccu_U(start_for_conrr_lccu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cdu_U(start_for_decorr_cdu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_ceu_U(start_for_Loop_1_ceu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:10 ; elapsed = 00:11:23 . Memory (MB): peak = 761.648 ; gain = 695.184
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 683.45 seconds; peak allocated memory: 557.412 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file xf_axi.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1198:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 185.312 ; gain = 93.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 185.312 ; gain = 93.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 259.387 ; gain = 167.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:334) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:462) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:462) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:587) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:587) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:710) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:710) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:844) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:844) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:968) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:968) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:123: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 293.133 ; gain = 201.555
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:394) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:998) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1039) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1044) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1058) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1063) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1088) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:877) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:895) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:900) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:914) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:919) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:935) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:948) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:952) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:771) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:776) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:790) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:795) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:637) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:642) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:656) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:661) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:512) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:517) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:531) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:536) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:366) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:386) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:392) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:407) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:412) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:260) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:282) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:300) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:317) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:998) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1039) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1044) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1058) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1063) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1088) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:877) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:895) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:900) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:914) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:919) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:935) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:948) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:952) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:771) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:776) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:790) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:795) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:637) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:642) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:656) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:661) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:512) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:517) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:531) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:536) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:369) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:386) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:392) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:407) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:412) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:260) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:282) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:300) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:317) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:216) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:859) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:862) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:862) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:862) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:862) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:862) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:862) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.5' in dimension 2 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V.5'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:334) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:462) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:462) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:587) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:587) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:710) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:710) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:844) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:844) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:968) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:968) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1220) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc372'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1221:6) to (FSRCNN_V1/FSRCNN.cpp:1220:34) in function 'Loop_1_proc372'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc372' (FSRCNN_V1/FSRCNN.cpp:1230) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:20 . Memory (MB): peak = 366.969 ; gain = 275.391
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:729:30) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:489:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:570:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:564:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:562:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:481:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:361:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:445:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:439:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:437:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:353:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:229:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:311:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:309:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:221:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:104:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:187:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:99:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:09:54 . Memory (MB): peak = 542.750 ; gain = 451.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 594.103 seconds; current allocated memory: 465.374 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 465.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 467.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 469.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 469.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 469.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 469.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 470.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 470.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 471.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:272->FSRCNN_V1/FSRCNN.cpp:371) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:351 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.903 seconds; current allocated memory: 477.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.431 seconds; current allocated memory: 485.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 487.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 489.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.273 seconds; current allocated memory: 490.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 492.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 494.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.282 seconds; current allocated memory: 497.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.393 seconds; current allocated memory: 497.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 498.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln60', FSRCNN_V1/FSRCNN.cpp:60) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[643] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:75) [640]  (3.36 ns)
	'add' operation of DSP[643] ('ret.V', FSRCNN_V1/FSRCNN.cpp:75) [643]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln75', FSRCNN_V1/FSRCNN.cpp:75) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:75 on array 'expanded_channel_V' [645]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.715 seconds; current allocated memory: 499.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 501.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 503.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 505.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.313 seconds; current allocated memory: 506.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 506.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 507.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.088 seconds; current allocated memory: 511.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.667 seconds; current allocated memory: 512.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 516.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.966 seconds; current allocated memory: 517.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biastde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img' to 'conrr_layer2_corrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 518.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 1.059 seconds; current allocated memory: 519.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_7' to 'conrr_layer3_out_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.302 seconds; current allocated memory: 528.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_6' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan2iS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 7.412 seconds; current allocated memory: 533.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_5' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 2.234 seconds; current allocated memory: 537.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_0' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_1' to 'conrr_layer6_out_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_2' to 'conrr_layer6_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_3' to 'conrr_layer6_out_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_4' to 'conrr_layer6_out_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_5' to 'conrr_layer6_out_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_6' to 'conrr_layer6_out_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_7' to 'conrr_layer6_out_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_8' to 'conrr_layer6_out_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_9' to 'conrr_layer6_out_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_10' to 'conrr_layer6_out_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_11' to 'conrr_layer6_out_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bEo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bEo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 2.508 seconds; current allocated memory: 541.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V_4' to 'conrr_layer7_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img' to 'conrr_layer7_corrbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanbPq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.837 seconds; current allocated memory: 543.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbRq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbRq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 547.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_5_0' to 'decorr_layer8_outbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_3_0' to 'decorr_layer8_outbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expb5t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 2.283 seconds; current allocated memory: 551.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_b6t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_b6t': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc372'.
INFO: [HLS 200-111]  Elapsed time: 2.548 seconds; current allocated memory: 553.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc372_U0' to 'start_for_Loop_1_ceu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 556.317 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biastde_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_wdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_xdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanBew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig5jm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer6_out_bgk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbtn_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_out_bFp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbGp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbHp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bJp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bKp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bLp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outbTr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibUr_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbVr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbXr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbYs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbZs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgb0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expb5t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb7t_U(start_for_conrr_lb7t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb8t_U(start_for_conrr_lb8t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb9t_U(start_for_conrr_lb9t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcau_U(start_for_conrr_lcau)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcbu_U(start_for_conrr_lcbu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lccu_U(start_for_conrr_lccu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cdu_U(start_for_decorr_cdu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_ceu_U(start_for_Loop_1_ceu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:11:21 . Memory (MB): peak = 759.172 ; gain = 667.594
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 681.148 seconds; peak allocated memory: 556.317 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1197:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 185.238 ; gain = 94.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 185.238 ; gain = 94.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 257.934 ; gain = 166.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:123: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:47 . Memory (MB): peak = 293.996 ; gain = 202.801
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:387) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:738) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:368) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:216) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:858) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.5' in dimension 2 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V.5'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1219) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc378'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1220:6) to (FSRCNN_V1/FSRCNN.cpp:1219:34) in function 'Loop_1_proc378'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc378' (FSRCNN_V1/FSRCNN.cpp:1229) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:10 . Memory (MB): peak = 365.199 ; gain = 274.004
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:728:30) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:488:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:569:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:563:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:561:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:480:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:360:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:444:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:438:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:436:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:352:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:229:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:310:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:308:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:221:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:104:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:187:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:99:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:44 ; elapsed = 00:07:57 . Memory (MB): peak = 541.527 ; gain = 450.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 477.634 seconds; current allocated memory: 463.456 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 463.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 465.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 467.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 467.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 467.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 468.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 468.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 469.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 469.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:258->FSRCNN_V1/FSRCNN.cpp:370) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:350 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.27 seconds; current allocated memory: 475.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.003 seconds; current allocated memory: 483.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.082 seconds; current allocated memory: 485.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 487.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 488.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 490.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.449 seconds; current allocated memory: 492.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 495.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.918 seconds; current allocated memory: 495.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 496.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln60', FSRCNN_V1/FSRCNN.cpp:60) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[643] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:75) [640]  (3.36 ns)
	'add' operation of DSP[643] ('ret.V', FSRCNN_V1/FSRCNN.cpp:75) [643]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln75', FSRCNN_V1/FSRCNN.cpp:75) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:75 on array 'expanded_channel_V' [645]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 498.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 499.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 501.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 503.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 504.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 504.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 505.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.552 seconds; current allocated memory: 509.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.145 seconds; current allocated memory: 510.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 514.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 515.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biastde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img' to 'conrr_layer2_corrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 516.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 517.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_7' to 'conrr_layer3_out_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 526.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_6' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan2iS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 5.231 seconds; current allocated memory: 531.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_5' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.554 seconds; current allocated memory: 535.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_0' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_1' to 'conrr_layer6_out_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_2' to 'conrr_layer6_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_3' to 'conrr_layer6_out_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_4' to 'conrr_layer6_out_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_5' to 'conrr_layer6_out_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_6' to 'conrr_layer6_out_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_7' to 'conrr_layer6_out_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_8' to 'conrr_layer6_out_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_9' to 'conrr_layer6_out_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_10' to 'conrr_layer6_out_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_11' to 'conrr_layer6_out_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bEo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bEo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.813 seconds; current allocated memory: 539.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V_4' to 'conrr_layer7_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img' to 'conrr_layer7_corrbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanbPq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 1.959 seconds; current allocated memory: 541.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbRq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbRq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 545.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_5_0' to 'decorr_layer8_outbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_3_0' to 'decorr_layer8_outbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expb5t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.524 seconds; current allocated memory: 549.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_b6t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_b6t': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc378'.
INFO: [HLS 200-111]  Elapsed time: 1.769 seconds; current allocated memory: 551.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc378_U0' to 'start_for_Loop_1_ceu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 554.402 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biastde_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_wdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_xdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanBew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig5jm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer6_out_bgk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbtn_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_out_bFp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbGp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbHp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bJp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bKp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bLp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outbTr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibUr_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbVr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbXr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbYs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbZs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgb0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expb5t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb7t_U(start_for_conrr_lb7t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb8t_U(start_for_conrr_lb8t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb9t_U(start_for_conrr_lb9t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcau_U(start_for_conrr_lcau)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcbu_U(start_for_conrr_lcbu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lccu_U(start_for_conrr_lccu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cdu_U(start_for_decorr_cdu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_ceu_U(start_for_Loop_1_ceu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:02 ; elapsed = 00:08:58 . Memory (MB): peak = 757.715 ; gain = 666.520
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 538.013 seconds; peak allocated memory: 554.402 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:90:26: error: use of undeclared identifier 'CHANNELS_LAYER1'
fixed_num weights_layer1[CHANNELS_LAYER1][FILTERSIZE_LAYER1][FILTERS_LAYER1] = {
                         ^
FSRCNN_V1/wrapper.hpp:90:43: error: use of undeclared identifier 'FILTERSIZE_LAYER1'
fixed_num weights_layer1[CHANNELS_LAYER1][FILTERSIZE_LAYER1][FILTERS_LAYER1] = {
                                          ^
FSRCNN_V1/wrapper.hpp:90:62: error: use of undeclared identifier 'FILTERS_LAYER1'
fixed_num weights_layer1[CHANNELS_LAYER1][FILTERSIZE_LAYER1][FILTERS_LAYER1] = {
                                                             ^
FSRCNN_V1/wrapper.hpp:94:26: error: use of undeclared identifier 'CHANNELS_LAYER2'
fixed_num weights_layer2[CHANNELS_LAYER2][FILTERSIZE_LAYER2][FILTERS_LAYER2] = {
                         ^
FSRCNN_V1/wrapper.hpp:94:43: error: use of undeclared identifier 'FILTERSIZE_LAYER2'
fixed_num weights_layer2[CHANNELS_LAYER2][FILTERSIZE_LAYER2][FILTERS_LAYER2] = {
                                          ^
FSRCNN_V1/wrapper.hpp:94:62: error: use of undeclared identifier 'FILTERS_LAYER2'
fixed_num weights_layer2[CHANNELS_LAYER2][FILTERSIZE_LAYER2][FILTERS_LAYER2] = {
                                                             ^
FSRCNN_V1/wrapper.hpp:153:26: error: use of undeclared identifier 'CHANNELS_LAYER3'
fixed_num weights_layer3[CHANNELS_LAYER3][FILTERSIZE_LAYER3][FILTERS_LAYER3] = {
                         ^
FSRCNN_V1/wrapper.hpp:153:43: error: use of undeclared identifier 'FILTERSIZE_LAYER3'
fixed_num weights_layer3[CHANNELS_LAYER3][FILTERSIZE_LAYER3][FILTERS_LAYER3] = {
                                          ^
FSRCNN_V1/wrapper.hpp:153:62: error: use of undeclared identifier 'FILTERS_LAYER3'
fixed_num weights_layer3[CHANNELS_LAYER3][FILTERSIZE_LAYER3][FILTERS_LAYER3] = {
                                                             ^
FSRCNN_V1/wrapper.hpp:168:26: error: use of undeclared identifier 'CHANNELS_LAYER4'
fixed_num weights_layer4[CHANNELS_LAYER4][FILTERSIZE_LAYER4][FILTERS_LAYER4] = {
                         ^
FSRCNN_V1/wrapper.hpp:168:43: error: use of undeclared identifier 'FILTERSIZE_LAYER4'
fixed_num weights_layer4[CHANNELS_LAYER4][FILTERSIZE_LAYER4][FILTERS_LAYER4] = {
                                          ^
FSRCNN_V1/wrapper.hpp:168:62: error: use of undeclared identifier 'FILTERS_LAYER4'
fixed_num weights_layer4[CHANNELS_LAYER4][FILTERSIZE_LAYER4][FILTERS_LAYER4] = {
                                                             ^
FSRCNN_V1/wrapper.hpp:183:26: error: use of undeclared identifier 'CHANNELS_LAYER5'
fixed_num weights_layer5[CHANNELS_LAYER5][FILTERSIZE_LAYER5][FILTERS_LAYER5] = {
                         ^
FSRCNN_V1/wrapper.hpp:183:43: error: use of undeclared identifier 'FILTERSIZE_LAYER5'
fixed_num weights_layer5[CHANNELS_LAYER5][FILTERSIZE_LAYER5][FILTERS_LAYER5] = {
                                          ^
FSRCNN_V1/wrapper.hpp:183:62: error: use of undeclared identifier 'FILTERS_LAYER5'
fixed_num weights_layer5[CHANNELS_LAYER5][FILTERSIZE_LAYER5][FILTERS_LAYER5] = {
                                                             ^
FSRCNN_V1/wrapper.hpp:198:26: error: use of undeclared identifier 'CHANNELS_LAYER6'
fixed_num weights_layer6[CHANNELS_LAYER6][FILTERSIZE_LAYER6][FILTERS_LAYER6] = {
                         ^
FSRCNN_V1/wrapper.hpp:198:43: error: use of undeclared identifier 'FILTERSIZE_LAYER6'
fixed_num weights_layer6[CHANNELS_LAYER6][FILTERSIZE_LAYER6][FILTERS_LAYER6] = {
                                          ^
FSRCNN_V1/wrapper.hpp:198:62: error: use of undeclared identifier 'FILTERS_LAYER6'
fixed_num weights_layer6[CHANNELS_LAYER6][FILTERSIZE_LAYER6][FILTERS_LAYER6] = {
                                                             ^
FSRCNN_V1/wrapper.hpp:213:26: error: use of undeclared identifier 'CHANNELS_LAYER7'
fixed_num weights_layer7[CHANNELS_LAYER7][FILTERSIZE_LAYER7][FILTERS_LAYER7] = {
                         ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
1 warning and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
FSRCNN_V1/wrapper.hpp:99:26: error: use of undeclared identifier 'CHANNELS_LAYER1'
fixed_num weights_layer1[CHANNELS_LAYER1][FILTERSIZE_LAYER1][FILTERS_LAYER1] = {
                         ^
FSRCNN_V1/wrapper.hpp:99:43: error: use of undeclared identifier 'FILTERSIZE_LAYER1'
fixed_num weights_layer1[CHANNELS_LAYER1][FILTERSIZE_LAYER1][FILTERS_LAYER1] = {
                                          ^
FSRCNN_V1/wrapper.hpp:99:62: error: use of undeclared identifier 'FILTERS_LAYER1'
fixed_num weights_layer1[CHANNELS_LAYER1][FILTERSIZE_LAYER1][FILTERS_LAYER1] = {
                                                             ^
FSRCNN_V1/wrapper.hpp:244:25: error: use of undeclared identifier 'FILTERS_LAYER1'
fixed_num biases_layer1[FILTERS_LAYER1] = { 0.0736159, -0.0462962, -0.0570224, 0.0227548, -0.0233881, 0.0878067, -0.0082428, -0.0342594, -0.0350760, -0.0286264, 0.0507239, -0.0662257, 0.0143870, 0.1945882, 0.0120885, 0.0544201, 0.0008718, 0.0317383, -0.0057700, 0.5433113, 0.0087066, 0.0353576, -0.0135134, -0.1257657, 0.0663372, -0.0477704, 0.1649850, -0.0982556, 0.0192432, -0.0785507, -0.0106160, -0.0885805, 0.0334362, -0.0394082, 0.2263230, 0.0085071, 0.0636182, 0.0251072, -0.0079907, 0.0343426, 0.2039455, -0.0796009, 0.0923571, 0.1918823, 0.0805059, -0.0267389, 0.0303616, -0.0057758, 0.0081122, -0.1912808, 0.0813240, 0.0060578, -0.0107539, 0.0023834, 0.0528359, 0.1073365 };
                        ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:89:31: error: use of undeclared identifier 'FILTERSIZE_LAYER1'
    fixed_num subfilter_layer[FILTERSIZE_LAYER1];
                              ^
FSRCNN_V1/FSRCNN.cpp:93:23: error: use of undeclared identifier 'FILTERS_LAYER1'
    my_data out_layer[FILTERS_LAYER1][64];
                      ^
FSRCNN_V1/FSRCNN.cpp:96:22: error: use of undeclared identifier 'FILTERSIZE1_LAYER1'
    package_t buffer[FILTERSIZE1_LAYER1][PAD_WIDTH_LAYER1];
                     ^
FSRCNN_V1/FSRCNN.cpp:96:42: error: use of undeclared identifier 'PAD_WIDTH_LAYER1'
    package_t buffer[FILTERSIZE1_LAYER1][PAD_WIDTH_LAYER1];
                                         ^
FSRCNN_V1/FSRCNN.cpp:99:54: error: use of undeclared identifier 'PADDING_NUMBER_LAYER1'
    for (int current_line = 0; current_line < 64 + 2*PADDING_NUMBER_LAYER1; current_line++)
                                                     ^
FSRCNN_V1/FSRCNN.cpp:102:29: error: use of undeclared identifier 'FILTERSIZE1_LAYER1'
        if (current_line >= FILTERSIZE1_LAYER1)
                            ^
FSRCNN_V1/FSRCNN.cpp:104:53: error: use of undeclared identifier 'FILTERSIZE1_LAYER1'
            for (int buffer_line = 0; buffer_line < FILTERSIZE1_LAYER1 - 1; buffer_line++)
                                                    ^
FSRCNN_V1/FSRCNN.cpp:106:64: error: use of undeclared identifier 'PADDING_NUMBER_LAYER1'
                for (int buffer_col = 0; buffer_col < 64 + 2 * PADDING_NUMBER_LAYER1; buffer_col++)
                                                               ^
FSRCNN_V1/FSRCNN.cpp:116:51: error: use of undeclared identifier 'PADDING_NUMBER_LAYER1'
        if (current_line == 0 || (current_line >= PADDING_NUMBER_LAYER1 + 1 && current_line < FILTERSIZE1_LAYER1 - 1))
                                                  ^
FSRCNN_V1/FSRCNN.cpp:116:95: error: use of undeclared identifier 'FILTERSIZE1_LAYER1'
        if (current_line == 0 || (current_line >= PADDING_NUMBER_LAYER1 + 1 && current_line < FILTERSIZE1_LAYER1 - 1))
                                                                                              ^
FSRCNN_V1/FSRCNN.cpp:119:35: error: use of undeclared identifier 'PADDING_NUMBER_LAYER1'
            for (int buffer_col = PADDING_NUMBER_LAYER1; buffer_col < 64 + PADDING_NUMBER_LAYER1; buffer_col++)
                                  ^
FSRCNN_V1/FSRCNN.cpp:119:76: error: use of undeclared identifier 'PADDING_NUMBER_LAYER1'
            for (int buffer_col = PADDING_NUMBER_LAYER1; buffer_col < 64 + PADDING_NUMBER_LAYER1; buffer_col++)
                                                                           ^
FSRCNN_V1/FSRCNN.cpp:126:51: error: use of undeclared identifier 'PADDING_NUMBER_LAYER1'
            for (int buffer_col = 0; buffer_col < PADDING_NUMBER_LAYER1; buffer_col++)
                                                  ^
FSRCNN_V1/FSRCNN.cpp:129:58: error: use of undeclared identifier 'PADDING_NUMBER_LAYER1'
 buffer[current_line][buffer_col] = buffer[current_line][PADDING_NUMBER_LAYER1];
                                                         ^
FSRCNN_V1/FSRCNN.cpp:130:83: error: use of undeclared identifier 'PADDING_NUMBER_LAYER1'
                img_channel[current_line][buffer_col] = img_channel[current_line][PADDING_NUMBER_LAYER1];
                                                                                  ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
1 warning and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1197:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 186.344 ; gain = 95.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 186.344 ; gain = 95.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 257.996 ; gain = 166.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:123: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 291.953 ; gain = 200.859
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:387) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:738) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:368) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:216) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:858) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.5' in dimension 2 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V.5'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1197:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 186.152 ; gain = 95.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 186.152 ; gain = 95.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 258.898 ; gain = 167.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:123: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:49 . Memory (MB): peak = 294.293 ; gain = 203.348
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:387) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:738) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:368) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:216) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:858) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.5' in dimension 2 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V.5'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1219) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc378'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1220:6) to (FSRCNN_V1/FSRCNN.cpp:1219:34) in function 'Loop_1_proc378'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc378' (FSRCNN_V1/FSRCNN.cpp:1229) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:10 . Memory (MB): peak = 366.707 ; gain = 275.762
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:728:30) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:488:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:569:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:563:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:561:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:480:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:360:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:444:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:438:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:436:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:352:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:229:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:310:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:308:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:221:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:104:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:187:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:99:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:44 ; elapsed = 00:07:52 . Memory (MB): peak = 541.160 ; gain = 450.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 472.639 seconds; current allocated memory: 463.399 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 463.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 465.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 467.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 467.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 467.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 467.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 468.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 468.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 469.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:370) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:350 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.824 seconds; current allocated memory: 475.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.786 seconds; current allocated memory: 483.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.737 seconds; current allocated memory: 485.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 487.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 488.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 490.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.359 seconds; current allocated memory: 492.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 495.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 495.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 496.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln60', FSRCNN_V1/FSRCNN.cpp:60) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[643] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:75) [640]  (3.36 ns)
	'add' operation of DSP[643] ('ret.V', FSRCNN_V1/FSRCNN.cpp:75) [643]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln75', FSRCNN_V1/FSRCNN.cpp:75) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:75 on array 'expanded_channel_V' [645]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 498.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 499.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 501.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 503.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 504.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 504.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 505.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.728 seconds; current allocated memory: 509.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.088 seconds; current allocated memory: 510.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 514.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.254 seconds; current allocated memory: 515.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biastde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img' to 'conrr_layer2_corrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 516.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 517.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V_7' to 'conrr_layer3_out_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 526.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_6' to 'conrr_layer4_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan2iS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 4.886 seconds; current allocated memory: 532.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_5' to 'conrr_layer5_out_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.492 seconds; current allocated memory: 535.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_0' to 'conrr_layer6_out_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_1' to 'conrr_layer6_out_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_2' to 'conrr_layer6_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_3' to 'conrr_layer6_out_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_4' to 'conrr_layer6_out_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_5' to 'conrr_layer6_out_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_6' to 'conrr_layer6_out_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_7' to 'conrr_layer6_out_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_8' to 'conrr_layer6_out_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_9' to 'conrr_layer6_out_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_10' to 'conrr_layer6_out_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_4_11' to 'conrr_layer6_out_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bEo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bEo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.837 seconds; current allocated memory: 539.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V_4' to 'conrr_layer7_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img' to 'conrr_layer7_corrbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanbPq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 1.923 seconds; current allocated memory: 541.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbRq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbRq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 545.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_5_0' to 'decorr_layer8_outbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_3_0' to 'decorr_layer8_outbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expb5t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.538 seconds; current allocated memory: 549.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_b6t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_b6t': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc378'.
INFO: [HLS 200-111]  Elapsed time: 1.716 seconds; current allocated memory: 551.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc378_U0' to 'start_for_Loop_1_ceu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 554.424 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biastde_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_wdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_xdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanBew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig5jm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer6_out_bgk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbtn_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_out_bFp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbGp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbHp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bJp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bKp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bLp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outbTr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibUr_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbVr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbXr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbYs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbZs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgb0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expb5t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb7t_U(start_for_conrr_lb7t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb8t_U(start_for_conrr_lb8t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb9t_U(start_for_conrr_lb9t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcau_U(start_for_conrr_lcau)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcbu_U(start_for_conrr_lcbu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lccu_U(start_for_conrr_lccu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cdu_U(start_for_decorr_cdu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_ceu_U(start_for_Loop_1_ceu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:02 ; elapsed = 00:08:51 . Memory (MB): peak = 758.770 ; gain = 667.824
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 531.621 seconds; peak allocated memory: 554.424 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1197:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 186.441 ; gain = 96.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 186.441 ; gain = 96.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 281.086 ; gain = 190.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:123: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:01:53 . Memory (MB): peak = 320.797 ; gain = 230.680
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:387) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:393) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:365) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:55) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:997) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1038) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1043) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1057) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1062) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:876) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:894) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:913) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:918) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:934) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:947) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:951) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:738) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:770) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:775) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:794) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:636) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:641) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:655) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:660) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:511) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:516) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:530) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:535) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:368) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:385) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:406) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:234) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:259) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:281) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:299) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:312) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:316) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:189) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:58) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:216) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:219) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:858) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.4' in dimension 2 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:39:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:36:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V.4'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:461) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:586) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:709) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:843) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1219) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc355'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1220:6) to (FSRCNN_V1/FSRCNN.cpp:1219:34) in function 'Loop_1_proc355'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc355' (FSRCNN_V1/FSRCNN.cpp:1229) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:03:05 . Memory (MB): peak = 379.598 ; gain = 289.480
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:728:30) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:488:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:569:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:563:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:561:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:480:30) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:360:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:444:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:438:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:436:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:352:30) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:229:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:310:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:308:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:221:30) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:104:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:187:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:99:30) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:43 ; elapsed = 00:16:49 . Memory (MB): peak = 555.730 ; gain = 465.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1009.99 seconds; current allocated memory: 474.735 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 474.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 476.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.048 seconds; current allocated memory: 478.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.037 seconds; current allocated memory: 478.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 478.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 479.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 480.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 480.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 480.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:370) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:350 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.54 seconds; current allocated memory: 486.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.067 seconds; current allocated memory: 495.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.091 seconds; current allocated memory: 496.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 498.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 500.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 501.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.18 seconds; current allocated memory: 503.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.621 seconds; current allocated memory: 506.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.688 seconds; current allocated memory: 507.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 507.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln60', FSRCNN_V1/FSRCNN.cpp:60) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[643] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:75) [640]  (3.36 ns)
	'add' operation of DSP[643] ('ret.V', FSRCNN_V1/FSRCNN.cpp:75) [643]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln75', FSRCNN_V1/FSRCNN.cpp:75) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:75 on array 'expanded_channel_V' [645]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.826 seconds; current allocated memory: 509.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 510.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 512.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.458 seconds; current allocated memory: 514.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 515.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 516.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 516.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.3 seconds; current allocated memory: 520.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 2.151 seconds; current allocated memory: 522.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 525.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 2.273 seconds; current allocated memory: 526.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biassc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img' to 'conrr_layer2_corrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_valid_V' to 'conrr_layer2_out_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_4_1' to 'conrr_layer2_out_CeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 527.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 528.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V' to 'conrr_layer3_out_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanQgW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.436 seconds; current allocated memory: 537.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_5' to 'conrr_layer4_out_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan3i2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 9.891 seconds; current allocated memory: 543.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_4' to 'conrr_layer5_out_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbgk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 3.006 seconds; current allocated memory: 546.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_0' to 'conrr_layer6_out_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_1' to 'conrr_layer6_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_2' to 'conrr_layer6_out_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_3' to 'conrr_layer6_out_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_4' to 'conrr_layer6_out_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_5' to 'conrr_layer6_out_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_6' to 'conrr_layer6_out_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_7' to 'conrr_layer6_out_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_8' to 'conrr_layer6_out_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_9' to 'conrr_layer6_out_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_10' to 'conrr_layer6_out_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_11' to 'conrr_layer6_out_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bFp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bFp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 3.184 seconds; current allocated memory: 550.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V_3' to 'conrr_layer7_out_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img' to 'conrr_layer7_corrbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanbQq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 3.181 seconds; current allocated memory: 553.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbSr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbSr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbRq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.311 seconds; current allocated memory: 556.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_4_0' to 'decorr_layer8_outbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_2_0' to 'decorr_layer8_outbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expb6t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 2.747 seconds; current allocated memory: 560.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_b7t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_b7t': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc355'.
INFO: [HLS 200-111]  Elapsed time: 3.037 seconds; current allocated memory: 562.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc355_U0' to 'start_for_Loop_1_cfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.505 seconds; current allocated memory: 565.711 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biassc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_udo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_wdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanAem_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer2_out_Bew' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_out_Bew_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_CeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_out_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigGfk_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfHfu_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Lf8_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig6jw_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer6_out_bhl_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbun_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_out_bGp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbHp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbIp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bLp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bMq_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outbUr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibVr_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbWr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbYs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbZs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgb0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgb1s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expb6t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb8t_U(start_for_conrr_lb8t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb9t_U(start_for_conrr_lb9t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcau_U(start_for_conrr_lcau)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcbu_U(start_for_conrr_lcbu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lccu_U(start_for_conrr_lccu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcdu_U(start_for_conrr_lcdu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_ceu_U(start_for_decorr_ceu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_cfu_U(start_for_Loop_1_cfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:16 ; elapsed = 00:18:33 . Memory (MB): peak = 773.750 ; gain = 683.633
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 1112.82 seconds; peak allocated memory: 565.711 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:22:50: error: use of undeclared identifier 'MAX_PAD_WIDTH'
void CORRELATE(fixed_num prev_output_channel[81][MAX_PAD_WIDTH], int prev_height, int prev_width, fixed_num filter[81], int filter_size, fixed_num correlate_img[64])
                                                 ^
FSRCNN_V1/FSRCNN.cpp:121:31: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num img_channel[81][MAX_PAD_WIDTH];
                              ^
FSRCNN_V1/FSRCNN.cpp:243:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:374:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:502:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:627:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:750:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:885:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
1 warning and 8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:22:50: error: use of undeclared identifier 'MAX_PAD_WIDTH'
void CORRELATE(fixed_num prev_output_channel[81][MAX_PAD_WIDTH], int prev_height, int prev_width, fixed_num filter[81], int filter_size, fixed_num correlate_img[64])
                                                 ^
FSRCNN_V1/FSRCNN.cpp:121:31: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num img_channel[81][MAX_PAD_WIDTH];
                              ^
FSRCNN_V1/FSRCNN.cpp:243:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:374:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:502:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:627:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:750:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
FSRCNN_V1/FSRCNN.cpp:885:47: error: use of undeclared identifier 'MAX_PAD_WIDTH'
    fixed_num channel_from_prev_out_layer[81][MAX_PAD_WIDTH];
                                              ^
1 warning and 8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1220:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.930 ; gain = 95.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.930 ; gain = 95.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 280.770 ; gain = 189.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:01:31 . Memory (MB): peak = 320.121 ; gain = 228.508
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:410) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:416) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:1020) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1061) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1066) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1080) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1085) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1110) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:917) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:922) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:936) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:941) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:957) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:970) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:974) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:793) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:798) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:812) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:817) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:659) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:664) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:678) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:683) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:534) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:539) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:553) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:558) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:388) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:414) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:429) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:434) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:257) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:282) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:304) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:322) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:335) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:339) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:212) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:82) in function 'DECORRELATE' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:1020) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:1061) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:1066) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:1080) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:1085) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (FSRCNN_V1/FSRCNN.cpp:1110) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:899) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:917) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:922) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:936) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:941) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.8' (FSRCNN_V1/FSRCNN.cpp:957) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (FSRCNN_V1/FSRCNN.cpp:970) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.2' (FSRCNN_V1/FSRCNN.cpp:974) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:761) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:793) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:798) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:812) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:817) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:659) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:664) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:678) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:683) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:534) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:539) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:553) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:558) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (FSRCNN_V1/FSRCNN.cpp:408) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.4' (FSRCNN_V1/FSRCNN.cpp:414) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (FSRCNN_V1/FSRCNN.cpp:429) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.7' (FSRCNN_V1/FSRCNN.cpp:434) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:257) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:282) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:304) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:322) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:335) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:339) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:212) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:85) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:881) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:884) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:884) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:884) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:884) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:884) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:884) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V.4' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V.4'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1242) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc355'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1243:6) to (FSRCNN_V1/FSRCNN.cpp:1242:34) in function 'Loop_1_proc355'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:347) automatically.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:981) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc355' (FSRCNN_V1/FSRCNN.cpp:1252) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:02:16 . Memory (MB): peak = 379.547 ; gain = 287.934
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:751:25) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:511:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:592:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:586:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:584:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:503:25) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:383:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:467:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:461:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:459:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:375:25) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:252:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:333:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:331:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:244:25) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:127:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:210:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:122:25) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:04:39 . Memory (MB): peak = 542.816 ; gain = 451.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 279.04 seconds; current allocated memory: 463.052 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 463.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 464.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 466.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 467.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 468.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 468.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 468.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:393) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:373 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.375 seconds; current allocated memory: 475.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.059 seconds; current allocated memory: 483.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.736 seconds; current allocated memory: 484.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 486.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 488.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 490.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 492.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 494.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 495.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 496.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln87', FSRCNN_V1/FSRCNN.cpp:87) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[643] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:102) [640]  (3.36 ns)
	'add' operation of DSP[643] ('ret.V', FSRCNN_V1/FSRCNN.cpp:102) [643]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln102', FSRCNN_V1/FSRCNN.cpp:102) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:102 on array 'expanded_channel_V' [645]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.217 seconds; current allocated memory: 497.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 499.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 501.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 503.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 503.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 504.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 504.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.645 seconds; current allocated memory: 509.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 510.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 513.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_assi' to 'conrr_layer2_corrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_valid_V' to 'conrr_layer2_out_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V_4_1' to 'conrr_layer2_out_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 1.443 seconds; current allocated memory: 516.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 516.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V' to 'conrr_layer3_out_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanQgW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 526.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V_5' to 'conrr_layer4_out_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan3i2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 4.918 seconds; current allocated memory: 531.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V_4' to 'conrr_layer5_out_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbgk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.576 seconds; current allocated memory: 534.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_0' to 'conrr_layer6_out_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_1' to 'conrr_layer6_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_2' to 'conrr_layer6_out_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_3' to 'conrr_layer6_out_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_4' to 'conrr_layer6_out_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_5' to 'conrr_layer6_out_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_6' to 'conrr_layer6_out_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_7' to 'conrr_layer6_out_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_8' to 'conrr_layer6_out_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_9' to 'conrr_layer6_out_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_10' to 'conrr_layer6_out_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_data_V_3_11' to 'conrr_layer6_out_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bFp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bFp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.707 seconds; current allocated memory: 538.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V_3' to 'conrr_layer7_out_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_assi' to 'conrr_layer7_corrbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbRq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbRq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 1.815 seconds; current allocated memory: 541.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nbSr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbRq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nbSr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 544.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_data_V_4_0' to 'decorr_layer8_outbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_user_V_2_0' to 'decorr_layer8_outbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expb6t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.683 seconds; current allocated memory: 548.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_b7t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_b7t': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc355'.
INFO: [HLS 200-111]  Elapsed time: 1.689 seconds; current allocated memory: 551.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc355_U0' to 'start_for_Loop_1_cfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 554.069 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasrcU_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_udo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanzec_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer2_out_Aem' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_out_Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_Bew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_out_Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigGfk_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfHfu_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_Lf8_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig6jw_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer6_out_bhl_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbun_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_out_bGp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbHp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbIp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bLp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_bMq_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outbUr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weibVr_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subbWr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decbYs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgbZs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgb0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgb1s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expb6t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb8t_U(start_for_conrr_lb8t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lb9t_U(start_for_conrr_lb9t)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcau_U(start_for_conrr_lcau)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcbu_U(start_for_conrr_lcbu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lccu_U(start_for_conrr_lccu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcdu_U(start_for_conrr_lcdu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_ceu_U(start_for_decorr_ceu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_cfu_U(start_for_Loop_1_cfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:35 ; elapsed = 00:05:37 . Memory (MB): peak = 759.652 ; gain = 668.039
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 337.061 seconds; peak allocated memory: 554.069 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1220:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 186.016 ; gain = 94.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 186.016 ; gain = 94.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 359.492 ; gain = 267.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed12' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:192) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:194) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:196) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:200) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:204) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:215) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/logdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv10' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:384: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] FSRCNN_V1/FSRCNN.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
ERROR: [SYNCHK 200-21] FSRCNN_V1/FSRCNN.cpp:43: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] FSRCNN_V1/FSRCNN.cpp:43: dynamic memory allocation/deallocation is not supported: variable 'products'.
ERROR: [SYNCHK 200-61] FSRCNN_V1/FSRCNN.cpp:48: unsupported memory access on variable 'products' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 2 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1220:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 186.129 ; gain = 94.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 186.129 ; gain = 94.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 357.691 ; gain = 266.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed12' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:192) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:194) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:196) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:200) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:204) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:215) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/logdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv10' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:384: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] FSRCNN_V1/FSRCNN.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
ERROR: [SYNCHK 200-21] FSRCNN_V1/FSRCNN.cpp:43: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] FSRCNN_V1/FSRCNN.cpp:43: dynamic memory allocation/deallocation is not supported: variable 'products'.
ERROR: [SYNCHK 200-61] FSRCNN_V1/FSRCNN.cpp:48: unsupported memory access on variable 'products' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 2 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1220:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.316 ; gain = 95.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.316 ; gain = 95.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 357.098 ; gain = 266.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed12' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:192) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:194) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:196) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:200) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:204) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:215) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/logdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv10' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:609) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:732) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:866) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:384: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-21] FSRCNN_V1/FSRCNN.cpp:43: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] FSRCNN_V1/FSRCNN.cpp:43: dynamic memory allocation/deallocation is not supported: variable 'products'.
ERROR: [SYNCHK 200-61] FSRCNN_V1/FSRCNN.cpp:48: unsupported memory access on variable 'products' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:44:18: error: use of undeclared identifier 'i'
            for (i = 0; i < filter_width * filter_width * filter_width * filter_width; i = i + 1){
                 ^
FSRCNN_V1/FSRCNN.cpp:44:25: error: use of undeclared identifier 'i'
            for (i = 0; i < filter_width * filter_width * filter_width * filter_width; i = i + 1){
                        ^
FSRCNN_V1/FSRCNN.cpp:44:88: error: use of undeclared identifier 'i'
            for (i = 0; i < filter_width * filter_width * filter_width * filter_width; i = i + 1){
                                                                                       ^
FSRCNN_V1/FSRCNN.cpp:44:92: error: use of undeclared identifier 'i'
            for (i = 0; i < filter_width * filter_width * filter_width * filter_width; i = i + 1){
                                                                                           ^
FSRCNN_V1/FSRCNN.cpp:45:23: error: use of undeclared identifier 'i'
             products[i] = 0;
                      ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:3:
In file included from D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
FSRCNN_V1/FSRCNN.cpp:51:39: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::operator int' requested here
                    products[index] = prev_output_channel[k_x][k_y] * filter[index];
                                      ^
2 warnings and 5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1223:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 186.449 ; gain = 120.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 186.449 ; gain = 120.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:03 ; elapsed = 00:02:21 . Memory (MB): peak = 418.859 ; gain = 352.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:487) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:487) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:612) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:612) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:735) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:735) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:869) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:869) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:993) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:993) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:149: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:27 ; elapsed = 00:04:54 . Memory (MB): peak = 457.652 ; gain = 391.312
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:413) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:419) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (FSRCNN_V1/FSRCNN.cpp:1023) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1064) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1069) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1083) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1088) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1113) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:902) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:920) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:925) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:939) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:944) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:960) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:973) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:977) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:796) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:801) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:815) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:820) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:662) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:667) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:681) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:686) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:537) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:542) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:556) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:561) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:417) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:432) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:437) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:260) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:285) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:307) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:325) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:338) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:342) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:215) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:85) in function 'DECORRELATE' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (FSRCNN_V1/FSRCNN.cpp:1023) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1064) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1069) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1083) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1088) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1113) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:902) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:920) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:925) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:939) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:944) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:960) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:973) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:977) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:764) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:796) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:801) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:815) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:820) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:662) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:667) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:681) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:686) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:537) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:542) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:556) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:561) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (FSRCNN_V1/FSRCNN.cpp:394) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:411) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:417) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:432) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:437) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:260) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:285) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:307) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:325) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:338) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:342) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:215) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:88) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:242) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:884) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:887) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:887) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:887) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:887) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:887) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:887) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:1021) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:1021) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:1021) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:756) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:756) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:756) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:756) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:756) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:756) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:756) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:24) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:487) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:487) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:612) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:612) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:735) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:735) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:869) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:869) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:993) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:993) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1245) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc219'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1246:6) to (FSRCNN_V1/FSRCNN.cpp:1245:34) in function 'Loop_1_proc219'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:984) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc219' (FSRCNN_V1/FSRCNN.cpp:1255) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:05 ; elapsed = 00:08:13 . Memory (MB): peak = 527.246 ; gain = 460.906
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:754:25) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:514:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:595:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:589:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:587:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:506:25) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:386:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:470:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:464:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:462:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:378:25) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:255:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:336:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:334:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:247:25) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:130:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:213:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:125:25) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:04 ; elapsed = 00:16:57 . Memory (MB): peak = 620.090 ; gain = 553.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1017.95 seconds; current allocated memory: 518.205 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 518.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 520.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.065 seconds; current allocated memory: 521.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 522.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 523.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 523.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 523.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:396) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:376 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.578 seconds; current allocated memory: 530.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.019 seconds; current allocated memory: 538.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.936 seconds; current allocated memory: 540.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 541.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 543.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 545.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.302 seconds; current allocated memory: 547.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 550.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 550.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 551.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln90', FSRCNN_V1/FSRCNN.cpp:90) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[643] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:105) [640]  (3.36 ns)
	'add' operation of DSP[643] ('ret.V', FSRCNN_V1/FSRCNN.cpp:105) [643]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln105', FSRCNN_V1/FSRCNN.cpp:105) of variable 'trunc_ln', FSRCNN_V1/FSRCNN.cpp:105 on array 'expanded_channel_V' [645]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.269 seconds; current allocated memory: 553.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 554.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 556.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 558.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 559.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 559.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 560.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.841 seconds; current allocated memory: 564.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 565.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 569.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_assi' to 'conrr_layer2_corrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_valid_V' to 'conrr_layer2_out_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 571.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 572.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_valid_V' to 'conrr_layer3_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V' to 'conrr_layer3_out_Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 581.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_valid_V' to 'conrr_layer4_out_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V' to 'conrr_layer4_out_5jm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 586.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_valid_V' to 'conrr_layer5_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V' to 'conrr_layer5_out_bjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.627 seconds; current allocated memory: 590.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_valid_V' to 'conrr_layer6_out_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_valid_V' to 'conrr_layer6_out_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_valid_V' to 'conrr_layer6_out_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_valid_V' to 'conrr_layer6_out_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_valid_V' to 'conrr_layer6_out_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_valid_V' to 'conrr_layer6_out_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_valid_V' to 'conrr_layer6_out_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_valid_V' to 'conrr_layer6_out_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_valid_V' to 'conrr_layer6_out_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_valid_V' to 'conrr_layer6_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_valid_s' to 'conrr_layer6_out_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_valid_s' to 'conrr_layer6_out_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_data_V' to 'conrr_layer6_out_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_data_V' to 'conrr_layer6_out_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_data_V' to 'conrr_layer6_out_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_data_V' to 'conrr_layer6_out_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_data_V' to 'conrr_layer6_out_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_data_V' to 'conrr_layer6_out_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_data_V' to 'conrr_layer6_out_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_data_V' to 'conrr_layer6_out_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_data_V' to 'conrr_layer6_out_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_data_V' to 'conrr_layer6_out_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_data_V' to 'conrr_layer6_out_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_data_V' to 'conrr_layer6_out_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_1_1_1' to 'FSRCNN_mux_124_1_bVr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_1_bVr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 1.938 seconds; current allocated memory: 594.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_assi' to 'conrr_layer7_corrbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_valid_V' to 'conrr_layer7_out_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdb8t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb8t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 1.961 seconds; current allocated memory: 597.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_9ns_13s_13_1_1' to 'FSRCNN_mul_mul_9nb9t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb8t': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_9nb9t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 600.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weicau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_decccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_deccdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_valid_V' to 'decorr_layer8_outcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_data_V' to 'decorr_layer8_outcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_user_V' to 'decorr_layer8_outcow' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.752 seconds; current allocated memory: 604.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_cpw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_cpw': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc219'.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 607.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc219_U0' to 'start_for_Loop_1_cxx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 609.938 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasrcU_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_udo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanzec_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer2_out_Aem' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_out_Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_Bew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbll_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer6_out_bwn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_out_bwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbWr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbXr_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_b0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_b1s_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weicau_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subcbu_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_deccdu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgceu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcfu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcgu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expclv_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcqw_U(start_for_conrr_lcqw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcrw_U(start_for_conrr_lcrw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcsw_U(start_for_conrr_lcsw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lctx_U(start_for_conrr_lctx)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcux_U(start_for_conrr_lcux)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcvx_U(start_for_conrr_lcvx)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cwx_U(start_for_decorr_cwx)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_cxx_U(start_for_Loop_1_cxx)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:25 ; elapsed = 00:18:03 . Memory (MB): peak = 825.812 ; gain = 759.473
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 1083.56 seconds; peak allocated memory: 609.938 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:45:18: error: use of undeclared identifier 'i'
            for (i = 0; i < filter_width * filter_width * filter_width * filter_width; i = i + 1){
                 ^
FSRCNN_V1/FSRCNN.cpp:45:25: error: use of undeclared identifier 'i'
            for (i = 0; i < filter_width * filter_width * filter_width * filter_width; i = i + 1){
                        ^
FSRCNN_V1/FSRCNN.cpp:45:88: error: use of undeclared identifier 'i'
            for (i = 0; i < filter_width * filter_width * filter_width * filter_width; i = i + 1){
                                                                                       ^
FSRCNN_V1/FSRCNN.cpp:45:92: error: use of undeclared identifier 'i'
            for (i = 0; i < filter_width * filter_width * filter_width * filter_width; i = i + 1){
                                                                                           ^
FSRCNN_V1/FSRCNN.cpp:46:23: error: use of undeclared identifier 'i'
             products[i] = 0;
                      ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:3:
In file included from D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
FSRCNN_V1/FSRCNN.cpp:52:39: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::operator int' requested here
                    products[index] = prev_output_channel[k_x][k_y] * filter[index];
                                      ^
2 warnings and 5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1224:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 186.262 ; gain = 95.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 186.262 ; gain = 95.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:02:22 . Memory (MB): peak = 494.578 ; gain = 403.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed12' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:192) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:194) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:196) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:200) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>' into 'log_reduce::log_traits<double>::range_reduction<57>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:204) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:215) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'log_reduce::log_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/logdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'log2' into 'std::log2<int>' (D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\tr1_impl/cmath:662) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv10' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log2<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log2<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:360) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:360) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log2<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:488) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:488) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:613) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:613) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:736) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:736) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:870) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:870) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:994) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:994) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:384: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] FSRCNN_V1/FSRCNN.cpp:44: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
ERROR: [SYNCHK 200-21] FSRCNN_V1/FSRCNN.cpp:44: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] FSRCNN_V1/FSRCNN.cpp:44: dynamic memory allocation/deallocation is not supported: variable 'products'.
ERROR: [SYNCHK 200-61] FSRCNN_V1/FSRCNN.cpp:46: unsupported memory access on variable 'products' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 2 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:45:24: error: variable length array declaration can not have 'static' storage duration
            static int products[filter_width * filter_width];
                       ^        ~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 warning and 6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:3:
In file included from D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
FSRCNN_V1/FSRCNN.cpp:53:39: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::operator int' requested here
                    products[index] = prev_output_channel[k_x][k_y] * filter[index];
                                      ^
2 warnings and 5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:3:
In file included from D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
D:/Vivado/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
FSRCNN_V1/FSRCNN.cpp:53:39: note: in instantiation of member function 'ap_fixed_base<24, 16, true, 5, 3, 0>::operator int' requested here
                    products[index] = prev_output_channel[k_x][k_y] * filter[index];
                                      ^
2 warnings and 5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
1 warning and 5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:4:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\vector:61:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/allocator.h:48:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2/x86_64-w64-mingw32\bits/c++allocator.h:34:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:33:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\new:41:
In file included from D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
D:/Vivado/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
1 warning and 5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1248:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 186.062 ; gain = 94.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 186.062 ; gain = 94.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:09 ; elapsed = 00:02:19 . Memory (MB): peak = 418.672 ; gain = 327.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:384) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:384) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:512) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:512) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:637) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:637) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:760) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:760) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1018) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1018) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:174: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:33 ; elapsed = 00:04:55 . Memory (MB): peak = 458.145 ; gain = 366.539
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:438) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:444) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (FSRCNN_V1/FSRCNN.cpp:1048) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1089) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1094) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1108) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1113) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1138) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:927) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:945) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:950) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:964) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:969) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:985) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:998) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:1002) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:821) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:826) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:840) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:845) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:687) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:692) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:706) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:711) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:562) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:567) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:581) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:586) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:416) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:436) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:442) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:457) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:462) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:285) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:310) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:332) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:350) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:363) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:367) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:240) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:86) in function 'DECORRELATE' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (FSRCNN_V1/FSRCNN.cpp:1048) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1089) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1094) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1108) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1113) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1138) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:927) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:945) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:950) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:964) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:969) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:985) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:998) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:1002) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:789) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:821) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:826) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:840) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:845) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:687) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:692) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:706) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:711) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:562) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:567) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:581) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:586) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (FSRCNN_V1/FSRCNN.cpp:419) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:436) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:442) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:457) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:462) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:285) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:310) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:332) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:350) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:363) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:367) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:240) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:89) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:267) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:270) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:270) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:270) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:270) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:270) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:270) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:270) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:909) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:912) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:912) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:912) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:912) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:912) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:912) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:1046) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:1046) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:1046) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:781) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:253) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:384) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:384) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:512) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:512) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:637) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:637) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:760) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:760) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1018) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1018) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1270) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc219'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1271:6) to (FSRCNN_V1/FSRCNN.cpp:1270:34) in function 'Loop_1_proc219'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:375) automatically.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1009) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc219' (FSRCNN_V1/FSRCNN.cpp:1280) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:01 ; elapsed = 00:07:45 . Memory (MB): peak = 527.766 ; gain = 436.160
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:779:25) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:539:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:620:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:614:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:612:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:531:25) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:411:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:495:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:489:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:487:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:403:25) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:280:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:361:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:359:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:272:25) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:155:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:238:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:150:25) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:05 ; elapsed = 00:14:47 . Memory (MB): peak = 622.375 ; gain = 530.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 887.361 seconds; current allocated memory: 518.600 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 518.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 520.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 522.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 522.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 523.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 524.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 524.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:421) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:401 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.533 seconds; current allocated memory: 530.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.082 seconds; current allocated memory: 538.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.937 seconds; current allocated memory: 540.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 542.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 543.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 545.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 547.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 550.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 551.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 551.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln91', FSRCNN_V1/FSRCNN.cpp:91) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[645] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:128) [642]  (3.36 ns)
	'add' operation of DSP[645] ('ret.V', FSRCNN_V1/FSRCNN.cpp:128) [645]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln128', FSRCNN_V1/FSRCNN.cpp:128) of variable 'trunc_ln7', FSRCNN_V1/FSRCNN.cpp:128 on array 'expanded_channel_V' [647]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 553.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 555.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 557.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 559.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 559.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 560.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 560.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.764 seconds; current allocated memory: 564.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_7s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 566.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 569.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_assi' to 'conrr_layer2_corrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_valid_V' to 'conrr_layer2_out_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_6s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 1.488 seconds; current allocated memory: 571.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_12s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 572.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_valid_V' to 'conrr_layer3_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V' to 'conrr_layer3_out_Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.994 seconds; current allocated memory: 582.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_valid_V' to 'conrr_layer4_out_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V' to 'conrr_layer4_out_5jm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 5.84 seconds; current allocated memory: 587.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_valid_V' to 'conrr_layer5_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V' to 'conrr_layer5_out_bjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 590.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_valid_V' to 'conrr_layer6_out_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_valid_V' to 'conrr_layer6_out_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_valid_V' to 'conrr_layer6_out_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_valid_V' to 'conrr_layer6_out_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_valid_V' to 'conrr_layer6_out_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_valid_V' to 'conrr_layer6_out_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_valid_V' to 'conrr_layer6_out_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_valid_V' to 'conrr_layer6_out_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_valid_V' to 'conrr_layer6_out_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_valid_V' to 'conrr_layer6_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_valid_s' to 'conrr_layer6_out_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_valid_s' to 'conrr_layer6_out_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_data_V' to 'conrr_layer6_out_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_data_V' to 'conrr_layer6_out_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_data_V' to 'conrr_layer6_out_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_data_V' to 'conrr_layer6_out_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_data_V' to 'conrr_layer6_out_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_data_V' to 'conrr_layer6_out_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_data_V' to 'conrr_layer6_out_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_data_V' to 'conrr_layer6_out_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_data_V' to 'conrr_layer6_out_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_data_V' to 'conrr_layer6_out_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_data_V' to 'conrr_layer6_out_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_data_V' to 'conrr_layer6_out_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_1_1_1' to 'FSRCNN_mux_124_1_bVr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_1_bVr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 3.732 seconds; current allocated memory: 595.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_assi' to 'conrr_layer7_corrbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_valid_V' to 'conrr_layer7_out_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdb8t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb8t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 3.743 seconds; current allocated memory: 597.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb8t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 601.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weib9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_deccbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_valid_V' to 'decorr_layer8_outclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_data_V' to 'decorr_layer8_outcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_user_V' to 'decorr_layer8_outcnw' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 3.114 seconds; current allocated memory: 605.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_cow' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_cow': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc219'.
INFO: [HLS 200-111]  Elapsed time: 3.013 seconds; current allocated memory: 607.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc219_U0' to 'start_for_Loop_1_cwx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.484 seconds; current allocated memory: 610.461 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasrcU_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_udo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanzec_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer2_out_Aem' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_out_Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_Bew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbll_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer6_out_bwn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_out_bwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbWr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbXr_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_b0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_b1s_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weib9t_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subcau_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decccu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcdu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgceu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcfu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expckv_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcpw_U(start_for_conrr_lcpw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcqw_U(start_for_conrr_lcqw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcrw_U(start_for_conrr_lcrw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcsw_U(start_for_conrr_lcsw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lctx_U(start_for_conrr_lctx)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcux_U(start_for_conrr_lcux)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cvx_U(start_for_decorr_cvx)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_cwx_U(start_for_Loop_1_cwx)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:28 ; elapsed = 00:16:01 . Memory (MB): peak = 828.770 ; gain = 737.164
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 961.682 seconds; peak allocated memory: 610.461 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1276:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
ERROR: [HLS 214-124] use of undeclared identifier 'INPUT_WIDTH': C:\Users\76114\Desktop\FSRCNN_V1\FSRCNN.cpp:48
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1276:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
ERROR: [HLS 200-70] '#pragma HLS loop_tripcount min=filter_width * filter_width max=filter_width * filter_width avg=filter_width * filter_width' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1276:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 185.852 ; gain = 94.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 185.852 ; gain = 94.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:02:40 . Memory (MB): peak = 419.020 ; gain = 328.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1046) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1046) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:202: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:47 ; elapsed = 00:05:43 . Memory (MB): peak = 458.094 ; gain = 367.082
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:466) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:472) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (FSRCNN_V1/FSRCNN.cpp:1076) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1117) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1122) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1136) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1141) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1166) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:955) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:973) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:978) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:992) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:997) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:1026) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:1030) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:849) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:854) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:873) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:715) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:720) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:734) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:590) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:595) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:609) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:614) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:444) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:464) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:470) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:485) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:490) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:338) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:360) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:378) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:395) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:268) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:114) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (FSRCNN_V1/FSRCNN.cpp:1076) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1117) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1122) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1136) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1141) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1166) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:955) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:973) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:978) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:992) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:997) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:1026) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:1030) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:817) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:849) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:854) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:873) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:715) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:720) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:734) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:590) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:595) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:609) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:614) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (FSRCNN_V1/FSRCNN.cpp:447) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:464) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:470) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:485) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:490) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:338) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:360) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:378) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:395) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:268) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:117) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:295) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:937) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1046) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1046) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1298) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc219'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1299:6) to (FSRCNN_V1/FSRCNN.cpp:1298:34) in function 'Loop_1_proc219'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:403) automatically.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1037) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc219' (FSRCNN_V1/FSRCNN.cpp:1308) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:48 ; elapsed = 00:10:18 . Memory (MB): peak = 528.691 ; gain = 437.680
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'conrr_layer7'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'conrr_layer7'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'conrr_layer2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'conrr_layer2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 25 to 1600 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 25 to 1600 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 576 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 576 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:807:25) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:567:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:648:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:642:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:640:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:559:25) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:439:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:523:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:517:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:515:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:431:25) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:308:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:389:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:387:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:300:25) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:183:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:266:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:178:25) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:17:53 ; elapsed = 00:40:42 . Memory (MB): peak = 620.270 ; gain = 529.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2442.61 seconds; current allocated memory: 518.552 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 518.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 520.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 522.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.834 seconds; current allocated memory: 522.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 523.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 524.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 524.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:449) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:429 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.788 seconds; current allocated memory: 530.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.033 seconds; current allocated memory: 538.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.111 seconds; current allocated memory: 540.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 542.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 543.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 545.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.318 seconds; current allocated memory: 547.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 550.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 551.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 551.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[645] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:156) [642]  (3.36 ns)
	'add' operation of DSP[645] ('ret.V', FSRCNN_V1/FSRCNN.cpp:156) [645]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln156', FSRCNN_V1/FSRCNN.cpp:156) of variable 'trunc_ln7', FSRCNN_V1/FSRCNN.cpp:156 on array 'expanded_channel_V' [647]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 553.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 555.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 556.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 559.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 559.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 560.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 560.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.246 seconds; current allocated memory: 565.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_7s_12s_19_1_1' to 'FSRCNN_mul_mul_7sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_7sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.512 seconds; current allocated memory: 566.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 569.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_assi' to 'conrr_layer2_corrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_valid_V' to 'conrr_layer2_out_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_6s_16_1_1' to 'FSRCNN_mul_mul_12CeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12CeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 1.891 seconds; current allocated memory: 572.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_12s_24_1_1' to 'FSRCNN_mul_mul_12DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 572.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_valid_V' to 'conrr_layer3_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V' to 'conrr_layer3_out_Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 582.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_valid_V' to 'conrr_layer4_out_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V' to 'conrr_layer4_out_5jm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 5.668 seconds; current allocated memory: 587.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_valid_V' to 'conrr_layer5_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V' to 'conrr_layer5_out_bjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 1.851 seconds; current allocated memory: 590.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_valid_V' to 'conrr_layer6_out_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_valid_V' to 'conrr_layer6_out_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_valid_V' to 'conrr_layer6_out_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_valid_V' to 'conrr_layer6_out_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_valid_V' to 'conrr_layer6_out_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_valid_V' to 'conrr_layer6_out_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_valid_V' to 'conrr_layer6_out_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_valid_V' to 'conrr_layer6_out_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_valid_V' to 'conrr_layer6_out_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_valid_V' to 'conrr_layer6_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_valid_s' to 'conrr_layer6_out_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_valid_s' to 'conrr_layer6_out_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_data_V' to 'conrr_layer6_out_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_data_V' to 'conrr_layer6_out_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_data_V' to 'conrr_layer6_out_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_data_V' to 'conrr_layer6_out_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_data_V' to 'conrr_layer6_out_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_data_V' to 'conrr_layer6_out_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_data_V' to 'conrr_layer6_out_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_data_V' to 'conrr_layer6_out_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_data_V' to 'conrr_layer6_out_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_data_V' to 'conrr_layer6_out_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_data_V' to 'conrr_layer6_out_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_data_V' to 'conrr_layer6_out_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_1_1_1' to 'FSRCNN_mux_124_1_bVr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_1_bVr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 2.265 seconds; current allocated memory: 595.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_assi' to 'conrr_layer7_corrbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_valid_V' to 'conrr_layer7_out_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_b7t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.386 seconds; current allocated memory: 597.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdb8t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb8t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 601.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weib9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_deccbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_valid_V' to 'decorr_layer8_outclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_data_V' to 'decorr_layer8_outcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_user_V' to 'decorr_layer8_outcnw' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 1.882 seconds; current allocated memory: 605.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_cow' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_cow': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc219'.
INFO: [HLS 200-111]  Elapsed time: 1.979 seconds; current allocated memory: 607.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc219_U0' to 'start_for_Loop_1_cwx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 610.689 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasrcU_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_udo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanzec_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer2_out_Aem' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_out_Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_Bew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbll_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer6_out_bwn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_out_bwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbWr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbXr_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_b0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_b1s_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weib9t_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subcau_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decccu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcdu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgceu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcfu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expckv_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcpw_U(start_for_conrr_lcpw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcqw_U(start_for_conrr_lcqw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcrw_U(start_for_conrr_lcrw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcsw_U(start_for_conrr_lcsw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lctx_U(start_for_conrr_lctx)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcux_U(start_for_conrr_lcux)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cvx_U(start_for_decorr_cvx)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_cwx_U(start_for_Loop_1_cwx)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:18:07 ; elapsed = 00:41:49 . Memory (MB): peak = 827.793 ; gain = 736.781
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 2509.07 seconds; peak allocated memory: 610.689 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1276:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/layer1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 185.953 ; gain = 95.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 185.953 ; gain = 95.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2.1' (FSRCNN_V1/FSRCNN.cpp:1086) in function 'decorr_layer8(hls::stream<my_data>&, hls::stream<my_data>&, ap_uint<8>, ap_uint<8>, ap_uint<2>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:56 ; elapsed = 00:03:31 . Memory (MB): peak = 419.375 ; gain = 329.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1046) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1046) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:202: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:06 ; elapsed = 00:09:24 . Memory (MB): peak = 482.121 ; gain = 391.957
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:466) in function 'conrr_layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:472) in function 'conrr_layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1117) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1122) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1136) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1141) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1166) in function 'decorr_layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:955) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:973) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:978) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:992) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:997) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:1026) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:1030) in function 'conrr_layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:849) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:854) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:873) in function 'conrr_layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:715) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:720) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:734) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:590) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:595) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:609) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:614) in function 'conrr_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:444) in function 'conrr_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:464) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:470) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:485) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:490) in function 'conrr_layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:338) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:360) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:378) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:395) in function 'conrr_layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:268) in function 'conrr_layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:114) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:1084) in function 'decorr_layer8' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1117) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1122) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1136) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1141) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1166) in function 'decorr_layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:955) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:973) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:978) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:992) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:997) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'conrr_layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:1026) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:1030) in function 'conrr_layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:817) in function 'conrr_layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:849) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:854) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:868) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:873) in function 'conrr_layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:715) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:720) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:734) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:739) in function 'conrr_layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:590) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:595) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:609) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:614) in function 'conrr_layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (FSRCNN_V1/FSRCNN.cpp:447) in function 'conrr_layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:464) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:470) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:485) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:490) in function 'conrr_layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:313) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:338) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:360) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:378) in function 'conrr_layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:391) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:395) in function 'conrr_layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:268) in function 'conrr_layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:117) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:295) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:937) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.0' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.1' (FSRCNN_V1/FSRCNN.cpp:1074) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1046) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1046) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1298) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'conrr_layer1'
	 'conrr_layer2'
	 'conrr_layer3'
	 'conrr_layer4'
	 'conrr_layer5'
	 'conrr_layer6'
	 'conrr_layer7'
	 'decorr_layer8'
	 'Loop_1_proc221'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'conrr_layer2'.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1196:33) to (FSRCNN_V1/FSRCNN.cpp:1196:100) in function 'decorr_layer8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1221:29) to (FSRCNN_V1/FSRCNN.cpp:1221:97) in function 'decorr_layer8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1231:29) to (FSRCNN_V1/FSRCNN.cpp:1219:86) in function 'decorr_layer8'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1299:6) to (FSRCNN_V1/FSRCNN.cpp:1298:34) in function 'Loop_1_proc221'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer2' (FSRCNN_V1/FSRCNN.cpp:403) automatically.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'conrr_layer7' (FSRCNN_V1/FSRCNN.cpp:1037) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc221' (FSRCNN_V1/FSRCNN.cpp:1308) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:56 ; elapsed = 00:16:49 . Memory (MB): peak = 550.297 ; gain = 460.133
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'conrr_layer7'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'conrr_layer7'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'conrr_layer2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'conrr_layer2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 25 to 1600 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 25 to 1600 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 576 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 576 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:1072:25) in function 'decorr_layer8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:807:25) in function 'conrr_layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:567:43) in function 'conrr_layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:648:44) in function 'conrr_layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:642:51) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:640:40) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:559:25) in function 'conrr_layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:439:43) in function 'conrr_layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:523:44) in function 'conrr_layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:517:51) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:515:40) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:431:25) in function 'conrr_layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:308:43) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:389:51) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:387:40) in function 'conrr_layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:300:25) in function 'conrr_layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:183:37) in function 'conrr_layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:266:40) in function 'conrr_layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:178:25) in function 'conrr_layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:36 ; elapsed = 00:40:53 . Memory (MB): peak = 661.523 ; gain = 571.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2453.86 seconds; current allocated memory: 538.086 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 538.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 540.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 541.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 542.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 543.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 543.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 543.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:449) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:429 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.638 seconds; current allocated memory: 550.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.358 seconds; current allocated memory: 558.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.162 seconds; current allocated memory: 560.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 561.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.304 seconds; current allocated memory: 563.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 565.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.875 seconds; current allocated memory: 567.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.382 seconds; current allocated memory: 570.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 570.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 571.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[645] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:156) [642]  (3.36 ns)
	'add' operation of DSP[645] ('ret.V', FSRCNN_V1/FSRCNN.cpp:156) [645]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln156', FSRCNN_V1/FSRCNN.cpp:156) of variable 'trunc_ln8', FSRCNN_V1/FSRCNN.cpp:156 on array 'expanded_channel_V' [647]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.682 seconds; current allocated memory: 573.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 574.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.654 seconds; current allocated memory: 576.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.389 seconds; current allocated memory: 579.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.531 seconds; current allocated memory: 580.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 580.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 581.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.213 seconds; current allocated memory: 585.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_7s_12s_19_1_1' to 'FSRCNN_mul_mul_7sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_7sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 1.723 seconds; current allocated memory: 587.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_weights_layer1_V_0' to 'conrr_layer1_weigcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_biases_layer1_V' to 'conrr_layer1_biasdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_subfilter_layer_V' to 'conrr_layer1_subfeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_correlate_img' to 'conrr_layer1_corrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_out_layer_valid_V' to 'conrr_layer1_out_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_data_V' to 'conrr_layer1_buffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_keep_V' to 'conrr_layer1_buffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_strb_V' to 'conrr_layer1_buffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_user_V' to 'conrr_layer1_buffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_last_V' to 'conrr_layer1_bufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_id_V' to 'conrr_layer1_buffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_buffer_dest_V' to 'conrr_layer1_buffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer1_img_channel_V' to 'conrr_layer1_img_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 590.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_weights_layer2_V_0' to 'conrr_layer2_weigqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_biases_layer2_V' to 'conrr_layer2_biasrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_correlate_img_V_assi' to 'conrr_layer2_corrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_data_s' to 'conrr_layer2_img_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_keep_s' to 'conrr_layer2_img_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_user_s' to 'conrr_layer2_img_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_last_s' to 'conrr_layer2_img_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_id_V' to 'conrr_layer2_img_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_img_channel_0_dest_s' to 'conrr_layer2_img_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_channel_from_prev_ou' to 'conrr_layer2_chanzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_valid_V' to 'conrr_layer2_out_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer2_out_layer_data_V' to 'conrr_layer2_out_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_6s_16_1_1' to 'FSRCNN_mul_mul_12CeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12CeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer2'.
INFO: [HLS 200-111]  Elapsed time: 2.158 seconds; current allocated memory: 592.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_12s_24_1_1' to 'FSRCNN_mul_mul_12DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 593.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_biases_layer3_V' to 'conrr_layer3_biasEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_weights_layer3_V' to 'conrr_layer3_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_subfilter_layer_V' to 'conrr_layer3_subfGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_correlate_img' to 'conrr_layer3_corrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_valid_V' to 'conrr_layer3_img_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_data_V' to 'conrr_layer3_img_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_keep_V' to 'conrr_layer3_img_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_user_V' to 'conrr_layer3_img_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_last_V' to 'conrr_layer3_img_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_id_V' to 'conrr_layer3_img_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_img_channel_dest_V' to 'conrr_layer3_img_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_channel_from_prev_ou' to 'conrr_layer3_chanPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_valid_V' to 'conrr_layer3_out_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer3_out_layer_data_V' to 'conrr_layer3_out_Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.394 seconds; current allocated memory: 603.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_biases_layer4_V' to 'conrr_layer4_biasShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_weights_layer4_V' to 'conrr_layer4_weigThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_subfilter_layer_V' to 'conrr_layer4_subfUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_correlate_img' to 'conrr_layer4_corrVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_valid_V' to 'conrr_layer4_img_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_data_V' to 'conrr_layer4_img_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_keep_V' to 'conrr_layer4_img_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_user_V' to 'conrr_layer4_img_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_last_V' to 'conrr_layer4_img_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_id_V' to 'conrr_layer4_img_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_img_channel_dest_V' to 'conrr_layer4_img_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_channel_from_prev_ou' to 'conrr_layer4_chan3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_valid_V' to 'conrr_layer4_out_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer4_out_layer_data_V' to 'conrr_layer4_out_5jm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer4'.
INFO: [HLS 200-111]  Elapsed time: 7.3 seconds; current allocated memory: 608.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_biases_layer5_V' to 'conrr_layer5_bias6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_weights_layer5_V' to 'conrr_layer5_weig7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_subfilter_layer_V' to 'conrr_layer5_subf8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_correlate_img' to 'conrr_layer5_corr9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_valid_V' to 'conrr_layer5_img_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_data_V' to 'conrr_layer5_img_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_keep_V' to 'conrr_layer5_img_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_user_V' to 'conrr_layer5_img_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_last_V' to 'conrr_layer5_img_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_id_V' to 'conrr_layer5_img_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_img_channel_dest_V' to 'conrr_layer5_img_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_channel_from_prev_ou' to 'conrr_layer5_chanbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_valid_V' to 'conrr_layer5_out_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer5_out_layer_data_V' to 'conrr_layer5_out_bjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer5'.
INFO: [HLS 200-111]  Elapsed time: 2.201 seconds; current allocated memory: 611.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_biases_layer6_V' to 'conrr_layer6_biasbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_weights_layer6_V' to 'conrr_layer6_weigbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_subfilter_layer_V' to 'conrr_layer6_subfbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_correlate_img' to 'conrr_layer6_corrbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_valid_V' to 'conrr_layer6_img_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_data_V' to 'conrr_layer6_img_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_keep_V' to 'conrr_layer6_img_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_user_V' to 'conrr_layer6_img_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_last_V' to 'conrr_layer6_img_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_id_V' to 'conrr_layer6_img_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_img_channel_dest_V' to 'conrr_layer6_img_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_channel_from_prev_ou' to 'conrr_layer6_chanbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_valid_V' to 'conrr_layer6_out_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_valid_V' to 'conrr_layer6_out_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_valid_V' to 'conrr_layer6_out_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_valid_V' to 'conrr_layer6_out_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_valid_V' to 'conrr_layer6_out_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_valid_V' to 'conrr_layer6_out_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_valid_V' to 'conrr_layer6_out_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_valid_V' to 'conrr_layer6_out_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_valid_V' to 'conrr_layer6_out_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_valid_V' to 'conrr_layer6_out_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_valid_s' to 'conrr_layer6_out_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_valid_s' to 'conrr_layer6_out_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_0_data_V' to 'conrr_layer6_out_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_1_data_V' to 'conrr_layer6_out_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_2_data_V' to 'conrr_layer6_out_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_3_data_V' to 'conrr_layer6_out_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_4_data_V' to 'conrr_layer6_out_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_5_data_V' to 'conrr_layer6_out_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_6_data_V' to 'conrr_layer6_out_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_7_data_V' to 'conrr_layer6_out_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_8_data_V' to 'conrr_layer6_out_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_9_data_V' to 'conrr_layer6_out_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_10_data_V' to 'conrr_layer6_out_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer6_out_layer_11_data_V' to 'conrr_layer6_out_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_1_1_1' to 'FSRCNN_mux_124_1_bVr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_1_bVr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer6'.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 616.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conrr_layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_weights_layer7_V_0' to 'conrr_layer7_weigbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_biases_layer7_V' to 'conrr_layer7_biasbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_correlate_img_V_assi' to 'conrr_layer7_corrbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_data_s' to 'conrr_layer7_img_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_keep_s' to 'conrr_layer7_img_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_user_s' to 'conrr_layer7_img_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_last_s' to 'conrr_layer7_img_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_id_V' to 'conrr_layer7_img_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_img_channel_0_dest_s' to 'conrr_layer7_img_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_channel_from_prev_ou' to 'conrr_layer7_chanb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_valid_V' to 'conrr_layer7_out_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conrr_layer7_out_layer_data_V' to 'conrr_layer7_out_b7t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conrr_layer7'.
INFO: [HLS 200-111]  Elapsed time: 2.803 seconds; current allocated memory: 618.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdb8t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb8t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.076 seconds; current allocated memory: 622.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decorr_layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_weights_layer8_V_0' to 'decorr_layer8_weib9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_subfilter_layer_V' to 'decorr_layer8_subcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorrelate_img_V' to 'decorr_layer8_deccbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_decorr_temp_V' to 'decorr_layer8_decccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_valid_V' to 'decorr_layer8_imgcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_data_V' to 'decorr_layer8_imgceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_keep_V' to 'decorr_layer8_imgcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_user_V' to 'decorr_layer8_imgcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_last_V' to 'decorr_layer8_imgchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_id_V' to 'decorr_layer8_imgciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_img_channel_dest_V' to 'decorr_layer8_imgcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_expanded_channel' to 'decorr_layer8_expckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_valid_V' to 'decorr_layer8_outclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_1_valid_V' to 'decorr_layer8_outcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_2_valid_V' to 'decorr_layer8_outcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_3_valid_V' to 'decorr_layer8_outcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_4_valid_V' to 'decorr_layer8_outcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_5_valid_V' to 'decorr_layer8_outcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_data_V' to 'decorr_layer8_outcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_1_data_V' to 'decorr_layer8_outcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_2_data_V' to 'decorr_layer8_outctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_3_data_V' to 'decorr_layer8_outcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_4_data_V' to 'decorr_layer8_outcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_5_data_V' to 'decorr_layer8_outcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_0_0_user' to 'decorr_layer8_outcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decorr_layer8_out_layer_1_0_user' to 'decorr_layer8_outcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_63_12_1_1' to 'FSRCNN_mux_63_12_czy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_63_12_czy': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_63_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decorr_layer8'.
INFO: [HLS 200-111]  Elapsed time: 2.698 seconds; current allocated memory: 626.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_cAy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_cAy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc221'.
INFO: [HLS 200-111]  Elapsed time: 2.762 seconds; current allocated memory: 629.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer2_U0' to 'start_for_conrr_lcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer3_U0' to 'start_for_conrr_lcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer4_U0' to 'start_for_conrr_lcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer5_U0' to 'start_for_conrr_lcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer6_U0' to 'start_for_conrr_lcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conrr_layer7_U0' to 'start_for_conrr_lcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_decorr_layer8_U0' to 'start_for_decorr_cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc221_U0' to 'start_for_Loop_1_cIz' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.412 seconds; current allocated memory: 632.319 MB.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_weigcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_biasdEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_subfeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_corrfYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer1_out_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer1_out_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_buffkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer1_img_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_weigqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_biasrcU_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_udo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_img_vdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_chanzec_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer2_out_Aem' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer2_out_Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer2_out_Bew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_biasEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer3_weigFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_subfGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_JfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer3_img_KfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_biasShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer4_weigThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_bias6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer5_weig7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_biasbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_weigbll_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'conrr_layer6_out_bwn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer6_out_bwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_weigbWr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conrr_layer7_biasbXr_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_b0s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conrr_layer7_img_b1s_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_weib9t_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_subcau_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_decccu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcdu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgceu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_imgcfu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_expckv_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'decorr_layer8_outclv' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decorr_layer8_outclv_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outcrw_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decorr_layer8_outcxx_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcBy_U(start_for_conrr_lcBy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcCy_U(start_for_conrr_lcCy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcDy_U(start_for_conrr_lcDy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcEy_U(start_for_conrr_lcEy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcFz_U(start_for_conrr_lcFz)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conrr_lcGz_U(start_for_conrr_lcGz)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decorr_cHz_U(start_for_decorr_cHz)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_cIz_U(start_for_Loop_1_cIz)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:38 ; elapsed = 00:42:21 . Memory (MB): peak = 856.832 ; gain = 766.668
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 2541.51 seconds; peak allocated memory: 632.319 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
In file included from FSRCNN_V1/FSRCNN.cpp:1:
FSRCNN_V1/FSRCNN.cpp:934:6: error: redefinition of 'layer6'
void layer6(stream_t2& corr6_out, stream_t2& corr7_out, ap_uint<8> height, ap_uint<8> width, ap_uint<2> color)
     ^
FSRCNN_V1/FSRCNN.cpp:800:6: note: previous definition is here
void layer6(stream_t2& corr5_out, stream_t2& corr6_out, ap_uint<8> height, ap_uint<8> width, ap_uint<2> color)
     ^
FSRCNN_V1/FSRCNN.cpp:1296:5: error: use of undeclared identifier 'layer7'
    layer7(corr6_out, corr7_out, height, width, color);
    ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FSRCNN_V1/FSRCNN.cpp' ... 
WARNING: [HLS 200-40] In file included from FSRCNN_V1/FSRCNN.cpp:1:
In file included from FSRCNN_V1/FSRCNN.cpp:2:
In file included from FSRCNN_V1/wrapper.hpp:6:
In file included from FSRCNN_V1/xf_common.h:34:
FSRCNN_V1/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: FSRCNN_V1/FSRCNN.cpp:1277:12
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FSRCNN_V1/FSRCNN.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 186.527 ; gain = 94.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 186.527 ; gain = 94.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2.1' (FSRCNN_V1/FSRCNN.cpp:1087) in function 'layer8(hls::stream<my_data>&, hls::stream<my_data>&, ap_uint<8>, ap_uint<8>, ap_uint<2>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:15 ; elapsed = 00:03:08 . Memory (MB): peak = 418.676 ; gain = 327.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer7' (FSRCNN_V1/FSRCNN.cpp:1047) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer7' (FSRCNN_V1/FSRCNN.cpp:1047) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [SYNCHK 200-23] FSRCNN_V1/FSRCNN.cpp:202: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:39 ; elapsed = 00:11:45 . Memory (MB): peak = 481.129 ; gain = 389.492
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:1032) in function 'layer7'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:466) in function 'layer3'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (FSRCNN_V1/FSRCNN.cpp:472) in function 'layer3'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1118) in function 'layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1123) in function 'layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1137) in function 'layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1142) in function 'layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1167) in function 'layer8' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:955) in function 'layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:973) in function 'layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:978) in function 'layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:992) in function 'layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:997) in function 'layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:1026) in function 'layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:1030) in function 'layer7' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:849) in function 'layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:854) in function 'layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:868) in function 'layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:873) in function 'layer6' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:715) in function 'layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:720) in function 'layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:734) in function 'layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:739) in function 'layer5' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:590) in function 'layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:595) in function 'layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:609) in function 'layer4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:614) in function 'layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:444) in function 'layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:464) in function 'layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:470) in function 'layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:485) in function 'layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:490) in function 'layer3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:313) in function 'layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:338) in function 'layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:360) in function 'layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:378) in function 'layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:391) in function 'layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:395) in function 'layer2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:268) in function 'layer1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:114) in function 'DECORRELATE' for pipelining.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:1085) in function 'layer8' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:1118) in function 'layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:1123) in function 'layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:1137) in function 'layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:1142) in function 'layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:1167) in function 'layer8' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:955) in function 'layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:973) in function 'layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:978) in function 'layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:992) in function 'layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:997) in function 'layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:1013) in function 'layer7' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:1026) in function 'layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:1030) in function 'layer7' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:817) in function 'layer6' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:849) in function 'layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:854) in function 'layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:868) in function 'layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:873) in function 'layer6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:715) in function 'layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:720) in function 'layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:734) in function 'layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:739) in function 'layer5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:590) in function 'layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:595) in function 'layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:609) in function 'layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:614) in function 'layer4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (FSRCNN_V1/FSRCNN.cpp:447) in function 'layer3' completely with a factor of 66.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (FSRCNN_V1/FSRCNN.cpp:464) in function 'layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:470) in function 'layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.6' (FSRCNN_V1/FSRCNN.cpp:485) in function 'layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:490) in function 'layer3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (FSRCNN_V1/FSRCNN.cpp:313) in function 'layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.4' (FSRCNN_V1/FSRCNN.cpp:338) in function 'layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.7' (FSRCNN_V1/FSRCNN.cpp:360) in function 'layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.8' (FSRCNN_V1/FSRCNN.cpp:378) in function 'layer2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (FSRCNN_V1/FSRCNN.cpp:391) in function 'layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:395) in function 'layer2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.10.1' (FSRCNN_V1/FSRCNN.cpp:268) in function 'layer1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:117) in function 'DECORRELATE' completely with a factor of 139.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:295) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.valid.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'subfilter_layer.V' (FSRCNN_V1/FSRCNN.cpp:937) automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.data.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.keep.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.user.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.last.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.id.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'img_channel.dest.V' (FSRCNN_V1/FSRCNN.cpp:940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer8.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer7.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer2.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_layer1.V' in dimension 1 automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.valid.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.data.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.keep.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.user.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.last.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.id.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_layer.dest.V' (FSRCNN_V1/FSRCNN.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.0' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_layer.user.V.1' (FSRCNN_V1/FSRCNN.cpp:1075) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.2' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer1' (FSRCNN_V1/FSRCNN.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer2' (FSRCNN_V1/FSRCNN.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt<int>' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CORRELATE.1' (FSRCNN_V1/FSRCNN.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer3' (FSRCNN_V1/FSRCNN.cpp:540) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer4' (FSRCNN_V1/FSRCNN.cpp:665) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer5' (FSRCNN_V1/FSRCNN.cpp:788) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer6' (FSRCNN_V1/FSRCNN.cpp:922) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'layer7' (FSRCNN_V1/FSRCNN.cpp:1047) automatically.
INFO: [XFORM 203-602] Inlining function 'MIN' into 'layer7' (FSRCNN_V1/FSRCNN.cpp:1047) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (FSRCNN_V1/FSRCNN.cpp:1299) to a process function for dataflow in function 'FSRCNN'.
INFO: [XFORM 203-712] Applying dataflow to function 'FSRCNN', detected/extracted 9 process function(s): 
	 'layer1'
	 'layer2'
	 'layer3'
	 'layer4'
	 'layer5'
	 'layer6'
	 'layer7'
	 'layer8'
	 'Loop_1_proc221'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'layer2'.
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (min) is not constant. Use default instead:  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (max) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
WARNING: [XFORM 203-561] Loop trip count (avg) is not constant. Use default instead!  (FSRCNN_V1/FSRCNN.cpp:48:1)
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1197:33) to (FSRCNN_V1/FSRCNN.cpp:1197:100) in function 'layer8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1222:29) to (FSRCNN_V1/FSRCNN.cpp:1222:97) in function 'layer8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1232:29) to (FSRCNN_V1/FSRCNN.cpp:1220:86) in function 'layer8'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:1300:6) to (FSRCNN_V1/FSRCNN.cpp:1299:34) in function 'Loop_1_proc221'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FSRCNN_V1/FSRCNN.cpp:55:13) to (FSRCNN_V1/FSRCNN.cpp:65:13) in function 'CORRELATE'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'layer2' (FSRCNN_V1/FSRCNN.cpp:403) automatically.
INFO: [XFORM 203-602] Inlining function 'CORRELATE' into 'layer7' (FSRCNN_V1/FSRCNN.cpp:1038) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc221' (FSRCNN_V1/FSRCNN.cpp:1309) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:27 ; elapsed = 00:17:57 . Memory (MB): peak = 549.969 ; gain = 458.332
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'layer7'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'layer7'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'layer2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'Loop-0-2-0-1' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'layer2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 25 to 1600 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 25 to 1600 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 576 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 576 for loop 'Loop-0' (FSRCNN_V1/FSRCNN.cpp:48:1) in function 'CORRELATE.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:1073:25) in function 'layer8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:807:25) in function 'layer6' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:567:43) in function 'layer4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:648:44) in function 'layer4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:642:51) in function 'layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:640:40) in function 'layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:559:25) in function 'layer4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:439:43) in function 'layer3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.2' (FSRCNN_V1/FSRCNN.cpp:523:44) in function 'layer3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:517:51) in function 'layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:515:40) in function 'layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:431:25) in function 'layer3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (FSRCNN_V1/FSRCNN.cpp:308:43) in function 'layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3.1' (FSRCNN_V1/FSRCNN.cpp:389:51) in function 'layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (FSRCNN_V1/FSRCNN.cpp:387:40) in function 'layer2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:300:25) in function 'layer2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FSRCNN_V1/FSRCNN.cpp:183:37) in function 'layer1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.10' (FSRCNN_V1/FSRCNN.cpp:266:40) in function 'layer1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FSRCNN_V1/FSRCNN.cpp:178:25) in function 'layer1' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:14:26 ; elapsed = 00:42:16 . Memory (MB): peak = 645.992 ; gain = 554.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FSRCNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.2' to 'CORRELATE_2'.
WARNING: [SYN 201-103] Legalizing function name 'CORRELATE.1' to 'CORRELATE_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2536.33 seconds; current allocated memory: 538.110 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 538.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 540.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.166 seconds; current allocated memory: 541.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.696 seconds; current allocated memory: 542.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 543.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 543.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 543.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_channel_valid_V_222', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:449) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:429 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_channel_valid_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.541 seconds; current allocated memory: 550.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.992 seconds; current allocated memory: 558.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.155 seconds; current allocated memory: 560.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.184 seconds; current allocated memory: 561.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 563.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 565.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.365 seconds; current allocated memory: 567.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.717 seconds; current allocated memory: 570.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.864 seconds; current allocated memory: 570.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 571.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('expanded_channel_V_a_2_write_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_channel_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 70.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DECORRELATE' consists of the following:
	'mul' operation of DSP[645] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:156) [642]  (3.36 ns)
	'add' operation of DSP[645] ('ret.V', FSRCNN_V1/FSRCNN.cpp:156) [645]  (3.02 ns)
	'store' operation ('expanded_channel_V_a_139_write_ln156', FSRCNN_V1/FSRCNN.cpp:156) of variable 'trunc_ln8', FSRCNN_V1/FSRCNN.cpp:156 on array 'expanded_channel_V' [647]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.028 seconds; current allocated memory: 573.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 574.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.225 seconds; current allocated memory: 576.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.665 seconds; current allocated memory: 579.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.237 seconds; current allocated memory: 580.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 581.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 581.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.714 seconds; current allocated memory: 585.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_7s_12s_19_1_1' to 'FSRCNN_mul_mul_7sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_7sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_2'.
INFO: [HLS 200-111]  Elapsed time: 2.313 seconds; current allocated memory: 587.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layer1_weights_layer1_V_0' to 'layer1_weights_lacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_biases_layer1_V' to 'layer1_biases_laydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_subfilter_layer_V' to 'layer1_subfilter_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_correlate_img' to 'layer1_correlate_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_out_layer_valid_V' to 'layer1_out_layer_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_buffer_data_V' to 'layer1_buffer_dathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_buffer_keep_V' to 'layer1_buffer_keeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_buffer_strb_V' to 'layer1_buffer_strjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_buffer_user_V' to 'layer1_buffer_usekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_buffer_last_V' to 'layer1_buffer_laslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_buffer_dest_V' to 'layer1_buffer_desmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer1_img_channel_V' to 'layer1_img_channencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_14ns_26_1_1' to 'FSRCNN_mul_mul_12ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12ocq': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 590.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layer2_weights_layer2_V_0' to 'layer2_weights_lapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_biases_layer2_V' to 'layer2_biases_layqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_correlate_img_V_assi' to 'layer2_correlate_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_img_channel_0_data_s' to 'layer2_img_channesc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_img_channel_0_keep_s' to 'layer2_img_channetde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_img_channel_0_user_s' to 'layer2_img_channeudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_img_channel_0_last_s' to 'layer2_img_channevdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_img_channel_0_id_V' to 'layer2_img_channewdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_img_channel_0_dest_s' to 'layer2_img_channexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_channel_from_prev_ou' to 'layer2_channel_fryd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_out_layer_valid_V' to 'layer2_out_layer_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer2_out_layer_data_V' to 'layer2_out_layer_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_6s_16_1_1' to 'FSRCNN_mul_mul_12Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12Bew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2'.
INFO: [HLS 200-111]  Elapsed time: 2.719 seconds; current allocated memory: 592.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORRELATE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mul_mul_12s_12s_24_1_1' to 'FSRCNN_mul_mul_12CeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mul_mul_12CeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORRELATE_1'.
INFO: [HLS 200-111]  Elapsed time: 1.267 seconds; current allocated memory: 593.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layer3_biases_layer3_V' to 'layer3_biases_layDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_weights_layer3_V' to 'layer3_weights_laEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_subfilter_layer_V' to 'layer3_subfilter_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_correlate_img' to 'layer3_correlate_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_img_channel_valid_V' to 'layer3_img_channeHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_img_channel_data_V' to 'layer3_img_channeIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_img_channel_keep_V' to 'layer3_img_channeJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_img_channel_user_V' to 'layer3_img_channeKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_img_channel_last_V' to 'layer3_img_channeLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_img_channel_id_V' to 'layer3_img_channeMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_img_channel_dest_V' to 'layer3_img_channeNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_channel_from_prev_ou' to 'layer3_channel_frOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_out_layer_valid_V' to 'layer3_out_layer_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer3_out_layer_data_V' to 'layer3_out_layer_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3'.
INFO: [HLS 200-111]  Elapsed time: 1.559 seconds; current allocated memory: 603.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layer4_biases_layer4_V' to 'layer4_biases_layRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_weights_layer4_V' to 'layer4_weights_laShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_subfilter_layer_V' to 'layer4_subfilter_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_correlate_img' to 'layer4_correlate_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_img_channel_valid_V' to 'layer4_img_channeVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_img_channel_data_V' to 'layer4_img_channeWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_img_channel_keep_V' to 'layer4_img_channeXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_img_channel_user_V' to 'layer4_img_channeYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_img_channel_last_V' to 'layer4_img_channeZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_img_channel_id_V' to 'layer4_img_channe0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_img_channel_dest_V' to 'layer4_img_channe1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_channel_from_prev_ou' to 'layer4_channel_fr2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_out_layer_valid_V' to 'layer4_out_layer_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer4_out_layer_data_V' to 'layer4_out_layer_4jc' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer4'.
INFO: [HLS 200-111]  Elapsed time: 10.775 seconds; current allocated memory: 608.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layer5_biases_layer5_V' to 'layer5_biases_lay5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_weights_layer5_V' to 'layer5_weights_la6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_subfilter_layer_V' to 'layer5_subfilter_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_correlate_img' to 'layer5_correlate_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_img_channel_valid_V' to 'layer5_img_channe9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_img_channel_data_V' to 'layer5_img_channebak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_img_channel_keep_V' to 'layer5_img_channebbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_img_channel_user_V' to 'layer5_img_channebck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_img_channel_last_V' to 'layer5_img_channebdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_img_channel_id_V' to 'layer5_img_channebek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_img_channel_dest_V' to 'layer5_img_channebfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_channel_from_prev_ou' to 'layer5_channel_frbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_out_layer_valid_V' to 'layer5_out_layer_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer5_out_layer_data_V' to 'layer5_out_layer_bil' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer5'.
INFO: [HLS 200-111]  Elapsed time: 2.856 seconds; current allocated memory: 611.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layer6_biases_layer6_V' to 'layer6_biases_laybjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_weights_layer6_V' to 'layer6_weights_labkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_subfilter_layer_V' to 'layer6_subfilter_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_correlate_img' to 'layer6_correlate_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_img_channel_valid_V' to 'layer6_img_channebnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_img_channel_data_V' to 'layer6_img_channebom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_img_channel_keep_V' to 'layer6_img_channebpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_img_channel_user_V' to 'layer6_img_channebqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_img_channel_last_V' to 'layer6_img_channebrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_img_channel_id_V' to 'layer6_img_channebsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_img_channel_dest_V' to 'layer6_img_channebtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_channel_from_prev_ou' to 'layer6_channel_frbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_0_valid_V' to 'layer6_out_layer_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_1_valid_V' to 'layer6_out_layer_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_2_valid_V' to 'layer6_out_layer_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_3_valid_V' to 'layer6_out_layer_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_4_valid_V' to 'layer6_out_layer_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_5_valid_V' to 'layer6_out_layer_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_6_valid_V' to 'layer6_out_layer_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_7_valid_V' to 'layer6_out_layer_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_8_valid_V' to 'layer6_out_layer_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_9_valid_V' to 'layer6_out_layer_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_10_valid_s' to 'layer6_out_layer_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_11_valid_s' to 'layer6_out_layer_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_0_data_V' to 'layer6_out_layer_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_1_data_V' to 'layer6_out_layer_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_2_data_V' to 'layer6_out_layer_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_3_data_V' to 'layer6_out_layer_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_4_data_V' to 'layer6_out_layer_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_5_data_V' to 'layer6_out_layer_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_6_data_V' to 'layer6_out_layer_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_7_data_V' to 'layer6_out_layer_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_8_data_V' to 'layer6_out_layer_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_9_data_V' to 'layer6_out_layer_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_10_data_V' to 'layer6_out_layer_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer6_out_layer_11_data_V' to 'layer6_out_layer_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_12_1_1' to 'FSRCNN_mux_124_12bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_124_1_1_1' to 'FSRCNN_mux_124_1_bUr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_12bTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_124_1_bUr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer6'.
INFO: [HLS 200-111]  Elapsed time: 3.668 seconds; current allocated memory: 616.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layer7_weights_layer7_V_0' to 'layer7_weights_labVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_biases_layer7_V' to 'layer7_biases_laybWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_correlate_img_V_assi' to 'layer7_correlate_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_img_channel_0_data_s' to 'layer7_img_channebYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_img_channel_0_keep_s' to 'layer7_img_channebZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_img_channel_0_user_s' to 'layer7_img_channeb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_img_channel_0_last_s' to 'layer7_img_channeb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_img_channel_0_id_V' to 'layer7_img_channeb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_img_channel_0_dest_s' to 'layer7_img_channeb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_channel_from_prev_ou' to 'layer7_channel_frb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_out_layer_valid_V' to 'layer7_out_layer_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer7_out_layer_data_V' to 'layer7_out_layer_b6t' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer7'.
INFO: [HLS 200-111]  Elapsed time: 3.834 seconds; current allocated memory: 618.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECORRELATE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mac_muladd_5s_12s_16ns_16_1_1' to 'FSRCNN_mac_muladdb7t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mac_muladdb7t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECORRELATE'.
INFO: [HLS 200-111]  Elapsed time: 1.426 seconds; current allocated memory: 622.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layer8_weights_layer8_V_0' to 'layer8_weights_lab8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_subfilter_layer_V' to 'layer8_subfilter_b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_decorrelate_img_V' to 'layer8_decorrelatcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_decorr_temp_V' to 'layer8_decorr_temcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_img_channel_valid_V' to 'layer8_img_channeccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_img_channel_data_V' to 'layer8_img_channecdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_img_channel_keep_V' to 'layer8_img_channeceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_img_channel_user_V' to 'layer8_img_channecfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_img_channel_last_V' to 'layer8_img_channecgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_img_channel_id_V' to 'layer8_img_channechv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_img_channel_dest_V' to 'layer8_img_channeciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_expanded_channel' to 'layer8_expanded_ccjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_0_valid_V' to 'layer8_out_layer_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_1_valid_V' to 'layer8_out_layer_clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_2_valid_V' to 'layer8_out_layer_cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_3_valid_V' to 'layer8_out_layer_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_4_valid_V' to 'layer8_out_layer_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_5_valid_V' to 'layer8_out_layer_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_0_data_V' to 'layer8_out_layer_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_1_data_V' to 'layer8_out_layer_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_2_data_V' to 'layer8_out_layer_csw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_3_data_V' to 'layer8_out_layer_ctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_4_data_V' to 'layer8_out_layer_cux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_5_data_V' to 'layer8_out_layer_cvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_0_0_user' to 'layer8_out_layer_cwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'layer8_out_layer_1_0_user' to 'layer8_out_layer_cxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FSRCNN_mux_63_12_1_1' to 'FSRCNN_mux_63_12_cyx' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_63_12_cyx': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_mux_63_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer8'.
INFO: [HLS 200-111]  Elapsed time: 3.519 seconds; current allocated memory: 626.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FSRCNN_fcmp_32ns_32ns_1_2_1' to 'FSRCNN_fcmp_32ns_czy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FSRCNN_fcmp_32ns_czy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc221'.
INFO: [HLS 200-111]  Elapsed time: 3.553 seconds; current allocated memory: 629.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FSRCNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/height_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/width_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'FSRCNN/scale_factor_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'FSRCNN' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'height_V', 'width_V' and 'scale_factor_V' to AXI-Lite port scalar_parameters.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FSRCNN
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc221_U0' to 'start_for_Loop_1_cAy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FSRCNN'.
INFO: [HLS 200-111]  Elapsed time: 1.396 seconds; current allocated memory: 632.317 MB.
INFO: [RTMG 210-279] Implementing memory 'layer1_weights_lacud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer1_biases_laydEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'layer1_subfilter_eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer1_correlate_fYi_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'layer1_out_layer_g8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'layer1_out_layer_g8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'layer1_buffer_dathbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer1_buffer_keeibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer1_buffer_usekbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer1_img_channencg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'layer2_weights_lapcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer2_biases_layqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'layer2_img_channesc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer2_img_channetde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer2_img_channeudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer2_channel_fryd2_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'layer2_out_layer_zec' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'layer2_out_layer_zec_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'layer2_out_layer_Aem_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'layer3_biases_layDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer3_weights_laEe0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'layer3_subfilter_Ffa_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer3_img_channeHfu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer3_img_channeIfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer3_img_channeJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'layer4_biases_layRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer4_weights_laShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer5_biases_lay5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer5_weights_la6jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer6_biases_laybjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer6_weights_labkl_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'layer6_out_layer_bvn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'layer6_out_layer_bvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer7_weights_labVr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'layer7_biases_laybWr_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'layer7_img_channebZs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer7_img_channeb0s_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'layer8_weights_lab8t_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'layer8_subfilter_b9t_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer8_decorr_temcbu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer8_img_channeccu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer8_img_channecdu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer8_img_channeceu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer8_expanded_ccjv_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'layer8_out_layer_ckv' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'layer8_out_layer_ckv_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'layer8_out_layer_cqw_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer8_out_layer_cwx_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr1_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr2_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr3_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr4_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr5_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr6_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr7_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_valid_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_data_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_keep_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_user_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_id_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'corr8_out_V_dest_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_layer2_U0_U(start_for_layer2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_layer3_U0_U(start_for_layer3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_layer4_U0_U(start_for_layer4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_layer5_U0_U(start_for_layer5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_layer6_U0_U(start_for_layer6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_layer7_U0_U(start_for_layer7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_layer8_U0_U(start_for_layer8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_cAy_U(start_for_Loop_1_cAy)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:14:57 ; elapsed = 00:44:10 . Memory (MB): peak = 857.148 ; gain = 765.512
INFO: [VHDL 208-304] Generating VHDL RTL for FSRCNN.
INFO: [VLOG 209-307] Generating Verilog RTL for FSRCNN.
INFO: [HLS 200-112] Total elapsed time: 2650.33 seconds; peak allocated memory: 632.317 MB.
