{"vcs1":{"timestamp_begin":1682327688.775747517, "rt":0.92, "ut":0.25, "st":0.12}}
{"vcselab":{"timestamp_begin":1682327689.727785817, "rt":1.15, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682327690.900992893, "rt":2.06, "ut":0.07, "st":1.70}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682327688.474954900}
{"VCS_COMP_START_TIME": 1682327688.474954900}
{"VCS_COMP_END_TIME": 1682327693.557515524}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340884}}
{"stitch_vcselab": {"peak_mem": 238988}}
