Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 27 16:41:44 2021
| Host         : DESKTOP-21NJNHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (544)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (544)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: timer/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.946        0.000                      0                   32        0.241        0.000                      0                   32        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.946        0.000                      0                   32        0.241        0.000                      0                   32        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.269ns (25.327%)  route 3.741ns (74.673%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.517    10.184    timer/count[31]_i_3_n_0
    SLICE_X4Y118         LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  timer/count[7]_i_1/O
                         net (fo=1, routed)           0.000    10.308    timer/n_count[7]
    SLICE_X4Y118         FDCE                                         r  timer/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    14.999    timer/CLK
    SLICE_X4Y118         FDCE                                         r  timer/count_reg[7]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X4Y118         FDCE (Setup_fdce_C_D)        0.031    15.254    timer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.297ns (25.742%)  route 3.741ns (74.258%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.517    10.184    timer/count[31]_i_3_n_0
    SLICE_X4Y118         LUT3 (Prop_lut3_I0_O)        0.152    10.336 r  timer/count[8]_i_1/O
                         net (fo=1, routed)           0.000    10.336    timer/n_count[8]
    SLICE_X4Y118         FDCE                                         r  timer/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    14.999    timer/CLK
    SLICE_X4Y118         FDCE                                         r  timer/count_reg[8]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X4Y118         FDCE (Setup_fdce_C_D)        0.075    15.298    timer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.269ns (26.123%)  route 3.589ns (73.877%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.365    10.031    timer/count[31]_i_3_n_0
    SLICE_X4Y118         LUT3 (Prop_lut3_I0_O)        0.124    10.155 r  timer/count[6]_i_1/O
                         net (fo=1, routed)           0.000    10.155    timer/n_count[6]
    SLICE_X4Y118         FDCE                                         r  timer/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    14.999    timer/CLK
    SLICE_X4Y118         FDCE                                         r  timer/count_reg[6]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X4Y118         FDCE (Setup_fdce_C_D)        0.029    15.252    timer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.269ns (26.157%)  route 3.583ns (73.843%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.358    10.025    timer/count[31]_i_3_n_0
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.124    10.149 r  timer/count[11]_i_1/O
                         net (fo=1, routed)           0.000    10.149    timer/n_count[11]
    SLICE_X4Y119         FDCE                                         r  timer/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.576    14.998    timer/CLK
    SLICE_X4Y119         FDCE                                         r  timer/count_reg[11]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y119         FDCE (Setup_fdce_C_D)        0.031    15.253    timer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.295ns (26.517%)  route 3.589ns (73.483%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.365    10.031    timer/count[31]_i_3_n_0
    SLICE_X4Y118         LUT3 (Prop_lut3_I0_O)        0.150    10.181 r  timer/count[9]_i_1/O
                         net (fo=1, routed)           0.000    10.181    timer/n_count[9]
    SLICE_X4Y118         FDCE                                         r  timer/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    14.999    timer/CLK
    SLICE_X4Y118         FDCE                                         r  timer/count_reg[9]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X4Y118         FDCE (Setup_fdce_C_D)        0.075    15.298    timer/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.297ns (26.580%)  route 3.583ns (73.420%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.358    10.025    timer/count[31]_i_3_n_0
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152    10.177 r  timer/count[12]_i_1/O
                         net (fo=1, routed)           0.000    10.177    timer/n_count[12]
    SLICE_X4Y119         FDCE                                         r  timer/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.576    14.998    timer/CLK
    SLICE_X4Y119         FDCE                                         r  timer/count_reg[12]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y119         FDCE (Setup_fdce_C_D)        0.075    15.297    timer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.269ns (26.036%)  route 3.605ns (73.964%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.381    10.047    timer/count[31]_i_3_n_0
    SLICE_X2Y117         LUT3 (Prop_lut3_I0_O)        0.124    10.171 r  timer/count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.171    timer/n_count[1]
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.581    15.003    timer/CLK
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[1]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.077    15.320    timer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.269ns (26.089%)  route 3.595ns (73.911%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.371    10.037    timer/count[31]_i_3_n_0
    SLICE_X2Y117         LUT3 (Prop_lut3_I0_O)        0.124    10.161 r  timer/count[3]_i_1/O
                         net (fo=1, routed)           0.000    10.161    timer/n_count[3]
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.581    15.003    timer/CLK
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[3]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.081    15.324    timer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.295ns (26.428%)  route 3.605ns (73.572%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.381    10.047    timer/count[31]_i_3_n_0
    SLICE_X2Y117         LUT3 (Prop_lut3_I0_O)        0.150    10.197 r  timer/count[2]_i_1/O
                         net (fo=1, routed)           0.000    10.197    timer/n_count[2]
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.581    15.003    timer/CLK
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[2]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.118    15.361    timer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 timer/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.297ns (26.512%)  route 3.595ns (73.488%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.695     5.297    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.478     5.775 r  timer/count_reg[17]/Q
                         net (fo=2, routed)           0.626     6.402    timer/count[17]
    SLICE_X2Y120         LUT4 (Prop_lut4_I3_O)        0.295     6.697 r  timer/count[31]_i_10/O
                         net (fo=1, routed)           0.538     7.235    timer/count[31]_i_10_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  timer/count[31]_i_8/O
                         net (fo=1, routed)           0.612     7.971    timer/count[31]_i_8_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  timer/count[31]_i_4/O
                         net (fo=1, routed)           0.447     8.542    timer/count[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  timer/count[31]_i_3/O
                         net (fo=33, routed)          1.371    10.037    timer/count[31]_i_3_n_0
    SLICE_X2Y117         LUT3 (Prop_lut3_I0_O)        0.152    10.189 r  timer/count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.189    timer/n_count[4]
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.581    15.003    timer/CLK
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[4]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.118    15.361    timer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  5.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.741%)  route 0.175ns (45.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.175     1.850    timer/count[0]
    SLICE_X2Y117         LUT3 (Prop_lut3_I1_O)        0.048     1.898 r  timer/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    timer/n_count[4]
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    timer/CLK
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[4]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.131     1.656    timer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.388%)  route 0.175ns (45.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.175     1.850    timer/count[0]
    SLICE_X2Y117         LUT3 (Prop_lut3_I1_O)        0.045     1.895 r  timer/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.895    timer/n_count[3]
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    timer/CLK
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[3]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.121     1.646    timer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.241%)  route 0.194ns (47.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.194     1.868    timer/count[0]
    SLICE_X2Y120         LUT3 (Prop_lut3_I1_O)        0.048     1.916 r  timer/count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.916    timer/n_count[16]
    SLICE_X2Y120         FDCE                                         r  timer/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     2.025    timer/CLK
    SLICE_X2Y120         FDCE                                         r  timer/count_reg[16]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y120         FDCE (Hold_fdce_C_D)         0.131     1.653    timer/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.885%)  route 0.194ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.194     1.868    timer/count[0]
    SLICE_X2Y120         LUT3 (Prop_lut3_I1_O)        0.045     1.913 r  timer/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.913    timer/n_count[15]
    SLICE_X2Y120         FDCE                                         r  timer/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     2.025    timer/CLK
    SLICE_X2Y120         FDCE                                         r  timer/count_reg[15]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y120         FDCE (Hold_fdce_C_D)         0.121     1.643    timer/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.207ns (45.567%)  route 0.247ns (54.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.247     1.922    timer/count[0]
    SLICE_X2Y117         LUT3 (Prop_lut3_I1_O)        0.043     1.965 r  timer/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.965    timer/n_count[2]
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    timer/CLK
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[2]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.131     1.656    timer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.805%)  route 0.247ns (54.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.247     1.922    timer/count[0]
    SLICE_X2Y117         LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  timer/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.967    timer/n_count[1]
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    timer/CLK
    SLICE_X2Y117         FDCE                                         r  timer/count_reg[1]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.120     1.645    timer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.212ns (43.729%)  route 0.273ns (56.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.273     1.947    timer/count[0]
    SLICE_X2Y121         LUT3 (Prop_lut3_I1_O)        0.048     1.995 r  timer/count[17]_i_1/O
                         net (fo=1, routed)           0.000     1.995    timer/n_count[17]
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.024    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[17]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         FDCE (Hold_fdce_C_D)         0.131     1.652    timer/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.212ns (43.371%)  route 0.277ns (56.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.277     1.951    timer/count[0]
    SLICE_X2Y121         LUT3 (Prop_lut3_I1_O)        0.048     1.999 r  timer/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.999    timer/n_count[20]
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.024    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[20]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         FDCE (Hold_fdce_C_D)         0.131     1.652    timer/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.379%)  route 0.273ns (56.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.273     1.947    timer/count[0]
    SLICE_X2Y121         LUT3 (Prop_lut3_I1_O)        0.045     1.992 r  timer/count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.992    timer/n_count[14]
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.024    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[14]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         FDCE (Hold_fdce_C_D)         0.120     1.641    timer/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.021%)  route 0.277ns (56.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    timer/CLK
    SLICE_X2Y118         FDCE                                         r  timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  timer/count_reg[0]/Q
                         net (fo=34, routed)          0.277     1.951    timer/count[0]
    SLICE_X2Y121         LUT3 (Prop_lut3_I1_O)        0.045     1.996 r  timer/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.996    timer/n_count[19]
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.024    timer/CLK
    SLICE_X2Y121         FDCE                                         r  timer/count_reg[19]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         FDCE (Hold_fdce_C_D)         0.121     1.642    timer/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y118    blink1/led_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y118    timer/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119    timer/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119    timer/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119    timer/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119    timer/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y121    timer/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y120    timer/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y120    timer/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118    blink1/led_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118    blink1/led_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    timer/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    timer/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118    blink1/led_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118    blink1/led_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    timer/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    timer/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    timer/count_reg[12]/C



