

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 14 00:09:05 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    620|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    1425|   1166|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    125|    -|
|Register         |        -|    -|     309|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1734|   1911|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |mul_64s_8ns_64_5_1_U5              |mul_64s_8ns_64_5_1              |        0|   2|  441|  256|    0|
    |mul_9s_9ns_9_1_1_U4                |mul_9s_9ns_9_1_1                |        0|   0|    0|   51|    0|
    |uitofp_64ns_32_6_no_dsp_1_U2       |uitofp_64ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |urem_16ns_64ns_64_20_seq_1_U3      |urem_16ns_64ns_64_20_seq_1      |        0|   0|  779|  469|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   4| 1425| 1166|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------+----------------------------+--------------+
    |            Instance           |           Module           |  Expression  |
    +-------------------------------+----------------------------+--------------+
    |mac_muladd_9s_9s_9ns_9_4_1_U6  |mac_muladd_9s_9s_9ns_9_4_1  |  i0 + i1 * i2|
    +-------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln18_fu_126_p2    |         +|   0|  0|   71|          64|          10|
    |add_ln341_fu_218_p2   |         +|   0|  0|   14|           9|           8|
    |grp_fu_345_p2         |         +|   0|  0|   14|           9|           3|
    |sub_ln1311_fu_232_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln18_fu_255_p2    |         -|   0|  0|   71|          64|          64|
    |icmp_ln20_fu_321_p2   |      icmp|   0|  0|   11|           8|           1|
    |lshr_ln19_fu_331_p2   |      lshr|   0|  0|   17|           8|           8|
    |r_V_fu_280_p2         |      lshr|   0|  0|  163|          55|          55|
    |ush_fu_241_p3         |    select|   0|  0|    9|           1|           9|
    |val_fu_314_p3         |    select|   0|  0|    8|           1|           8|
    |r_V_1_fu_286_p2       |       shl|   0|  0|  163|          55|          55|
    |xor_ln18_fu_249_p2    |       xor|   0|  0|   64|          64|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  620|         345|         231|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  125|         28|    1|         28|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  125|         28|    1|         28|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln14_reg_373   |   9|   0|    9|          0|
    |add_ln18_reg_353   |  64|   0|   64|          0|
    |ap_CS_fsm          |  27|   0|   27|          0|
    |conv9_reg_383      |  32|   0|   32|          0|
    |isNeg_reg_404      |   1|   0|    1|          0|
    |lshr_ln19_reg_419  |   8|   0|    8|          0|
    |sub_ln18_reg_414   |  64|   0|   64|          0|
    |tmp_8_reg_388      |   8|   0|    8|          0|
    |tmp_9_reg_394      |  23|   0|   23|          0|
    |urem_ln18_reg_399  |  64|   0|   64|          0|
    |ush_reg_409        |   9|   0|    9|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 309|   0|  309|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   64|     ap_none|             p|        scalar|
|p_4        |   in|   64|     ap_none|           p_4|        scalar|
|p_6        |   in|    8|     ap_none|           p_6|        scalar|
|p_8        |   in|   16|     ap_none|           p_8|        scalar|
|p_11       |   in|   64|     ap_none|          p_11|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_4"   --->   Operation 28 'read' 'p_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.52ns)   --->   "%add_ln18 = add i64 %p_4_read, i64 867" [dfg_199.c:18]   --->   Operation 29 'add' 'add_ln18' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 30 [20/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 30 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 31 [19/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 31 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 32 [18/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 32 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 33 [17/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 33 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.40>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%p_11_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_11"   --->   Operation 34 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%empty = trunc i64 %p_11_read"   --->   Operation 35 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (4.35ns)   --->   "%mul_ln14 = mul i9 %empty, i9 203" [dfg_199.c:14]   --->   Operation 36 'mul' 'mul_ln14' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [3/3] (1.05ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14_1 = mul i9 %mul_ln14, i9 %empty" [dfg_199.c:14]   --->   Operation 37 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 38 [16/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 38 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 39 [2/3] (1.05ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14_1 = mul i9 %mul_ln14, i9 %empty" [dfg_199.c:14]   --->   Operation 39 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 40 [15/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 40 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%p_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_8"   --->   Operation 41 'read' 'p_8_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_8_read, i32 8" [dfg_199.c:13]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %p_8_read, i32 2, i32 6" [dfg_199.c:13]   --->   Operation 43 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i16 %p_8_read" [dfg_199.c:13]   --->   Operation 44 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i5.i1.i1, i1 %tmp, i1 0, i5 %tmp_3, i1 0, i1 %trunc_ln13" [dfg_199.c:13]   --->   Operation 45 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/3] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14_1 = mul i9 %mul_ln14, i9 %empty" [dfg_199.c:14]   --->   Operation 46 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln13 = add i9 %and_ln, i9 6" [dfg_199.c:13]   --->   Operation 47 'add' 'add_ln13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i9 %add_ln13, i9 %mul_ln14_1" [dfg_199.c:14]   --->   Operation 48 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 49 [14/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 49 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 50 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i9 %add_ln13, i9 %mul_ln14_1" [dfg_199.c:14]   --->   Operation 50 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 51 [13/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 51 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%result = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %add_ln14, i55 0" [dfg_199.c:14]   --->   Operation 52 'bitconcatenate' 'result' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [12/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 53 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 54 [6/6] (6.41ns)   --->   "%conv9 = uitofp i64 %result" [dfg_199.c:19]   --->   Operation 54 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 55 [11/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 55 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [5/6] (6.41ns)   --->   "%conv9 = uitofp i64 %result" [dfg_199.c:19]   --->   Operation 56 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 57 [10/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 57 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 58 [4/6] (6.41ns)   --->   "%conv9 = uitofp i64 %result" [dfg_199.c:19]   --->   Operation 58 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 59 [9/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 59 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [3/6] (6.41ns)   --->   "%conv9 = uitofp i64 %result" [dfg_199.c:19]   --->   Operation 60 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 61 [8/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 61 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 62 [2/6] (6.41ns)   --->   "%conv9 = uitofp i64 %result" [dfg_199.c:19]   --->   Operation 62 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 63 [7/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 63 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 64 [1/6] (6.41ns)   --->   "%conv9 = uitofp i64 %result" [dfg_199.c:19]   --->   Operation 64 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 65 [6/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 65 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 66 [5/5] (7.25ns)   --->   "%dc = fadd i32 %conv9, i32 -788.902" [dfg_199.c:19]   --->   Operation 66 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 67 [5/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 67 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 68 [4/5] (7.25ns)   --->   "%dc = fadd i32 %conv9, i32 -788.902" [dfg_199.c:19]   --->   Operation 68 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 69 [4/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 69 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 70 [3/5] (7.25ns)   --->   "%dc = fadd i32 %conv9, i32 -788.902" [dfg_199.c:19]   --->   Operation 70 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 71 [3/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 71 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 72 [2/5] (7.25ns)   --->   "%dc = fadd i32 %conv9, i32 -788.902" [dfg_199.c:19]   --->   Operation 72 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 73 [2/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 73 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 74 [1/5] (7.25ns)   --->   "%dc = fadd i32 %conv9, i32 -788.902" [dfg_199.c:19]   --->   Operation 74 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 75 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 76 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %data_V"   --->   Operation 77 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 78 [1/20] (5.07ns)   --->   "%urem_ln18 = urem i64 30898, i64 %add_ln18" [dfg_199.c:18]   --->   Operation 78 'urem' 'urem_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_8" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 79 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 80 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 80 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 81 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 81 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 82 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_8"   --->   Operation 82 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 83 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 84 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.97>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%p_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_6"   --->   Operation 85 'read' 'p_6_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p"   --->   Operation 86 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18)   --->   "%xor_ln18 = xor i64 %p_read, i64 18446744073709551615" [dfg_199.c:18]   --->   Operation 87 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 88 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln18 = sub i64 %xor_ln18, i64 %urem_ln18" [dfg_199.c:18]   --->   Operation 88 'sub' 'sub_ln18' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_9, i1 0"   --->   Operation 89 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 90 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i21_cast_cast_cast = sext i9 %ush"   --->   Operation 91 'sext' 'sh_prom_i_i_i_i_i21_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i21_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i21_cast_cast_cast"   --->   Operation 92 'zext' 'sh_prom_i_i_i_i_i21_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19)   --->   "%r_V = lshr i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i21_cast_cast_cast_cast"   --->   Operation 93 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19)   --->   "%r_V_1 = shl i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i21_cast_cast_cast_cast"   --->   Operation 94 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 95 'bitselect' 'tmp_7' <Predicate = (isNeg)> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19)   --->   "%zext_ln662 = zext i1 %tmp_7"   --->   Operation 96 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31"   --->   Operation 97 'partselect' 'tmp_5' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_5"   --->   Operation 98 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 99 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp_eq  i8 %p_6_read, i8 0" [dfg_199.c:20]   --->   Operation 99 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19)   --->   "%zext_ln19 = zext i1 %icmp_ln20" [dfg_199.c:19]   --->   Operation 100 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (4.42ns) (out node of the LUT)   --->   "%lshr_ln19 = lshr i8 %val, i8 %zext_ln19" [dfg_199.c:19]   --->   Operation 101 'lshr' 'lshr_ln19' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %lshr_ln19" [dfg_199.c:18]   --->   Operation 102 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [5/5] (6.97ns)   --->   "%result_2 = mul i64 %sub_ln18, i64 %zext_ln18" [dfg_199.c:18]   --->   Operation 103 'mul' 'result_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 104 [4/5] (6.97ns)   --->   "%result_2 = mul i64 %sub_ln18, i64 %zext_ln18" [dfg_199.c:18]   --->   Operation 104 'mul' 'result_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 105 [3/5] (6.97ns)   --->   "%result_2 = mul i64 %sub_ln18, i64 %zext_ln18" [dfg_199.c:18]   --->   Operation 105 'mul' 'result_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 106 [2/5] (6.97ns)   --->   "%result_2 = mul i64 %sub_ln18, i64 %zext_ln18" [dfg_199.c:18]   --->   Operation 106 'mul' 'result_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 108 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 108 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_4"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_6"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_8"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 119 [1/5] (6.97ns)   --->   "%result_2 = mul i64 %sub_ln18, i64 %zext_ln18" [dfg_199.c:18]   --->   Operation 119 'mul' 'result_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln22 = ret i64 %result_2" [dfg_199.c:22]   --->   Operation 120 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_4_read                                (read          ) [ 0000000000000000000000000000]
add_ln18                                (add           ) [ 0011111111111111111111000000]
p_11_read                               (read          ) [ 0000000000000000000000000000]
empty                                   (trunc         ) [ 0000000110000000000000000000]
mul_ln14                                (mul           ) [ 0000000110000000000000000000]
p_8_read                                (read          ) [ 0000000000000000000000000000]
tmp                                     (bitselect     ) [ 0000000000000000000000000000]
tmp_3                                   (partselect    ) [ 0000000000000000000000000000]
trunc_ln13                              (trunc         ) [ 0000000000000000000000000000]
and_ln                                  (bitconcatenate) [ 0000000000000000000000000000]
mul_ln14_1                              (mul           ) [ 0000000001000000000000000000]
add_ln13                                (add           ) [ 0000000001000000000000000000]
add_ln14                                (add           ) [ 0000000000100000000000000000]
result                                  (bitconcatenate) [ 0000000000011111000000000000]
conv9                                   (uitofp        ) [ 0000000000000000111110000000]
dc                                      (fadd          ) [ 0000000000000000000000000000]
data_V                                  (bitcast       ) [ 0000000000000000000000000000]
tmp_8                                   (partselect    ) [ 0000000000000000000001000000]
tmp_9                                   (trunc         ) [ 0000000000000000000001100000]
urem_ln18                               (urem          ) [ 0000000000000000000000100000]
zext_ln341                              (zext          ) [ 0000000000000000000000000000]
add_ln341                               (add           ) [ 0000000000000000000000000000]
isNeg                                   (bitselect     ) [ 0000000000000000000000100000]
sub_ln1311                              (sub           ) [ 0000000000000000000000000000]
sext_ln1311                             (sext          ) [ 0000000000000000000000000000]
ush                                     (select        ) [ 0000000000000000000000100000]
p_6_read                                (read          ) [ 0000000000000000000000000000]
p_read                                  (read          ) [ 0000000000000000000000000000]
xor_ln18                                (xor           ) [ 0000000000000000000000000000]
sub_ln18                                (sub           ) [ 0000000000000000000000011111]
mantissa                                (bitconcatenate) [ 0000000000000000000000000000]
zext_ln68                               (zext          ) [ 0000000000000000000000000000]
sh_prom_i_i_i_i_i21_cast_cast_cast      (sext          ) [ 0000000000000000000000000000]
sh_prom_i_i_i_i_i21_cast_cast_cast_cast (zext          ) [ 0000000000000000000000000000]
r_V                                     (lshr          ) [ 0000000000000000000000000000]
r_V_1                                   (shl           ) [ 0000000000000000000000000000]
tmp_7                                   (bitselect     ) [ 0000000000000000000000000000]
zext_ln662                              (zext          ) [ 0000000000000000000000000000]
tmp_5                                   (partselect    ) [ 0000000000000000000000000000]
val                                     (select        ) [ 0000000000000000000000000000]
icmp_ln20                               (icmp          ) [ 0000000000000000000000000000]
zext_ln19                               (zext          ) [ 0000000000000000000000000000]
lshr_ln19                               (lshr          ) [ 0000000000000000000000010000]
zext_ln18                               (zext          ) [ 0000000000000000000000001111]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 0000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000]
result_2                                (mul           ) [ 0000000000000000000000000000]
ret_ln22                                (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i1.i5.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i9.i55"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i55.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="p_4_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_4_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_11_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_8_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_8_read/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_6_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_6_read/22 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/22 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc/16 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv9/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln18_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="1"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln18/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="empty_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mul_ln14_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="9" slack="0"/>
<pin id="144" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="0" index="3" bw="4" slack="0"/>
<pin id="160" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln13_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="0" index="3" bw="5" slack="0"/>
<pin id="174" dir="0" index="4" bw="1" slack="0"/>
<pin id="175" dir="0" index="5" bw="1" slack="0"/>
<pin id="176" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln13_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="result_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="9" slack="1"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="result/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="data_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/20 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_8_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/20 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_9_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/20 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln341_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/21 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln341_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/21 "/>
</bind>
</comp>

<comp id="224" class="1004" name="isNeg_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/21 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sub_ln1311_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/21 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln1311_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/21 "/>
</bind>
</comp>

<comp id="241" class="1004" name="ush_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/21 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xor_ln18_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/22 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub_ln18_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="1"/>
<pin id="258" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/22 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mantissa_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="25" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="23" slack="2"/>
<pin id="264" dir="0" index="3" bw="1" slack="0"/>
<pin id="265" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/22 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln68_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="25" slack="0"/>
<pin id="271" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/22 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sh_prom_i_i_i_i_i21_cast_cast_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i21_cast_cast_cast/22 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sh_prom_i_i_i_i_i21_cast_cast_cast_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i21_cast_cast_cast_cast/22 "/>
</bind>
</comp>

<comp id="280" class="1004" name="r_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="25" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/22 "/>
</bind>
</comp>

<comp id="286" class="1004" name="r_V_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="25" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/22 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="55" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln662_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/22 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="55" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="314" class="1004" name="val_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/22 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln20_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/22 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln19_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/22 "/>
</bind>
</comp>

<comp id="331" class="1004" name="lshr_ln19_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln19/22 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln18_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/23 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="result_2/23 "/>
</bind>
</comp>

<comp id="345" class="1007" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="0" index="2" bw="9" slack="0"/>
<pin id="349" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14_1/6 add_ln14/8 "/>
</bind>
</comp>

<comp id="353" class="1005" name="add_ln18_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="358" class="1005" name="empty_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="1"/>
<pin id="360" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="363" class="1005" name="mul_ln14_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="1"/>
<pin id="365" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="368" class="1005" name="add_ln13_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="1"/>
<pin id="370" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="373" class="1005" name="add_ln14_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="1"/>
<pin id="375" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="378" class="1005" name="result_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="383" class="1005" name="conv9_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv9 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_8_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_9_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="23" slack="2"/>
<pin id="396" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="399" class="1005" name="urem_ln18_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln18 "/>
</bind>
</comp>

<comp id="404" class="1005" name="isNeg_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="409" class="1005" name="ush_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="1"/>
<pin id="411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="414" class="1005" name="sub_ln18_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln18 "/>
</bind>
</comp>

<comp id="419" class="1005" name="lshr_ln19_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln19 "/>
</bind>
</comp>

<comp id="424" class="1005" name="zext_ln18_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="88" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="94" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="100" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="100" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="168"><net_src comp="100" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="147" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="155" pin="4"/><net_sink comp="169" pin=3"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="182"><net_src comp="165" pin="1"/><net_sink comp="169" pin=5"/></net>

<net id="187"><net_src comp="169" pin="6"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="200"><net_src comp="118" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="197" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="224" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="218" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="112" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="272"><net_src comp="260" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="269" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="269" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="276" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="280" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="286" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="319"><net_src comp="300" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="304" pin="4"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="106" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="314" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="141" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="137" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="183" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="126" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="361"><net_src comp="137" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="366"><net_src comp="141" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="371"><net_src comp="183" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="376"><net_src comp="345" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="381"><net_src comp="189" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="386"><net_src comp="123" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="391"><net_src comp="201" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="397"><net_src comp="211" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="402"><net_src comp="132" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="407"><net_src comp="224" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="412"><net_src comp="241" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="417"><net_src comp="255" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="422"><net_src comp="331" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="427"><net_src comp="337" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="340" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {22 }
	Port: fn1 : p_4 | {1 }
	Port: fn1 : p_6 | {22 }
	Port: fn1 : p_8 | {8 }
	Port: fn1 : p_11 | {6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		mul_ln14 : 1
		mul_ln14_1 : 2
	State 7
	State 8
		and_ln : 1
		add_ln13 : 2
		add_ln14 : 3
	State 9
	State 10
		conv9 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		data_V : 1
		tmp_8 : 2
		tmp_9 : 2
	State 21
		add_ln341 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
	State 22
		zext_ln68 : 1
		sh_prom_i_i_i_i_i21_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp_7 : 3
		zext_ln662 : 4
		tmp_5 : 3
		val : 5
		zext_ln19 : 1
		lshr_ln19 : 6
	State 23
		result_2 : 1
	State 24
	State 25
	State 26
	State 27
		ret_ln22 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   urem   |                   grp_fu_132                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|    mul   |                 mul_ln14_fu_141                |    0    |    0    |    51   |
|          |                   grp_fu_340                   |    2    |   441   |   256   |
|----------|------------------------------------------------|---------|---------|---------|
|   fadd   |                   grp_fu_118                   |    2    |   205   |   390   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_280                   |    0    |    0    |   100   |
|          |                lshr_ln19_fu_331                |    0    |    0    |    17   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 add_ln18_fu_126                |    0    |    0    |    71   |
|    add   |                 add_ln13_fu_183                |    0    |    0    |    14   |
|          |                add_ln341_fu_218                |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_1_fu_286                  |    0    |    0    |   100   |
|----------|------------------------------------------------|---------|---------|---------|
|    sub   |                sub_ln1311_fu_232               |    0    |    0    |    15   |
|          |                 sub_ln18_fu_255                |    0    |    0    |    71   |
|----------|------------------------------------------------|---------|---------|---------|
|    xor   |                 xor_ln18_fu_249                |    0    |    0    |    64   |
|----------|------------------------------------------------|---------|---------|---------|
|  select  |                   ush_fu_241                   |    0    |    0    |    9    |
|          |                   val_fu_314                   |    0    |    0    |    8    |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln20_fu_321                |    0    |    0    |    11   |
|----------|------------------------------------------------|---------|---------|---------|
|  muladd  |                   grp_fu_345                   |    1    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |               p_4_read_read_fu_88              |    0    |    0    |    0    |
|          |              p_11_read_read_fu_94              |    0    |    0    |    0    |
|   read   |              p_8_read_read_fu_100              |    0    |    0    |    0    |
|          |              p_6_read_read_fu_106              |    0    |    0    |    0    |
|          |               p_read_read_fu_112               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  uitofp  |                   grp_fu_123                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  empty_fu_137                  |    0    |    0    |    0    |
|   trunc  |                trunc_ln13_fu_165               |    0    |    0    |    0    |
|          |                  tmp_9_fu_211                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   tmp_fu_147                   |    0    |    0    |    0    |
| bitselect|                  isNeg_fu_224                  |    0    |    0    |    0    |
|          |                  tmp_7_fu_292                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_3_fu_155                  |    0    |    0    |    0    |
|partselect|                  tmp_8_fu_201                  |    0    |    0    |    0    |
|          |                  tmp_5_fu_304                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  and_ln_fu_169                 |    0    |    0    |    0    |
|bitconcatenate|                  result_fu_189                 |    0    |    0    |    0    |
|          |                 mantissa_fu_260                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln341_fu_215               |    0    |    0    |    0    |
|          |                zext_ln68_fu_269                |    0    |    0    |    0    |
|   zext   | sh_prom_i_i_i_i_i21_cast_cast_cast_cast_fu_276 |    0    |    0    |    0    |
|          |                zext_ln662_fu_300               |    0    |    0    |    0    |
|          |                zext_ln19_fu_327                |    0    |    0    |    0    |
|          |                zext_ln18_fu_337                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   sext   |               sext_ln1311_fu_237               |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i21_cast_cast_cast_fu_273   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    5    |   1425  |   1661  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln13_reg_368|    9   |
| add_ln14_reg_373|    9   |
| add_ln18_reg_353|   64   |
|  conv9_reg_383  |   32   |
|  empty_reg_358  |    9   |
|  isNeg_reg_404  |    1   |
|lshr_ln19_reg_419|    8   |
| mul_ln14_reg_363|    9   |
|  result_reg_378 |   64   |
| sub_ln18_reg_414|   64   |
|  tmp_8_reg_388  |    8   |
|  tmp_9_reg_394  |   23   |
|urem_ln18_reg_399|   64   |
|   ush_reg_409   |    9   |
|zext_ln18_reg_424|   64   |
+-----------------+--------+
|      Total      |   437  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_123 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_340 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_345 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_345 |  p1  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   189  ||  6.4713 ||    41   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1425  |  1661  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   437  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1862  |  1702  |
+-----------+--------+--------+--------+--------+
