#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Sep 30 15:29:46 2020
# Process ID: 23738
# Current directory: /home/ugrad/repo/gateware/AddDivideChop
# Command line: vivado
# Log file: /home/ugrad/repo/gateware/AddDivideChop/vivado.log
# Journal file: /home/ugrad/repo/gateware/AddDivideChop/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_tb_behav xil_defaultlib.down_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "down_avg_tb_behav -key {Behavioral:sim_1:Functional:down_avg_tb} -tclbatch {down_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source down_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: wrong output
Time: 90 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
Error: output not valid
Time: 90 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
Error: wrong output
Time: 190 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
Error: output not valid
Time: 190 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'down_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6525.898 ; gain = 76.660 ; free physical = 142 ; free virtual = 13664
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_tb
xvhdl --incr --relax -prj down_avg_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_tb_behav xil_defaultlib.down_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.AVGDOWNrev_i [avgdownrev_i_default]
Compiling module xil_defaultlib.down_avg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Error: wrong output
Time: 90 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
Error: output not valid
Time: 90 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6668.516 ; gain = 0.000 ; free physical = 246 ; free virtual = 13733
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_tb
xvhdl --incr --relax -prj down_avg_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_tb_behav xil_defaultlib.down_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.AVGDOWNrev_i [avgdownrev_i_default]
Compiling module xil_defaultlib.down_avg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Error: wrong output
Time: 90 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
Error: output not valid
Time: 90 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6674.508 ; gain = 5.992 ; free physical = 207 ; free virtual = 13695
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_tb
xvhdl --incr --relax -prj down_avg_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_tb_behav xil_defaultlib.down_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.AVGDOWNrev_i [avgdownrev_i_default]
Compiling module xil_defaultlib.down_avg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6679.512 ; gain = 4.992 ; free physical = 186 ; free virtual = 13701
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_tb
xvhdl --incr --relax -prj down_avg_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_tb_behav xil_defaultlib.down_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.AVGDOWNrev_i [avgdownrev_i_default]
Compiling module xil_defaultlib.down_avg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6694.520 ; gain = 12.996 ; free physical = 194 ; free virtual = 13698
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_tb
xvhdl --incr --relax -prj down_avg_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_tb_behav xil_defaultlib.down_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.AVGDOWNrev_i [avgdownrev_i_default]
Compiling module xil_defaultlib.down_avg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6702.523 ; gain = 7.992 ; free physical = 186 ; free virtual = 13691
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_tb
xvhdl --incr --relax -prj down_avg_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_tb_behav xil_defaultlib.down_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.AVGDOWNrev_i [avgdownrev_i_default]
Compiling module xil_defaultlib.down_avg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Error: wrong output
Time: 50 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
Error: output not valid
Time: 50 ns  Iteration: 0  Process: /down_avg_tb/Initial19_0  File: /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6702.535 ; gain = 0.000 ; free physical = 198 ; free virtual = 13703
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/DOWNAVG_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_tb
xvhdl --incr --relax -prj down_avg_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_tb_behav xil_defaultlib.down_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.AVGDOWNrev_i [avgdownrev_i_default]
Compiling module xil_defaultlib.down_avg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6705.523 ; gain = 2.988 ; free physical = 185 ; free virtual = 13676
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/ugrad/repo/gateware/AddDivideChop/growing_avg.vhd
import_files -fileset sim_1 -norecurse /home/ugrad/repo/gateware/AddDivideChop/growing_avg.vhd
update_compile_order -fileset sim_1
file mkdir /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv w ]
add_files -fileset sim_1 /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top down_avg_2_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'x' [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/xsim.dir/down_avg_2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 30 15:57:40 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6820.594 ; gain = 0.000 ; free physical = 210 ; free virtual = 13694
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'x' [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:10]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
remove_forces { {/down_avg_tb/rst} {/down_avg_tb/ready} {/down_avg_tb/valid} {/down_avg_tb/x1} {/down_avg_tb/x2} }
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'x' [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:10]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "down_avg_2_tb_behav -key {Behavioral:sim_1:Functional:down_avg_2_tb} -tclbatch {down_avg_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source down_avg_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 6873.438 ; gain = 0.016 ; free physical = 180 ; free virtual = 13665
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 6873.438 ; gain = 52.844 ; free physical = 180 ; free virtual = 13665
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 6873.438 ; gain = 52.844 ; free physical = 180 ; free virtual = 13665
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'x' [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:05 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 188 ; free virtual = 13660
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:06 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 188 ; free virtual = 13660
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "down_avg_2_tb_behav -key {Behavioral:sim_1:Functional:down_avg_2_tb} -tclbatch {down_avg_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source down_avg_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 250 ; free virtual = 13722
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 250 ; free virtual = 13722
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 250 ; free virtual = 13722
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:01:25 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 212 ; free virtual = 13687
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:12 ; elapsed = 00:01:26 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 212 ; free virtual = 13687
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:09 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 185 ; free virtual = 13678
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:10 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 185 ; free virtual = 13678
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "down_avg_2_tb_behav -key {Behavioral:sim_1:Functional:down_avg_2_tb} -tclbatch {down_avg_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source down_avg_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'down_avg_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 183 ; free virtual = 13666
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 174 ; free virtual = 13597
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6891.449 ; gain = 0.000 ; free physical = 190 ; free virtual = 13610
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6891.609 ; gain = 0.160 ; free physical = 181 ; free virtual = 13607
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/down_avg_2_tb/uut/AVGS}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6899.613 ; gain = 7.988 ; free physical = 216 ; free virtual = 13642
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6915.621 ; gain = 7.996 ; free physical = 203 ; free virtual = 13573
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6923.625 ; gain = 7.988 ; free physical = 195 ; free virtual = 13565
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6931.629 ; gain = 7.988 ; free physical = 187 ; free virtual = 13555
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6947.637 ; gain = 7.996 ; free physical = 174 ; free virtual = 13538
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6955.641 ; gain = 7.988 ; free physical = 173 ; free virtual = 13526
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6963.645 ; gain = 7.988 ; free physical = 151 ; free virtual = 13498
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6987.656 ; gain = 7.988 ; free physical = 216 ; free virtual = 13572
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6997.660 ; gain = 9.988 ; free physical = 211 ; free virtual = 13564
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7013.668 ; gain = 2.984 ; free physical = 192 ; free virtual = 13558
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7029.676 ; gain = 7.996 ; free physical = 196 ; free virtual = 13549
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7037.680 ; gain = 7.988 ; free physical = 173 ; free virtual = 13543
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7045.684 ; gain = 7.988 ; free physical = 179 ; free virtual = 13538
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/AVGDOWN_4nrev_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AVGDOWN_4nrev_i'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/DOWNAVG/AVGDOWN_1024nrev_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AVGDOWN_1024nrev_i'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7061.691 ; gain = 7.996 ; free physical = 221 ; free virtual = 13587
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7077.699 ; gain = 7.996 ; free physical = 202 ; free virtual = 13562
update_compile_order -fileset sim_1
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7093.707 ; gain = 7.996 ; free physical = 197 ; free virtual = 13559
run 2 us
run 2 us
run 2 us
run 2 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'sin' is not declared [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7157.738 ; gain = 2.984 ; free physical = 395 ; free virtual = 13459
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7165.742 ; gain = 7.988 ; free physical = 372 ; free virtual = 13439
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7213.766 ; gain = 2.992 ; free physical = 329 ; free virtual = 13477
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'sin' is not declared [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:3]
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-4219] Only DPI-C is supported
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:7]
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-4219] Only DPI-C is supported
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:7]
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-4219] Only DPI-C is supported
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:7]
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-4219] Only DPI-C is supported
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv:3]
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-4219] Only DPI-C is supported
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/xsim.dir/down_avg_2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  2 09:00:59 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7314.816 ; gain = 39.824 ; free physical = 219 ; free virtual = 12194
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7317.816 ; gain = 2.984 ; free physical = 187 ; free virtual = 12210
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7325.820 ; gain = 7.996 ; free physical = 175 ; free virtual = 12187
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7341.828 ; gain = 7.996 ; free physical = 175 ; free virtual = 12152
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7349.832 ; gain = 7.988 ; free physical = 234 ; free virtual = 12193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7365.840 ; gain = 7.996 ; free physical = 244 ; free virtual = 12182
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7373.844 ; gain = 7.988 ; free physical = 202 ; free virtual = 12123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7381.848 ; gain = 7.988 ; free physical = 276 ; free virtual = 12199
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2686] null range choice is ignored [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [VRFC 10-664] expression has 1 elements ; expected 128 [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2686] null range choice is ignored [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [VRFC 10-664] expression has 1 elements ; expected 128 [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2686] null range choice is ignored [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [VRFC 10-664] expression has 1 elements ; expected 128 [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2686] null range choice is ignored [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [VRFC 10-664] expression has 1 elements ; expected 128 [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-191] OTHERS is illegal aggregate choice for unconstrained target [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7501.906 ; gain = 2.984 ; free physical = 684 ; free virtual = 12456
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-191] OTHERS is illegal aggregate choice for unconstrained target [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-191] OTHERS is illegal aggregate choice for unconstrained target [/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7605.957 ; gain = 2.992 ; free physical = 555 ; free virtual = 12338
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7621.965 ; gain = 2.984 ; free physical = 619 ; free virtual = 12437
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/new/down_avg_2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_avg_2_tb
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7637.973 ; gain = 8.000 ; free physical = 457 ; free virtual = 12279
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7645.977 ; gain = 7.988 ; free physical = 422 ; free virtual = 12245
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7726.016 ; gain = 2.992 ; free physical = 2077 ; free virtual = 14025
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7758.031 ; gain = 7.996 ; free physical = 2055 ; free virtual = 14016
open_hw
close_hw
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'down_avg_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj down_avg_2_tb_vlog.prj
xvhdl --incr --relax -prj down_avg_2_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.srcs/sim_1/imports/AddDivideChop/growing_avg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'growing_avg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ugrad/repo/gateware/AddDivideChop/average_ip/average_ip.sim/sim_1/behav/xsim/xsim.dir/down_avg_2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 08:57:06 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
