/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [16:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[22] & in_data[37]) | in_data[12]);
  assign celloutsig_1_11z = ~((celloutsig_1_0z[2] & celloutsig_1_7z) | celloutsig_1_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_9z) | celloutsig_1_4z);
  assign celloutsig_1_17z = ~((celloutsig_1_11z & celloutsig_1_9z) | celloutsig_1_12z);
  assign celloutsig_1_18z = ~((celloutsig_1_12z & celloutsig_1_9z) | celloutsig_1_5z);
  assign celloutsig_0_3z = ~((in_data[67] & celloutsig_0_0z) | in_data[3]);
  assign celloutsig_1_19z = ~((celloutsig_1_9z & celloutsig_1_1z) | celloutsig_1_17z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z & in_data[28]) | celloutsig_0_3z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z & in_data[48]) | celloutsig_0_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_0_7z = ~((in_data[60] & in_data[87]) | in_data[73]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z & celloutsig_0_2z) | celloutsig_0_3z);
  assign celloutsig_0_9z = ~((in_data[54] & celloutsig_0_3z) | celloutsig_0_6z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z & celloutsig_0_7z) | celloutsig_0_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_11z[0] & in_data[4]) | in_data[44]);
  assign celloutsig_0_1z = ~((in_data[20] & in_data[84]) | celloutsig_0_0z);
  assign celloutsig_1_1z = ~((in_data[131] & celloutsig_1_0z[2]) | celloutsig_1_0z[1]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[106]) | celloutsig_1_1z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z) | celloutsig_1_2z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_3z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_3z) | celloutsig_1_4z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[2] & celloutsig_1_4z) | celloutsig_1_4z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z & celloutsig_1_1z) | celloutsig_1_6z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z) | celloutsig_0_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_7z) | celloutsig_1_3z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 17'h00000;
    else if (celloutsig_1_18z) celloutsig_0_13z = { in_data[92:83], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[148:144];
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
