{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639391107048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639391107049 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_sdram_vga 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"ov5640_sdram_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639391107093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639391107160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639391107160 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1639391107322 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1639391107385 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639391107986 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639391108326 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639391108376 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1639391124261 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G7 " "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639391124819 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 151 global CLKCTRL_G5 " "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 151 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639391124819 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 338 global CLKCTRL_G6 " "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 338 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639391124819 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G3 " "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639391124819 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1639391124819 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\|wire_ibufa_o\[0\]~CLKENA0 142 global CLKCTRL_G4 " "iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\|wire_ibufa_o\[0\]~CLKENA0 with 142 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1639391124819 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639391124819 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst_n~inputCLKENA0 607 global CLKCTRL_G9 " "rst_n~inputCLKENA0 with 607 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1639391124819 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639391124819 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 70 global CLKCTRL_G0 " "clk~inputCLKENA0 with 70 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639391124819 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1639391124819 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\|wire_ibufa_o\[0\]~CLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\|wire_ibufa_o\[0\]~CLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad cmos_pclk PIN_AG3 " "Refclk input I/O pad cmos_pclk is placed onto PIN_AG3" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1639391124819 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1639391124819 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst_n~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst_n~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst_n PIN_AJ4 " "Refclk input I/O pad rst_n is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1639391124819 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1639391124819 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1639391124819 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639391124820 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_a9r1 " "Entity dcfifo_a9r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639391126983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639391126983 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639391126983 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_n8r1 " "Entity dcfifo_n8r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639391126983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639391126983 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639391126983 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1639391126983 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_sdram_vga.sdc " "Reading SDC File: 'ov5640_sdram_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639391126995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 49 u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at ov5640_sdram_vga.sdc(49): u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391126998 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 49 u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(49): u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391126999 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 24 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 24 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127000 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(49): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 50 u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(50): u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 50 u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(50): u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127001 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 25 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 25 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127001 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(50): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 51 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(51): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 51 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(51): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127001 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127002 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(51): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 52 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(52): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 52 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(52): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127002 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127002 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(52): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 69 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at ov5640_sdram_vga.sdc(69): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 69 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(69): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127004 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 70 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(70): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127004 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 75 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(75): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127004 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 76 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(76): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127005 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 77 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at ov5640_sdram_vga.sdc(77): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 77 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(77): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127005 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 77 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(77): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 78 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(78): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127006 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 78 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(78): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 79 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(79): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127007 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 79 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(79): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 80 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(80): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127007 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 80 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(80): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 81 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(81): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127008 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 81 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(81): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 82 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(82): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127008 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 82 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(82): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 83 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(83): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127009 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 83 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(83): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 84 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(84): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127009 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 84 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(84): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 85 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(85): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127009 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 85 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(85): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 86 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(86): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127010 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 86 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(86): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 87 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(87): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127010 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 87 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(87): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 88 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(88): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127010 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 88 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(88): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 89 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(89): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127011 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 89 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(89): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 90 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(90): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127011 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 90 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(90): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 91 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(91): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127011 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 91 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(91): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 92 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(92): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127012 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 92 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(92): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 93 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(93): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127012 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 94 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(94): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127012 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 95 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(95): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127013 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 95 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(95): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 96 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(96): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127013 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 96 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(96): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 97 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(97): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127013 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 97 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(97): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 98 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(98): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127014 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 98 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(98): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 99 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(99): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127014 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 99 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(99): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 100 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(100): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127014 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 100 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(100): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 101 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(101): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127015 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 101 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(101): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 102 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(102): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127015 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 102 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(102): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 103 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(103): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127015 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 104 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(104): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127015 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 105 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(105): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127016 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 105 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(105): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 106 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(106): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127016 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 106 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(106): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 107 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(107): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127017 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 107 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(107): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 108 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(108): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127017 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 108 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(108): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 109 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(109): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127017 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 109 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(109): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 110 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(110): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127018 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 110 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(110): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 111 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(111): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127018 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 111 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(111): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 112 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(112): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127018 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 112 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(112): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 115 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(115): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127019 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 116 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(116): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127019 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 123 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(123): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127020 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 124 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(124): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127020 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 155 *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(155): *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 155 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(155): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127021 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 156 *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(156): *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 156 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(156): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127021 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 157 *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(157): *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 157 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(157): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127022 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 158 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(158): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639391127022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 158 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(158): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391127022 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639391127022 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391127032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391127032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391127032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391127032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391127032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391127032 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639391127032 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[0\] rising clk fall max " "Port \"vga_b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127035 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[0\] rising clk fall min " "Port \"vga_b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127035 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[1\] rising clk fall max " "Port \"vga_b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127035 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[1\] rising clk fall min " "Port \"vga_b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127035 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[2\] rising clk fall max " "Port \"vga_b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127035 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[2\] rising clk fall min " "Port \"vga_b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127035 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[3\] rising clk fall max " "Port \"vga_b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127035 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[3\] rising clk fall min " "Port \"vga_b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127035 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[4\] rising clk fall max " "Port \"vga_b\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[4\] rising clk fall min " "Port \"vga_b\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[5\] rising clk fall max " "Port \"vga_b\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[5\] rising clk fall min " "Port \"vga_b\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[6\] rising clk fall max " "Port \"vga_b\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[6\] rising clk fall min " "Port \"vga_b\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[7\] rising clk fall max " "Port \"vga_b\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[7\] rising clk fall min " "Port \"vga_b\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_clk rising clk fall max " "Port \"vga_clk\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_clk rising clk fall min " "Port \"vga_clk\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[0\] rising clk fall max " "Port \"vga_g\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[0\] rising clk fall min " "Port \"vga_g\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[1\] rising clk fall max " "Port \"vga_g\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[1\] rising clk fall min " "Port \"vga_g\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[2\] rising clk fall max " "Port \"vga_g\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[2\] rising clk fall min " "Port \"vga_g\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[3\] rising clk fall max " "Port \"vga_g\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127036 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[3\] rising clk fall min " "Port \"vga_g\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[4\] rising clk fall max " "Port \"vga_g\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[4\] rising clk fall min " "Port \"vga_g\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[5\] rising clk fall max " "Port \"vga_g\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[5\] rising clk fall min " "Port \"vga_g\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[6\] rising clk fall max " "Port \"vga_g\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[6\] rising clk fall min " "Port \"vga_g\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[7\] rising clk fall max " "Port \"vga_g\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[7\] rising clk fall min " "Port \"vga_g\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[0\] rising clk fall max " "Port \"vga_r\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[0\] rising clk fall min " "Port \"vga_r\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[1\] rising clk fall max " "Port \"vga_r\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[1\] rising clk fall min " "Port \"vga_r\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[2\] rising clk fall max " "Port \"vga_r\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[2\] rising clk fall min " "Port \"vga_r\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[3\] rising clk fall max " "Port \"vga_r\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[3\] rising clk fall min " "Port \"vga_r\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[4\] rising clk fall max " "Port \"vga_r\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[4\] rising clk fall min " "Port \"vga_r\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[5\] rising clk fall max " "Port \"vga_r\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[5\] rising clk fall min " "Port \"vga_r\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[6\] rising clk fall max " "Port \"vga_r\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127037 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[6\] rising clk fall min " "Port \"vga_r\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127038 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[7\] rising clk fall max " "Port \"vga_r\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127038 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[7\] rising clk fall min " "Port \"vga_r\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639391127038 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1639391127052 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391127054 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391127054 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1639391127054 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.240 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391127054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.240 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391127054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.240 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391127054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.240 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391127054 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1639391127054 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1639391127055 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639391127055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639391127055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639391127055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000    cmos_pclk " "  12.000    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639391127055 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1639391127055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639391127132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639391127134 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639391127144 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639391127150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639391127150 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639391127152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639391127418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 Block RAM " "Packed 15 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639391127422 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639391127422 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639391127715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639391137114 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1639391138431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:21 " "Fitter placement preparation operations ending: elapsed time is 00:01:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639391217933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639391254701 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639391257142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639391257142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639391259468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639391264913 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639391264913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639391270148 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1639391270148 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639391270148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639391270183 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.42 " "Total time spent on timing analysis during the Fitter is 5.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639391277251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639391277329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639391279119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639391279121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639391280746 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639391288051 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639391288470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/output_files/ov5640_sdram_vga.fit.smsg " "Generated suppressed messages file E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/output_files/ov5640_sdram_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639391288812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 163 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6872 " "Peak virtual memory: 6872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639391290169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 18:28:10 2021 " "Processing ended: Mon Dec 13 18:28:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639391290169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:04 " "Elapsed time: 00:03:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639391290169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:41 " "Total CPU time (on all processors): 00:09:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639391290169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639391290169 ""}
