;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @-207, -125
	JMP @270, @1
	SUB -127, 706
	CMP -287, <-120
	JMN 0, #78
	ADD -207, <-120
	JMN 0, #78
	SUB <-157, @100
	SUB <0, @2
	ADD #570, <0
	ADD @-127, <100
	ADD -1, 1
	SUB @121, 103
	SUB @-157, 100
	SUB @121, 103
	CMP -207, <-120
	JMN @10, 9
	SUB -207, <-120
	SLT #270, <1
	SUB 20, @12
	SUB 20, @12
	ADD -1, 1
	SUB -247, <-130
	JMN 0, <-54
	CMP 702, 10
	JMP -1, @-20
	JMP -1, @-20
	SUB @-157, 100
	SUB #12, @10
	JMP @270, @1
	CMP @-157, 100
	CMP @-157, 100
	SUB 20, @12
	SUB #12, @290
	SUB #12, @290
	SUB @-157, 100
	CMP @-127, <100
	SUB -7, <-10
	CMP -207, -127
	SUB -7, <-10
	SLT -901, 300
	MOV -1, <-20
	SPL 0, <-54
	SPL 0, <-54
	CMP @-127, <100
	CMP @-127, <100
	CMP @-127, <100
