{"vcs1":{"timestamp_begin":1750069452.417636520, "rt":1.31, "ut":0.46, "st":0.08}}
{"vcselab":{"timestamp_begin":1750069453.810443849, "rt":1.29, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1750069455.160752940, "rt":0.23, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750069452.061783860}
{"VCS_COMP_START_TIME": 1750069452.061783860}
{"VCS_COMP_END_TIME": 1750069457.305445308}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 1066093}}
{"stitch_vcselab": {"peak_mem": 1066168}}
