// Seed: 1327107794
module module_0 (
    output uwire id_0,
    output tri   id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  tri   id_4,
    output tri1  id_5,
    input  uwire id_6,
    input  wor   id_7,
    input  tri1  id_8,
    output wor   id_9,
    output tri0  id_10,
    input  tri   id_11,
    input  tri1  id_12,
    input  tri1  id_13,
    input  wire  id_14,
    input  wor   id_15
);
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1
    , id_7,
    input  tri   id_2,
    input  wor   id_3,
    output uwire id_4,
    input  uwire id_5
);
  module_0(
      id_4, id_1, id_5, id_2, id_5, id_1, id_5, id_0, id_2, id_4, id_1, id_2, id_2, id_0, id_2, id_5
  );
endmodule
