ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f0xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	SystemInit
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	SystemInit:
  26              	.LFB37:
  27              		.file 1 "Core/Src/system_stm32f0xx.c"
   1:Core/Src/system_stm32f0xx.c **** /**
   2:Core/Src/system_stm32f0xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f0xx.c ****   * @file    system_stm32f0xx.c
   4:Core/Src/system_stm32f0xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f0xx.c ****   * @brief   CMSIS Cortex-M0 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f0xx.c ****   *
   7:Core/Src/system_stm32f0xx.c ****   * 1. This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32f0xx.c ****   *    user application:
   9:Core/Src/system_stm32f0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32f0xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32f0xx.c ****   *                      the "startup_stm32f0xx.s" file.
  12:Core/Src/system_stm32f0xx.c ****   *
  13:Core/Src/system_stm32f0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32f0xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32f0xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32f0xx.c ****   *
  17:Core/Src/system_stm32f0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32f0xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32f0xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32f0xx.c ****   *
  21:Core/Src/system_stm32f0xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  22:Core/Src/system_stm32f0xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f0xx.s" file, to
  23:Core/Src/system_stm32f0xx.c ****   *    configure the system clock before to branch to main program.
  24:Core/Src/system_stm32f0xx.c ****   *
  25:Core/Src/system_stm32f0xx.c ****   * 3. This file configures the system clock as follows:
  26:Core/Src/system_stm32f0xx.c ****   *=============================================================================
  27:Core/Src/system_stm32f0xx.c ****   *                         Supported STM32F0xx device
  28:Core/Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  29:Core/Src/system_stm32f0xx.c ****   *        System Clock source                    | HSI
  30:Core/Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  31:Core/Src/system_stm32f0xx.c ****   *        SYSCLK(Hz)                             | 8000000
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 2


  32:Core/Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  33:Core/Src/system_stm32f0xx.c ****   *        HCLK(Hz)                               | 8000000
  34:Core/Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  35:Core/Src/system_stm32f0xx.c ****   *        AHB Prescaler                          | 1
  36:Core/Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  37:Core/Src/system_stm32f0xx.c ****   *        APB1 Prescaler                         | 1
  38:Core/Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  39:Core/Src/system_stm32f0xx.c ****   *=============================================================================
  40:Core/Src/system_stm32f0xx.c ****   ******************************************************************************
  41:Core/Src/system_stm32f0xx.c ****   * @attention
  42:Core/Src/system_stm32f0xx.c ****   *
  43:Core/Src/system_stm32f0xx.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  44:Core/Src/system_stm32f0xx.c ****   *
  45:Core/Src/system_stm32f0xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  46:Core/Src/system_stm32f0xx.c ****   * are permitted provided that the following conditions are met:
  47:Core/Src/system_stm32f0xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  48:Core/Src/system_stm32f0xx.c ****   *      this list of conditions and the following disclaimer.
  49:Core/Src/system_stm32f0xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  50:Core/Src/system_stm32f0xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  51:Core/Src/system_stm32f0xx.c ****   *      and/or other materials provided with the distribution.
  52:Core/Src/system_stm32f0xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  53:Core/Src/system_stm32f0xx.c ****   *      may be used to endorse or promote products derived from this software
  54:Core/Src/system_stm32f0xx.c ****   *      without specific prior written permission.
  55:Core/Src/system_stm32f0xx.c ****   *
  56:Core/Src/system_stm32f0xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  57:Core/Src/system_stm32f0xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  58:Core/Src/system_stm32f0xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  59:Core/Src/system_stm32f0xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  60:Core/Src/system_stm32f0xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  61:Core/Src/system_stm32f0xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  62:Core/Src/system_stm32f0xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  63:Core/Src/system_stm32f0xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  64:Core/Src/system_stm32f0xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  65:Core/Src/system_stm32f0xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  66:Core/Src/system_stm32f0xx.c ****   *
  67:Core/Src/system_stm32f0xx.c ****   ******************************************************************************
  68:Core/Src/system_stm32f0xx.c ****   */
  69:Core/Src/system_stm32f0xx.c **** 
  70:Core/Src/system_stm32f0xx.c **** /** @addtogroup CMSIS
  71:Core/Src/system_stm32f0xx.c ****   * @{
  72:Core/Src/system_stm32f0xx.c ****   */
  73:Core/Src/system_stm32f0xx.c **** 
  74:Core/Src/system_stm32f0xx.c **** /** @addtogroup stm32f0xx_system
  75:Core/Src/system_stm32f0xx.c ****   * @{
  76:Core/Src/system_stm32f0xx.c ****   */
  77:Core/Src/system_stm32f0xx.c **** 
  78:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Includes
  79:Core/Src/system_stm32f0xx.c ****   * @{
  80:Core/Src/system_stm32f0xx.c ****   */
  81:Core/Src/system_stm32f0xx.c **** 
  82:Core/Src/system_stm32f0xx.c **** #include "stm32f0xx.h"
  83:Core/Src/system_stm32f0xx.c **** 
  84:Core/Src/system_stm32f0xx.c **** /**
  85:Core/Src/system_stm32f0xx.c ****   * @}
  86:Core/Src/system_stm32f0xx.c ****   */
  87:Core/Src/system_stm32f0xx.c **** 
  88:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_TypesDefinitions
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 3


  89:Core/Src/system_stm32f0xx.c ****   * @{
  90:Core/Src/system_stm32f0xx.c ****   */
  91:Core/Src/system_stm32f0xx.c **** 
  92:Core/Src/system_stm32f0xx.c **** /**
  93:Core/Src/system_stm32f0xx.c ****   * @}
  94:Core/Src/system_stm32f0xx.c ****   */
  95:Core/Src/system_stm32f0xx.c **** 
  96:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Defines
  97:Core/Src/system_stm32f0xx.c ****   * @{
  98:Core/Src/system_stm32f0xx.c ****   */
  99:Core/Src/system_stm32f0xx.c **** #if !defined  (HSE_VALUE) 
 100:Core/Src/system_stm32f0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
 101:Core/Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
 102:Core/Src/system_stm32f0xx.c **** #endif /* HSE_VALUE */
 103:Core/Src/system_stm32f0xx.c **** 
 104:Core/Src/system_stm32f0xx.c **** #if !defined  (HSI_VALUE)
 105:Core/Src/system_stm32f0xx.c ****   #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
 106:Core/Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
 107:Core/Src/system_stm32f0xx.c **** #endif /* HSI_VALUE */
 108:Core/Src/system_stm32f0xx.c **** 
 109:Core/Src/system_stm32f0xx.c **** #if !defined (HSI48_VALUE)
 110:Core/Src/system_stm32f0xx.c **** #define HSI48_VALUE    ((uint32_t)48000000) /*!< Default value of the HSI48 Internal oscillator in 
 111:Core/Src/system_stm32f0xx.c ****                                                  This value can be provided and adapted by the user
 112:Core/Src/system_stm32f0xx.c **** #endif /* HSI48_VALUE */
 113:Core/Src/system_stm32f0xx.c **** /**
 114:Core/Src/system_stm32f0xx.c ****   * @}
 115:Core/Src/system_stm32f0xx.c ****   */
 116:Core/Src/system_stm32f0xx.c **** 
 117:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Macros
 118:Core/Src/system_stm32f0xx.c ****   * @{
 119:Core/Src/system_stm32f0xx.c ****   */
 120:Core/Src/system_stm32f0xx.c **** 
 121:Core/Src/system_stm32f0xx.c **** /**
 122:Core/Src/system_stm32f0xx.c ****   * @}
 123:Core/Src/system_stm32f0xx.c ****   */
 124:Core/Src/system_stm32f0xx.c **** 
 125:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Variables
 126:Core/Src/system_stm32f0xx.c ****   * @{
 127:Core/Src/system_stm32f0xx.c ****   */
 128:Core/Src/system_stm32f0xx.c ****   /* This variable is updated in three ways:
 129:Core/Src/system_stm32f0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 130:Core/Src/system_stm32f0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 131:Core/Src/system_stm32f0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 132:Core/Src/system_stm32f0xx.c ****          Note: If you use this function to configure the system clock there is no need to
 133:Core/Src/system_stm32f0xx.c ****                call the 2 first functions listed above, since SystemCoreClock variable is 
 134:Core/Src/system_stm32f0xx.c ****                updated automatically.
 135:Core/Src/system_stm32f0xx.c ****   */
 136:Core/Src/system_stm32f0xx.c **** uint32_t SystemCoreClock = 8000000;
 137:Core/Src/system_stm32f0xx.c **** 
 138:Core/Src/system_stm32f0xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 139:Core/Src/system_stm32f0xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 140:Core/Src/system_stm32f0xx.c **** 
 141:Core/Src/system_stm32f0xx.c **** /**
 142:Core/Src/system_stm32f0xx.c ****   * @}
 143:Core/Src/system_stm32f0xx.c ****   */
 144:Core/Src/system_stm32f0xx.c **** 
 145:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_FunctionPrototypes
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 4


 146:Core/Src/system_stm32f0xx.c ****   * @{
 147:Core/Src/system_stm32f0xx.c ****   */
 148:Core/Src/system_stm32f0xx.c **** 
 149:Core/Src/system_stm32f0xx.c **** /**
 150:Core/Src/system_stm32f0xx.c ****   * @}
 151:Core/Src/system_stm32f0xx.c ****   */
 152:Core/Src/system_stm32f0xx.c **** 
 153:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Functions
 154:Core/Src/system_stm32f0xx.c ****   * @{
 155:Core/Src/system_stm32f0xx.c ****   */
 156:Core/Src/system_stm32f0xx.c **** 
 157:Core/Src/system_stm32f0xx.c **** /**
 158:Core/Src/system_stm32f0xx.c ****   * @brief  Setup the microcontroller system.
 159:Core/Src/system_stm32f0xx.c ****   *         Initialize the default HSI clock source, vector table location and the PLL configuratio
 160:Core/Src/system_stm32f0xx.c ****   * @param  None
 161:Core/Src/system_stm32f0xx.c ****   * @retval None
 162:Core/Src/system_stm32f0xx.c ****   */
 163:Core/Src/system_stm32f0xx.c **** void SystemInit(void)
 164:Core/Src/system_stm32f0xx.c **** {
  28              		.loc 1 164 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 165:Core/Src/system_stm32f0xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 166:Core/Src/system_stm32f0xx.c ****   /* Set HSION bit */
 167:Core/Src/system_stm32f0xx.c ****   RCC->CR |= (uint32_t)0x00000001U;
  33              		.loc 1 167 3 view .LVU1
  34              		.loc 1 167 11 is_stmt 0 view .LVU2
  35 0000 0121     		movs	r1, #1
  36 0002 114B     		ldr	r3, .L3
 168:Core/Src/system_stm32f0xx.c **** 
 169:Core/Src/system_stm32f0xx.c **** #if defined (STM32F051x8) || defined (STM32F058x8)
 170:Core/Src/system_stm32f0xx.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
 171:Core/Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 172:Core/Src/system_stm32f0xx.c **** #else
 173:Core/Src/system_stm32f0xx.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
 174:Core/Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0x08FFB80CU;
  37              		.loc 1 174 13 view .LVU3
  38 0004 1148     		ldr	r0, .L3+4
 167:Core/Src/system_stm32f0xx.c **** 
  39              		.loc 1 167 11 view .LVU4
  40 0006 1A68     		ldr	r2, [r3]
 175:Core/Src/system_stm32f0xx.c **** #endif /* STM32F051x8 or STM32F058x8 */
 176:Core/Src/system_stm32f0xx.c ****   
 177:Core/Src/system_stm32f0xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 178:Core/Src/system_stm32f0xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFFU;
 179:Core/Src/system_stm32f0xx.c **** 
 180:Core/Src/system_stm32f0xx.c ****   /* Reset HSEBYP bit */
 181:Core/Src/system_stm32f0xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFFU;
 182:Core/Src/system_stm32f0xx.c **** 
 183:Core/Src/system_stm32f0xx.c ****   /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 184:Core/Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 185:Core/Src/system_stm32f0xx.c **** 
 186:Core/Src/system_stm32f0xx.c ****   /* Reset PREDIV[3:0] bits */
 187:Core/Src/system_stm32f0xx.c ****   RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 188:Core/Src/system_stm32f0xx.c **** 
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 5


 189:Core/Src/system_stm32f0xx.c **** #if defined (STM32F072xB) || defined (STM32F078xx)
 190:Core/Src/system_stm32f0xx.c ****   /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
 191:Core/Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 192:Core/Src/system_stm32f0xx.c **** #elif defined (STM32F071xB)
 193:Core/Src/system_stm32f0xx.c ****   /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 194:Core/Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
 195:Core/Src/system_stm32f0xx.c **** #elif defined (STM32F091xC) || defined (STM32F098xx)
 196:Core/Src/system_stm32f0xx.c ****   /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 197:Core/Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
 198:Core/Src/system_stm32f0xx.c **** #elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038
 199:Core/Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
 200:Core/Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 201:Core/Src/system_stm32f0xx.c **** #elif defined (STM32F051x8) || defined (STM32F058xx)
 202:Core/Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 203:Core/Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 204:Core/Src/system_stm32f0xx.c **** #elif defined (STM32F042x6) || defined (STM32F048xx)
 205:Core/Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
 206:Core/Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
 207:Core/Src/system_stm32f0xx.c **** #elif defined (STM32F070x6) || defined (STM32F070xB)
 208:Core/Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
 209:Core/Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 210:Core/Src/system_stm32f0xx.c ****   /* Set default USB clock to PLLCLK, since there is no HSI48 */
 211:Core/Src/system_stm32f0xx.c ****   RCC->CFGR3 |= (uint32_t)0x00000080U;  
 212:Core/Src/system_stm32f0xx.c **** #else
 213:Core/Src/system_stm32f0xx.c ****  #warning "No target selected"
 214:Core/Src/system_stm32f0xx.c **** #endif
 215:Core/Src/system_stm32f0xx.c **** 
 216:Core/Src/system_stm32f0xx.c ****   /* Reset HSI14 bit */
 217:Core/Src/system_stm32f0xx.c ****   RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 218:Core/Src/system_stm32f0xx.c **** 
 219:Core/Src/system_stm32f0xx.c ****   /* Disable all interrupts */
 220:Core/Src/system_stm32f0xx.c ****   RCC->CIR = 0x00000000U;
 221:Core/Src/system_stm32f0xx.c **** 
 222:Core/Src/system_stm32f0xx.c **** }
  41              		.loc 1 222 1 view .LVU5
  42              		@ sp needed
 167:Core/Src/system_stm32f0xx.c **** 
  43              		.loc 1 167 11 view .LVU6
  44 0008 0A43     		orrs	r2, r1
  45 000a 1A60     		str	r2, [r3]
 174:Core/Src/system_stm32f0xx.c **** #endif /* STM32F051x8 or STM32F058x8 */
  46              		.loc 1 174 3 is_stmt 1 view .LVU7
 174:Core/Src/system_stm32f0xx.c **** #endif /* STM32F051x8 or STM32F058x8 */
  47              		.loc 1 174 13 is_stmt 0 view .LVU8
  48 000c 5A68     		ldr	r2, [r3, #4]
  49 000e 0240     		ands	r2, r0
  50 0010 5A60     		str	r2, [r3, #4]
 178:Core/Src/system_stm32f0xx.c **** 
  51              		.loc 1 178 3 is_stmt 1 view .LVU9
 178:Core/Src/system_stm32f0xx.c **** 
  52              		.loc 1 178 11 is_stmt 0 view .LVU10
  53 0012 1A68     		ldr	r2, [r3]
  54 0014 0E48     		ldr	r0, .L3+8
  55 0016 0240     		ands	r2, r0
  56 0018 1A60     		str	r2, [r3]
 181:Core/Src/system_stm32f0xx.c **** 
  57              		.loc 1 181 3 is_stmt 1 view .LVU11
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 6


 181:Core/Src/system_stm32f0xx.c **** 
  58              		.loc 1 181 11 is_stmt 0 view .LVU12
  59 001a 1A68     		ldr	r2, [r3]
  60 001c 0D48     		ldr	r0, .L3+12
  61 001e 0240     		ands	r2, r0
  62 0020 1A60     		str	r2, [r3]
 184:Core/Src/system_stm32f0xx.c **** 
  63              		.loc 1 184 3 is_stmt 1 view .LVU13
 184:Core/Src/system_stm32f0xx.c **** 
  64              		.loc 1 184 13 is_stmt 0 view .LVU14
  65 0022 5A68     		ldr	r2, [r3, #4]
  66 0024 0C48     		ldr	r0, .L3+16
  67 0026 0240     		ands	r2, r0
 187:Core/Src/system_stm32f0xx.c **** 
  68              		.loc 1 187 14 view .LVU15
  69 0028 0F20     		movs	r0, #15
 184:Core/Src/system_stm32f0xx.c **** 
  70              		.loc 1 184 13 view .LVU16
  71 002a 5A60     		str	r2, [r3, #4]
 187:Core/Src/system_stm32f0xx.c **** 
  72              		.loc 1 187 3 is_stmt 1 view .LVU17
 187:Core/Src/system_stm32f0xx.c **** 
  73              		.loc 1 187 14 is_stmt 0 view .LVU18
  74 002c DA6A     		ldr	r2, [r3, #44]
  75 002e 8243     		bics	r2, r0
  76 0030 DA62     		str	r2, [r3, #44]
 200:Core/Src/system_stm32f0xx.c **** #elif defined (STM32F051x8) || defined (STM32F058xx)
  77              		.loc 1 200 3 is_stmt 1 view .LVU19
 200:Core/Src/system_stm32f0xx.c **** #elif defined (STM32F051x8) || defined (STM32F058xx)
  78              		.loc 1 200 14 is_stmt 0 view .LVU20
  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 0948     		ldr	r0, .L3+20
  81 0036 0240     		ands	r2, r0
  82 0038 1A63     		str	r2, [r3, #48]
 217:Core/Src/system_stm32f0xx.c **** 
  83              		.loc 1 217 3 is_stmt 1 view .LVU21
 217:Core/Src/system_stm32f0xx.c **** 
  84              		.loc 1 217 12 is_stmt 0 view .LVU22
  85 003a 5A6B     		ldr	r2, [r3, #52]
  86 003c 8A43     		bics	r2, r1
  87 003e 5A63     		str	r2, [r3, #52]
 220:Core/Src/system_stm32f0xx.c **** 
  88              		.loc 1 220 3 is_stmt 1 view .LVU23
 220:Core/Src/system_stm32f0xx.c **** 
  89              		.loc 1 220 12 is_stmt 0 view .LVU24
  90 0040 0022     		movs	r2, #0
  91 0042 9A60     		str	r2, [r3, #8]
  92              		.loc 1 222 1 view .LVU25
  93 0044 7047     		bx	lr
  94              	.L4:
  95 0046 C046     		.align	2
  96              	.L3:
  97 0048 00100240 		.word	1073876992
  98 004c 0CB8FF08 		.word	150976524
  99 0050 FFFFF6FE 		.word	-17367041
 100 0054 FFFFFBFF 		.word	-262145
 101 0058 FFFFC0FF 		.word	-4128769
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 7


 102 005c ECFEFFFF 		.word	-276
 103              		.cfi_endproc
 104              	.LFE37:
 106              		.global	__aeabi_uidiv
 107              		.global	__aeabi_idiv
 108              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 109              		.align	1
 110              		.p2align 2,,3
 111              		.global	SystemCoreClockUpdate
 112              		.syntax unified
 113              		.code	16
 114              		.thumb_func
 115              		.fpu softvfp
 117              	SystemCoreClockUpdate:
 118              	.LFB38:
 223:Core/Src/system_stm32f0xx.c **** 
 224:Core/Src/system_stm32f0xx.c **** /**
 225:Core/Src/system_stm32f0xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 226:Core/Src/system_stm32f0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 227:Core/Src/system_stm32f0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 228:Core/Src/system_stm32f0xx.c ****   *         other parameters.
 229:Core/Src/system_stm32f0xx.c ****   *
 230:Core/Src/system_stm32f0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 231:Core/Src/system_stm32f0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 232:Core/Src/system_stm32f0xx.c ****   *         based on this variable will be incorrect.
 233:Core/Src/system_stm32f0xx.c ****   *
 234:Core/Src/system_stm32f0xx.c ****   * @note   - The system frequency computed by this function is not the real
 235:Core/Src/system_stm32f0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 236:Core/Src/system_stm32f0xx.c ****   *           constant and the selected clock source:
 237:Core/Src/system_stm32f0xx.c ****   *
 238:Core/Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 239:Core/Src/system_stm32f0xx.c ****   *
 240:Core/Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 241:Core/Src/system_stm32f0xx.c ****   *
 242:Core/Src/system_stm32f0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 243:Core/Src/system_stm32f0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 244:Core/Src/system_stm32f0xx.c ****   *
 245:Core/Src/system_stm32f0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f0xx_hal.h file (default value
 246:Core/Src/system_stm32f0xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 247:Core/Src/system_stm32f0xx.c ****   *             in voltage and temperature.
 248:Core/Src/system_stm32f0xx.c ****   *
 249:Core/Src/system_stm32f0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f0xx_hal.h file (default value
 250:Core/Src/system_stm32f0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 251:Core/Src/system_stm32f0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 252:Core/Src/system_stm32f0xx.c ****   *              have wrong result.
 253:Core/Src/system_stm32f0xx.c ****   *
 254:Core/Src/system_stm32f0xx.c ****   *         - The result of this function could be not correct when using fractional
 255:Core/Src/system_stm32f0xx.c ****   *           value for HSE crystal.
 256:Core/Src/system_stm32f0xx.c ****   *
 257:Core/Src/system_stm32f0xx.c ****   * @param  None
 258:Core/Src/system_stm32f0xx.c ****   * @retval None
 259:Core/Src/system_stm32f0xx.c ****   */
 260:Core/Src/system_stm32f0xx.c **** void SystemCoreClockUpdate (void)
 261:Core/Src/system_stm32f0xx.c **** {
 119              		.loc 1 261 1 is_stmt 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 8


 122              		@ frame_needed = 0, uses_anonymous_args = 0
 262:Core/Src/system_stm32f0xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 123              		.loc 1 262 3 view .LVU27
 124              	.LVL0:
 263:Core/Src/system_stm32f0xx.c **** 
 264:Core/Src/system_stm32f0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 265:Core/Src/system_stm32f0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 125              		.loc 1 265 3 view .LVU28
 126              		.loc 1 265 7 is_stmt 0 view .LVU29
 127 0000 0C23     		movs	r3, #12
 128              		.loc 1 265 12 view .LVU30
 129 0002 0F4A     		ldr	r2, .L9
 261:Core/Src/system_stm32f0xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 130              		.loc 1 261 1 view .LVU31
 131 0004 10B5     		push	{r4, lr}
 132              	.LCFI0:
 133              		.cfi_def_cfa_offset 8
 134              		.cfi_offset 4, -8
 135              		.cfi_offset 14, -4
 136              		.loc 1 265 12 view .LVU32
 137 0006 5168     		ldr	r1, [r2, #4]
 138              	.LVL1:
 266:Core/Src/system_stm32f0xx.c **** 
 267:Core/Src/system_stm32f0xx.c ****   switch (tmp)
 139              		.loc 1 267 3 is_stmt 1 view .LVU33
 265:Core/Src/system_stm32f0xx.c **** 
 140              		.loc 1 265 7 is_stmt 0 view .LVU34
 141 0008 0B40     		ands	r3, r1
 142              	.LVL2:
 143              		.loc 1 267 3 view .LVU35
 144 000a 082B     		cmp	r3, #8
 145 000c 0AD0     		beq	.L8
 146 000e 0D48     		ldr	r0, .L9+4
 147              	.LVL3:
 148              	.L6:
 268:Core/Src/system_stm32f0xx.c ****   {
 269:Core/Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
 270:Core/Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 271:Core/Src/system_stm32f0xx.c ****       break;
 272:Core/Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 273:Core/Src/system_stm32f0xx.c ****       SystemCoreClock = HSE_VALUE;
 274:Core/Src/system_stm32f0xx.c ****       break;
 275:Core/Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 276:Core/Src/system_stm32f0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 277:Core/Src/system_stm32f0xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 278:Core/Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 279:Core/Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 280:Core/Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 281:Core/Src/system_stm32f0xx.c **** 
 282:Core/Src/system_stm32f0xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 283:Core/Src/system_stm32f0xx.c ****       {
 284:Core/Src/system_stm32f0xx.c ****         /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
 285:Core/Src/system_stm32f0xx.c ****         SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 286:Core/Src/system_stm32f0xx.c ****       }
 287:Core/Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) ||
 288:Core/Src/system_stm32f0xx.c ****       else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 289:Core/Src/system_stm32f0xx.c ****       {
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 9


 290:Core/Src/system_stm32f0xx.c ****         /* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */
 291:Core/Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 292:Core/Src/system_stm32f0xx.c ****       }
 293:Core/Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */
 294:Core/Src/system_stm32f0xx.c ****       else
 295:Core/Src/system_stm32f0xx.c ****       {
 296:Core/Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx)  || defined(STM32F070x6) \
 297:Core/Src/system_stm32f0xx.c ****  || defined(STM32F078xx) || defined(STM32F071xB)  || defined(STM32F072xB) \
 298:Core/Src/system_stm32f0xx.c ****  || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx)  || defined(STM32F030xC)
 299:Core/Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */
 300:Core/Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 301:Core/Src/system_stm32f0xx.c **** #else
 302:Core/Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */
 303:Core/Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 304:Core/Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
 305:Core/Src/system_stm32f0xx.c ****           STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
 306:Core/Src/system_stm32f0xx.c ****           STM32F091xC || STM32F098xx || STM32F030xC */
 307:Core/Src/system_stm32f0xx.c ****       }
 308:Core/Src/system_stm32f0xx.c ****       break;
 309:Core/Src/system_stm32f0xx.c ****     default: /* HSI used as system clock */
 310:Core/Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 311:Core/Src/system_stm32f0xx.c ****       break;
 312:Core/Src/system_stm32f0xx.c ****   }
 313:Core/Src/system_stm32f0xx.c ****   /* Compute HCLK clock frequency ----------------*/
 314:Core/Src/system_stm32f0xx.c ****   /* Get HCLK prescaler */
 315:Core/Src/system_stm32f0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 149              		.loc 1 315 3 is_stmt 1 view .LVU36
 150              		.loc 1 315 28 is_stmt 0 view .LVU37
 151 0010 0B4B     		ldr	r3, .L9
 152              		.loc 1 315 7 view .LVU38
 153 0012 0D4A     		ldr	r2, .L9+8
 154              		.loc 1 315 28 view .LVU39
 155 0014 5B68     		ldr	r3, [r3, #4]
 156              	.LVL4:
 316:Core/Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 317:Core/Src/system_stm32f0xx.c ****   SystemCoreClock >>= tmp;
 157              		.loc 1 317 3 is_stmt 1 view .LVU40
 318:Core/Src/system_stm32f0xx.c **** }
 158              		.loc 1 318 1 is_stmt 0 view .LVU41
 159              		@ sp needed
 315:Core/Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 160              		.loc 1 315 52 view .LVU42
 161 0016 1B06     		lsls	r3, r3, #24
 162              	.LVL5:
 315:Core/Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 163              		.loc 1 315 52 view .LVU43
 164 0018 1B0F     		lsrs	r3, r3, #28
 315:Core/Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 165              		.loc 1 315 7 view .LVU44
 166 001a D35C     		ldrb	r3, [r2, r3]
 317:Core/Src/system_stm32f0xx.c **** }
 167              		.loc 1 317 19 view .LVU45
 168 001c D840     		lsrs	r0, r0, r3
 169 001e 0B4B     		ldr	r3, .L9+12
 170 0020 1860     		str	r0, [r3]
 171              		.loc 1 318 1 view .LVU46
 172 0022 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 10


 173              	.LVL6:
 174              	.L8:
 277:Core/Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 175              		.loc 1 277 7 is_stmt 1 view .LVU47
 279:Core/Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 176              		.loc 1 279 27 is_stmt 0 view .LVU48
 177 0024 0F21     		movs	r1, #15
 277:Core/Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 178              		.loc 1 277 20 view .LVU49
 179 0026 5068     		ldr	r0, [r2, #4]
 180              	.LVL7:
 278:Core/Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 181              		.loc 1 278 7 is_stmt 1 view .LVU50
 278:Core/Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 182              		.loc 1 278 22 is_stmt 0 view .LVU51
 183 0028 5368     		ldr	r3, [r2, #4]
 184              	.LVL8:
 279:Core/Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 185              		.loc 1 279 7 is_stmt 1 view .LVU52
 280:Core/Src/system_stm32f0xx.c **** 
 186              		.loc 1 280 7 view .LVU53
 280:Core/Src/system_stm32f0xx.c **** 
 187              		.loc 1 280 26 is_stmt 0 view .LVU54
 188 002a D36A     		ldr	r3, [r2, #44]
 189              	.LVL9:
 282:Core/Src/system_stm32f0xx.c ****       {
 190              		.loc 1 282 7 is_stmt 1 view .LVU55
 279:Core/Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 191              		.loc 1 279 27 is_stmt 0 view .LVU56
 192 002c 800C     		lsrs	r0, r0, #18
 193              	.LVL10:
 279:Core/Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 194              		.loc 1 279 27 view .LVU57
 195 002e 0840     		ands	r0, r1
 280:Core/Src/system_stm32f0xx.c **** 
 196              		.loc 1 280 34 view .LVU58
 197 0030 1940     		ands	r1, r3
 279:Core/Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 198              		.loc 1 279 15 view .LVU59
 199 0032 841C     		adds	r4, r0, #2
 200              	.LVL11:
 280:Core/Src/system_stm32f0xx.c **** 
 201              		.loc 1 280 20 view .LVU60
 202 0034 0131     		adds	r1, r1, #1
 203              	.LVL12:
 280:Core/Src/system_stm32f0xx.c **** 
 204              		.loc 1 280 20 view .LVU61
 205 0036 0348     		ldr	r0, .L9+4
 206 0038 FFF7FEFF 		bl	__aeabi_uidiv
 207              	.LVL13:
 280:Core/Src/system_stm32f0xx.c **** 
 208              		.loc 1 280 20 view .LVU62
 209 003c 6043     		muls	r0, r4
 300:Core/Src/system_stm32f0xx.c **** #else
 210              		.loc 1 300 9 is_stmt 1 view .LVU63
 211 003e E7E7     		b	.L6
 212              	.L10:
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 11


 213              		.align	2
 214              	.L9:
 215 0040 00100240 		.word	1073876992
 216 0044 00127A00 		.word	8000000
 217 0048 00000000 		.word	.LANCHOR1
 218 004c 00000000 		.word	.LANCHOR0
 219              		.cfi_endproc
 220              	.LFE38:
 222              		.global	APBPrescTable
 223              		.global	AHBPrescTable
 224              		.global	SystemCoreClock
 225              		.section	.data.SystemCoreClock,"aw"
 226              		.align	2
 227              		.set	.LANCHOR0,. + 0
 230              	SystemCoreClock:
 231 0000 00127A00 		.word	8000000
 232              		.section	.rodata.AHBPrescTable,"a"
 233              		.align	2
 234              		.set	.LANCHOR1,. + 0
 237              	AHBPrescTable:
 238 0000 00       		.byte	0
 239 0001 00       		.byte	0
 240 0002 00       		.byte	0
 241 0003 00       		.byte	0
 242 0004 00       		.byte	0
 243 0005 00       		.byte	0
 244 0006 00       		.byte	0
 245 0007 00       		.byte	0
 246 0008 01       		.byte	1
 247 0009 02       		.byte	2
 248 000a 03       		.byte	3
 249 000b 04       		.byte	4
 250 000c 06       		.byte	6
 251 000d 07       		.byte	7
 252 000e 08       		.byte	8
 253 000f 09       		.byte	9
 254              		.section	.rodata.APBPrescTable,"a"
 255              		.align	2
 258              	APBPrescTable:
 259 0000 00       		.byte	0
 260 0001 00       		.byte	0
 261 0002 00       		.byte	0
 262 0003 00       		.byte	0
 263 0004 01       		.byte	1
 264 0005 02       		.byte	2
 265 0006 03       		.byte	3
 266 0007 04       		.byte	4
 267              		.text
 268              	.Letext0:
 269              		.file 2 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/machine/_default_type
 270              		.file 3 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/_stdint.h"
 271              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 272              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h"
 273              		.file 6 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/lock.h"
 274              		.file 7 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/_types.h"
 275              		.file 8 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/include/stddef.
 276              		.file 9 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/reent.h"
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 12


ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f0xx.c
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:16     .text.SystemInit:0000000000000000 $t
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:25     .text.SystemInit:0000000000000000 SystemInit
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:97     .text.SystemInit:0000000000000048 $d
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:109    .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:117    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:215    .text.SystemCoreClockUpdate:0000000000000040 $d
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:258    .rodata.APBPrescTable:0000000000000000 APBPrescTable
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:237    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:230    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:226    .data.SystemCoreClock:0000000000000000 $d
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:233    .rodata.AHBPrescTable:0000000000000000 $d
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccYapkxs.s:255    .rodata.APBPrescTable:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
__aeabi_idiv
