<stg><name>dut</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32">
<![CDATA[
meminst608.preheader:0  %reading_0 = alloca i1

]]></Node>
<StgValue><ssdm name="reading_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
meminst608.preheader:1  %p_Val2_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="128" op_0_bw="32">
<![CDATA[
meminst608.preheader:2  %p_Val2_1 = alloca i128

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst608.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst608.preheader:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
meminst608.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
meminst608.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst608.preheader:7  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
meminst608.preheader:8  store i128 0, i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst608.preheader:9  store i32 0, i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst608.preheader:10  store i1 true, i1* %reading_0

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
meminst608.preheader:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge:0  %i_0 = phi i3 [ 0, %meminst608.preheader ], [ %i, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge:1  %phi_mul = phi i8 [ 0, %meminst608.preheader ], [ %add_ln96, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:2  %icmp_ln95 = icmp eq i3 %i_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:4  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %icmp_ln95, label %4, label %0

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %reading_0_load = load i1* %reading_0

]]></Node>
<StgValue><ssdm name="reading_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln96 = add i8 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %reading_0_load, label %1, label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln99 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="xor_ln99"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln102 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4  store i32 %tmp_V_2, i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
:5  store i1 %xor_ln99, i1* %reading_0

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:6  %p_Val2_1_load_1 = load i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln102, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="8">
<![CDATA[
:0  %trunc_ln106 = trunc i8 %phi_mul to i7

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
:1  %zext_ln106 = zext i8 %phi_mul to i32

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln106 = add i7 28, %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
:3  %zext_ln106_1 = zext i7 %add_ln106 to i32

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln414 = icmp ugt i32 %zext_ln106, %zext_ln106_1

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="7">
<![CDATA[
:7  %zext_ln414 = zext i7 %add_ln106 to i8

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %sub_ln414 = sub i8 127, %phi_mul

]]></Node>
<StgValue><ssdm name="sub_ln414"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:9  %select_ln414 = select i1 %icmp_ln414, i8 %phi_mul, i8 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %sub_ln414_1 = sub i8 127, %select_ln414

]]></Node>
<StgValue><ssdm name="sub_ln414_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32">
<![CDATA[
:0  %trunc_ln647 = trunc i32 %tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_s = call i128 @llvm.part.set.i128.i12(i128 %p_Val2_1_load_1, i12 %trunc_ln647, i32 116, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="128">
<![CDATA[
:2  store i128 %p_Result_s, i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_load = load i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:2  %p_Val2_1_load = load i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %7, label %5

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="8">
<![CDATA[
:0  %output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)

]]></Node>
<StgValue><ssdm name="output_message_V"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="8">
<![CDATA[
:3  %output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)

]]></Node>
<StgValue><ssdm name="output_message_V_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="29" op_0_bw="32">
<![CDATA[
:4  %trunc_ln647_1 = trunc i32 %tmp_V_2 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="29">
<![CDATA[
:5  %tmp_V_3 = zext i29 %trunc_ln647_1 to i128

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:10  %select_ln414_1 = select i1 %icmp_ln414, i8 %zext_ln414, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="select_ln414_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:11  %select_ln414_2 = select i1 %icmp_ln414, i8 %sub_ln414, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="select_ln414_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="8">
<![CDATA[
:13  %zext_ln414_1 = zext i8 %select_ln414_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="8">
<![CDATA[
:14  %zext_ln414_2 = zext i8 %select_ln414_1 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="128" op_0_bw="8">
<![CDATA[
:15  %zext_ln414_3 = zext i8 %sub_ln414_1 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:16  %shl_ln414 = shl i128 %tmp_V_3, %zext_ln414_1

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_3 = call i128 @llvm.part.select.i128(i128 %shl_ln414, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:18  %select_ln414_3 = select i1 %icmp_ln414, i128 %tmp_3, i128 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:19  %shl_ln414_1 = shl i128 -1, %zext_ln414_2

]]></Node>
<StgValue><ssdm name="shl_ln414_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:20  %lshr_ln414 = lshr i128 -1, %zext_ln414_3

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:21  %and_ln414 = and i128 %shl_ln414_1, %lshr_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:22  %xor_ln414 = xor i128 %and_ln414, -1

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:23  %and_ln414_1 = and i128 %p_Val2_1_load_1, %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:24  %and_ln414_2 = and i128 %select_ln414_3, %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:25  %p_Result_3 = or i128 %and_ln414_1, %and_ln414_2

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="128">
<![CDATA[
:26  store i128 %p_Result_3, i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="8">
<![CDATA[
:0  %output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)

]]></Node>
<StgValue><ssdm name="output_message_V"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i3 [ 0, %5 ], [ %i_3, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %phi_mul3 = phi i8 [ 0, %5 ], [ %add_ln135, %_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln126 = icmp eq i3 %i1_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_3 = add i3 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln126, label %.loopexit.loopexit11, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:0  %icmp_ln129 = icmp eq i3 %i1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %p_Result_9 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V, i32 116, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="12">
<![CDATA[
_ifconv:2  %zext_ln215_1 = zext i12 %p_Result_9 to i29

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="29">
<![CDATA[
_ifconv:3  %p_Result_4 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 3, i29 %zext_ln215_1)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %add_ln135 = add i8 %phi_mul3, 29

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="8">
<![CDATA[
_ifconv:5  %zext_ln647_1 = zext i8 %phi_mul3 to i128

]]></Node>
<StgValue><ssdm name="zext_ln647_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:6  %lshr_ln647_1 = lshr i128 %output_message_V, %zext_ln647_1

]]></Node>
<StgValue><ssdm name="lshr_ln647_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="128">
<![CDATA[
_ifconv:7  %trunc_ln215_1 = trunc i128 %lshr_ln647_1 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="29">
<![CDATA[
_ifconv:8  %p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 2, i29 %trunc_ln215_1)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %output_word_V = select i1 %icmp_ln129, i32 %p_Result_4, i32 %p_Result_6

]]></Node>
<StgValue><ssdm name="output_word_V"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit11:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i2_0 = phi i3 [ 0, %7 ], [ %i_2, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %phi_mul5 = phi i8 [ 0, %7 ], [ %add_ln164, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln155 = icmp eq i3 %i2_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_2 = add i3 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln155, label %.loopexit.loopexit, label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:0  %icmp_ln158 = icmp eq i3 %i2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1  %p_Result_5 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V_2, i32 116, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="29" op_0_bw="12">
<![CDATA[
_ifconv1:2  %zext_ln215 = zext i12 %p_Result_5 to i29

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="29">
<![CDATA[
_ifconv1:3  %p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 1, i29 %zext_ln215)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:4  %add_ln164 = add i8 %phi_mul5, 29

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="8">
<![CDATA[
_ifconv1:5  %zext_ln647 = zext i8 %phi_mul5 to i128

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv1:6  %lshr_ln647 = lshr i128 %output_message_V_2, %zext_ln647

]]></Node>
<StgValue><ssdm name="lshr_ln647"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="29" op_0_bw="128">
<![CDATA[
_ifconv1:7  %trunc_ln215 = trunc i128 %lshr_ln647 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="29">
<![CDATA[
_ifconv1:8  %p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 0, i29 %trunc_ln215)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:9  %output_word_V_6 = select i1 %icmp_ln158, i32 %p_Result_7, i32 %p_Result_8

]]></Node>
<StgValue><ssdm name="output_word_V_6"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln171"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V)

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:11  br label %6

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1">
<![CDATA[
:0  %lfsr_decrypt_load = load i1* @lfsr_decrypt, align 1

]]></Node>
<StgValue><ssdm name="lfsr_decrypt_load"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln142 = xor i1 %lfsr_decrypt_load, true

]]></Node>
<StgValue><ssdm name="xor_ln142"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %xor_ln142, i1* @lfsr_decrypt, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="8">
<![CDATA[
:3  %output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)

]]></Node>
<StgValue><ssdm name="output_message_V_2"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V_6)

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:11  br label %8

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
