# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../shiyan12.srcs/sources_1/new/Add.v" \
"../../../../shiyan12.srcs/sim_1/new/sim_Add.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
