module top_module(
    input clk,
    input [7:0] in,
    input reset,    // Synchronous reset
    output [23:0] out_bytes,
    output done);
    
     localparam [1:0]
    B1 = 1,
    B2 = 2,
    B3 = 3,
    DN = 0;
    
    reg [1:0] state;     		// without me specifying the size of these registors, 
    reg [1:0] next_state;		// case B2 and B3 are never achived (probably because
    							// it is initialised as 1-bit
    
    reg [23:0] data;
    
    // State transition logic (combinational)
    always @(*)
        case(state)
            B1: begin
                if (in[3]) begin 
                    next_state = B2;
                end
                else next_state = B1;
            end
			B2: begin
                next_state = B3;
            end
            B3:begin
                next_state = DN;
            end
            DN: begin
                if (in[3]) begin
                    next_state = B2;
                end
                else next_state = B1;
            end
        endcase
                
    // State flip-flops (sequential)
    always @(posedge clk) begin
        if (reset) begin
            state <= B1; 
            data <= 24'b0;
        end
        else begin
            state <= next_state;
            data <= {data[15:0], in};
            // cool trick to write the data, saw it
            // in the solution on Chineese github
        end
        
    end
 
    // Output logic
	assign done = (state == DN) ? 1 : 0;
	assign out_bytes = (done) ? data : 23'b0;
    


endmodule
