{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "niosHello.qsys niosHello.BAK.qsys " "Backing up file \"niosHello.qsys\" to \"niosHello.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1538151122027 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "niosHello/synthesis/niosHello.vhd niosHello.BAK.vhd " "Backing up file \"niosHello/synthesis/niosHello.vhd\" to \"niosHello.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1538151122046 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys niosHello.qsys " "Started upgrading IP component Qsys with file \"niosHello.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1538151122046 ""}
{ "Info" "" "" "2018.09.28.13:12:07 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.09.28.13:12:07 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1538151127853 ""}
{ "Info" "" "" "2018.09.28.13:12:07 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.09.28.13:12:07 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1538151127862 ""}
{ "Info" "niosHello_generation.rpt" "" "2018.09.28.13:12:13 Info: Saving generation log to E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Saving generation log to E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello" 0 0 "Shell" 0 -1 1538151133348 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1538151133349 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: qsys-generate E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.09.28.13:12:13 Info: qsys-generate E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1538151133353 ""}
{ "Info" "niosHello.qsys" "" "2018.09.28.13:12:13 Info: Loading IPBlinkLed_copy" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Loading IPBlinkLed_copy" 0 0 "Shell" 0 -1 1538151133380 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Reading input file" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Reading input file" 0 0 "Shell" 0 -1 1538151133458 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1538151133460 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1538151133460 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1538151133461 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1538151133461 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Adding keypad_0 \[keypad 0.1\]" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Adding keypad_0 \[keypad 0.1\]" 0 0 "Shell" 0 -1 1538151133462 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Parameterizing module keypad_0" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Parameterizing module keypad_0" 0 0 "Shell" 0 -1 1538151133462 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Adding keypad_1 \[keypad 0.1\]" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Adding keypad_1 \[keypad 0.1\]" 0 0 "Shell" 0 -1 1538151133463 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Parameterizing module keypad_1" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Parameterizing module keypad_1" 0 0 "Shell" 0 -1 1538151133463 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module nios2_gen2_0\n2018.09.28.13:12:13 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module onchip_memory2_0\n2018.09.28.13:12:13 Info: Adding peripheral_LED_0 \[peripheral_LED 0.1\]\n2018.09.28.13:12:13 Info: Parameterizing module peripheral_LED_0\n2018.09.28.13:12:13 Info: Adding pio_1 \[altera_avalon_pio 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module pio_1\n2018.09.28.13:12:13 Info: Adding program_memory \[altera_avalon_onchip_memory2 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module program_memory\n2018.09.28.13:12:13 Info: Adding timer_0 \[altera_avalon_timer 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module timer_0\n2018.09.28.13:12:13 Info: Building connections\n2018.09.28.13:12:13 Info: Parameterizing connections\n2018.09.28.13:12:13 Info: Validating" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module nios2_gen2_0\n2018.09.28.13:12:13 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module onchip_memory2_0\n2018.09.28.13:12:13 Info: Adding peripheral_LED_0 \[peripheral_LED 0.1\]\n2018.09.28.13:12:13 Info: Parameterizing module peripheral_LED_0\n2018.09.28.13:12:13 Info: Adding pio_1 \[altera_avalon_pio 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module pio_1\n2018.09.28.13:12:13 Info: Adding program_memory \[altera_avalon_onchip_memory2 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module program_memory\n2018.09.28.13:12:13 Info: Adding timer_0 \[altera_avalon_timer 18.1\]\n2018.09.28.13:12:13 Info: Parameterizing module timer_0\n2018.09.28.13:12:13 Info: Building connections\n2018.09.28.13:12:13 Info: Parameterizing connections\n2018.09.28.13:12:13 Info: Validating" 0 0 "Shell" 0 -1 1538151133484 ""}
{ "Info" "" "" "2018.09.28.13:12:13 Info: Done reading input file" {  } {  } 0 0 "2018.09.28.13:12:13 Info: Done reading input file" 0 0 "Shell" 0 -1 1538151133684 ""}
{ "Info" "" "" "2018.09.28.13:12:14 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.09.28.13:12:14 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1538151134037 ""}
{ "Info" "" "" "2018.09.28.13:12:14 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.28.13:12:14 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1538151134038 ""}
{ "Info" "" "" "2018.09.28.13:12:14 Info: niosHello: Generating niosHello \"niosHello\" for SIM_VHDL" {  } {  } 0 0 "2018.09.28.13:12:14 Info: niosHello: Generating niosHello \"niosHello\" for SIM_VHDL" 0 0 "Shell" 0 -1 1538151134253 ""}
{ "Info" "" "" "2018.09.28.13:12:17 Info: jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'" {  } {  } 0 0 "2018.09.28.13:12:17 Info: jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'" 0 0 "Shell" 0 -1 1538151137169 ""}
{ "Info" "  ]" "" "2018.09.28.13:12:17 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen//niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2018.09.28.13:12:17 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen//niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1538151137169 ""}
{ "Info" "" "" "2018.09.28.13:12:17 Info: jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'" {  } {  } 0 0 "2018.09.28.13:12:17 Info: jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'" 0 0 "Shell" 0 -1 1538151137900 ""}
{ "Info" "" "" "2018.09.28.13:12:17 Info: jtag_uart_0: \"niosHello\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2018.09.28.13:12:17 Info: jtag_uart_0: \"niosHello\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1538151137905 ""}
{ "Info" "" "" "2018.09.28.13:12:17 Info: keypad_0: \"niosHello\" instantiated keypad \"keypad_0\"" {  } {  } 0 0 "2018.09.28.13:12:17 Info: keypad_0: \"niosHello\" instantiated keypad \"keypad_0\"" 0 0 "Shell" 0 -1 1538151137910 ""}
{ "Info" "" "" "2018.09.28.13:12:18 Info: nios2_gen2_0: \"niosHello\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2018.09.28.13:12:18 Info: nios2_gen2_0: \"niosHello\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1538151138097 ""}
{ "Info" "" "" "2018.09.28.13:12:18 Info: onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'" {  } {  } 0 0 "2018.09.28.13:12:18 Info: onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'" 0 0 "Shell" 0 -1 1538151138109 ""}
{ "Info" "  ]" "" "2018.09.28.13:12:18 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen//niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2018.09.28.13:12:18 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen//niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1538151138110 ""}
{ "Info" "" "" "2018.09.28.13:12:18 Info: onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'" {  } {  } 0 0 "2018.09.28.13:12:18 Info: onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'" 0 0 "Shell" 0 -1 1538151138740 ""}
{ "Info" "" "" "2018.09.28.13:12:18 Info: onchip_memory2_0: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2018.09.28.13:12:18 Info: onchip_memory2_0: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1538151138747 ""}
{ "Info" "" "" "2018.09.28.13:12:18 Info: pio_1: Starting RTL generation for module 'niosHello_pio_1'" {  } {  } 0 0 "2018.09.28.13:12:18 Info: pio_1: Starting RTL generation for module 'niosHello_pio_1'" 0 0 "Shell" 0 -1 1538151138759 ""}
{ "Info" "  ]" "" "2018.09.28.13:12:18 Info: pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen//niosHello_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen" {  } {  } 0 0 "2018.09.28.13:12:18 Info: pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen//niosHello_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen" 0 0 "Shell" 0 -1 1538151138759 ""}
{ "Info" "" "" "2018.09.28.13:12:18 Info: pio_1: Done RTL generation for module 'niosHello_pio_1'" {  } {  } 0 0 "2018.09.28.13:12:18 Info: pio_1: Done RTL generation for module 'niosHello_pio_1'" 0 0 "Shell" 0 -1 1538151138988 ""}
{ "Info" "" "" "2018.09.28.13:12:18 Info: pio_1: \"niosHello\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 0 "2018.09.28.13:12:18 Info: pio_1: \"niosHello\" instantiated altera_avalon_pio \"pio_1\"" 0 0 "Shell" 0 -1 1538151138990 ""}
{ "Info" "" "" "2018.09.28.13:12:18 Info: program_memory: Starting RTL generation for module 'niosHello_program_memory'" {  } {  } 0 0 "2018.09.28.13:12:18 Info: program_memory: Starting RTL generation for module 'niosHello_program_memory'" 0 0 "Shell" 0 -1 1538151138997 ""}
{ "Info" "  ]" "" "2018.09.28.13:12:18 Info: program_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_program_memory --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen//niosHello_program_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen" {  } {  } 0 0 "2018.09.28.13:12:18 Info: program_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_program_memory --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen//niosHello_program_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen" 0 0 "Shell" 0 -1 1538151138997 ""}
{ "Info" "" "" "2018.09.28.13:12:19 Info: program_memory: Done RTL generation for module 'niosHello_program_memory'" {  } {  } 0 0 "2018.09.28.13:12:19 Info: program_memory: Done RTL generation for module 'niosHello_program_memory'" 0 0 "Shell" 0 -1 1538151139581 ""}
{ "Info" "" "" "2018.09.28.13:12:19 Info: program_memory: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"program_memory\"" {  } {  } 0 0 "2018.09.28.13:12:19 Info: program_memory: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"program_memory\"" 0 0 "Shell" 0 -1 1538151139589 ""}
{ "Info" "" "" "2018.09.28.13:12:19 Info: timer_0: Starting RTL generation for module 'niosHello_timer_0'" {  } {  } 0 0 "2018.09.28.13:12:19 Info: timer_0: Starting RTL generation for module 'niosHello_timer_0'" 0 0 "Shell" 0 -1 1538151139599 ""}
{ "Info" "  ]" "" "2018.09.28.13:12:19 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosHello_timer_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen//niosHello_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen" {  } {  } 0 0 "2018.09.28.13:12:19 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosHello_timer_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen//niosHello_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen" 0 0 "Shell" 0 -1 1538151139600 ""}
{ "Info" "" "" "2018.09.28.13:12:19 Info: timer_0: Done RTL generation for module 'niosHello_timer_0'" {  } {  } 0 0 "2018.09.28.13:12:19 Info: timer_0: Done RTL generation for module 'niosHello_timer_0'" 0 0 "Shell" 0 -1 1538151139844 ""}
{ "Info" "" "" "2018.09.28.13:12:19 Info: timer_0: \"niosHello\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2018.09.28.13:12:19 Info: timer_0: \"niosHello\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1538151139846 ""}
{ "Info" "" "" "2018.09.28.13:12:21 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:21 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151141295 ""}
{ "Info" "" "" "2018.09.28.13:12:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151141407 ""}
{ "Info" "" "" "2018.09.28.13:12:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151141517 ""}
{ "Info" "" "" "2018.09.28.13:12:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151141643 ""}
{ "Info" "" "" "2018.09.28.13:12:21 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:21 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151141746 ""}
{ "Info" "" "" "2018.09.28.13:12:21 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:21 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151141852 ""}
{ "Info" "" "" "2018.09.28.13:12:21 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:21 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151141958 ""}
{ "Info" "" "" "2018.09.28.13:12:22 Info: mm_interconnect_0: \"niosHello\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.09.28.13:12:22 Info: mm_interconnect_0: \"niosHello\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1538151142827 ""}
{ "Info" "" "" "2018.09.28.13:12:22 Info: irq_mapper: \"niosHello\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.09.28.13:12:22 Info: irq_mapper: \"niosHello\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1538151142859 ""}
{ "Info" "" "" "2018.09.28.13:12:22 Info: rst_controller: \"niosHello\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.09.28.13:12:22 Info: rst_controller: \"niosHello\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1538151142881 ""}
{ "Info" "" "" "2018.09.28.13:12:22 Info: cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.09.28.13:12:22 Info: cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1538151142903 ""}
{ "Info" "  ]" "" "2018.09.28.13:12:22 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen//niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen" {  } {  } 0 0 "2018.09.28.13:12:22 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen//niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen" 0 0 "Shell" 0 -1 1538151142903 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:23 (*) Starting Nios II generation" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:23 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1538151145587 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:23 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:23 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1538151145587 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1538151145587 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1538151145588 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1538151145588 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Plaintext license not found." {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1538151145588 ""}
{ "Info" "e." "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1538151145588 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1538151145588 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1538151145588 ""}
{ "Info" "niosHello_nios2_gen2_0_cpu_nios2_waves.do'" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Creating 'C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen/" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Creating 'C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen/" 0 0 "Shell" 0 -1 1538151145589 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1538151145589 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1538151145589 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*) Done Nios II generation" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1538151145589 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1538151145589 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1538151145600 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1538151145632 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1538151145649 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1538151145659 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1538151145675 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1538151145691 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1538151145715 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1538151145731 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1538151145744 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1538151145755 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1538151145764 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1538151145771 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1538151145797 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1538151145815 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules" {  } {  } 0 0 "2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules" 0 0 "Shell" 0 -1 1538151145821 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1538151145825 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1538151145840 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules" {  } {  } 0 0 "2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules" 0 0 "Shell" 0 -1 1538151145846 ""}
{ "Info" "" "" "2018.09.28.13:12:25 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.09.28.13:12:25 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1538151145855 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules" {  } {  } 0 0 "2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules" 0 0 "Shell" 0 -1 1538151145861 ""}
{ "Info" "" "" "2018.09.28.13:12:26 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.09.28.13:12:26 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1538151146025 ""}
{ "Info" "" "" "2018.09.28.13:12:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.28.13:12:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1538151146037 ""}
{ "Info" "" "" "2018.09.28.13:12:26 Info: niosHello: Done \"niosHello\" with 30 modules, 53 files" {  } {  } 0 0 "2018.09.28.13:12:26 Info: niosHello: Done \"niosHello\" with 30 modules, 53 files" 0 0 "Shell" 0 -1 1538151146041 ""}
{ "Info" "" "" "2018.09.28.13:12:26 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.28.13:12:26 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1538151146073 ""}
{ "Info" "" "" "2018.09.28.13:12:26 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.09.28.13:12:26 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1538151146074 ""}
{ "Info" "" "" "2018.09.28.13:12:26 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.09.28.13:12:26 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1538151146074 ""}
{ "Info" " --use-relative-paths=true" "" "2018.09.28.13:12:26 Info: sim-script-gen --spd=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello\\niosHello.spd --output-directory=E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" {  } {  } 0 0 "2018.09.28.13:12:26 Info: sim-script-gen --spd=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello\\niosHello.spd --output-directory=E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" 0 0 "Shell" 0 -1 1538151146074 ""}
{ "Info" " --use-relative-paths=true" "" "2018.09.28.13:12:26 Info: Doing: ip-make-simscript --spd=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello\\niosHello.spd --output-directory=E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" {  } {  } 0 0 "2018.09.28.13:12:26 Info: Doing: ip-make-simscript --spd=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello\\niosHello.spd --output-directory=E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" 0 0 "Shell" 0 -1 1538151146076 ""}
{ "Info" " directory:" "" "2018.09.28.13:12:26 Info: Generating the following file(s) for MODELSIM simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" {  } {  } 0 0 "2018.09.28.13:12:26 Info: Generating the following file(s) for MODELSIM simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" 0 0 "Shell" 0 -1 1538151146891 ""}
{ "Info" "msim_setup.tcl" "" "2018.09.28.13:12:26 Info:     mentor" {  } {  } 0 0 "2018.09.28.13:12:26 Info:     mentor" 0 0 "Shell" 0 -1 1538151146902 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2018.09.28.13:12:26 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2018.09.28.13:12:26 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1538151146905 ""}
{ "Info" " directory:" "" "2018.09.28.13:12:26 Info: Generating the following file(s) for VCSMX simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" {  } {  } 0 0 "2018.09.28.13:12:26 Info: Generating the following file(s) for VCSMX simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" 0 0 "Shell" 0 -1 1538151146917 ""}
{ "Info" "synopsys_sim.setup" "" "2018.09.28.13:12:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.09.28.13:12:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1538151146922 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.09.28.13:12:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.09.28.13:12:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1538151146929 ""}
{ "Info" " directory:" "" "2018.09.28.13:12:26 Info: Generating the following file(s) for NCSIM simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" {  } {  } 0 0 "2018.09.28.13:12:26 Info: Generating the following file(s) for NCSIM simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" 0 0 "Shell" 0 -1 1538151146938 ""}
{ "Info" "cds.lib" "" "2018.09.28.13:12:26 Info:     cadence" {  } {  } 0 0 "2018.09.28.13:12:26 Info:     cadence" 0 0 "Shell" 0 -1 1538151146940 ""}
{ "Info" "hdl.var" "" "2018.09.28.13:12:26 Info:     cadence" {  } {  } 0 0 "2018.09.28.13:12:26 Info:     cadence" 0 0 "Shell" 0 -1 1538151146988 ""}
{ "Info" "ncsim_setup.sh" "" "2018.09.28.13:12:26 Info:     cadence" {  } {  } 0 0 "2018.09.28.13:12:26 Info:     cadence" 0 0 "Shell" 0 -1 1538151146995 ""}
{ "Info" " directory" "" "2018.09.28.13:12:26 Info:     29 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.09.28.13:12:26 Info:     29 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1538151146995 ""}
{ "Info" " directory:" "" "2018.09.28.13:12:26 Info: Generating the following file(s) for RIVIERA simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" {  } {  } 0 0 "2018.09.28.13:12:26 Info: Generating the following file(s) for RIVIERA simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" 0 0 "Shell" 0 -1 1538151146997 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.09.28.13:12:27 Info:     aldec" {  } {  } 0 0 "2018.09.28.13:12:27 Info:     aldec" 0 0 "Shell" 0 -1 1538151147008 ""}
{ "Info" "." "" "2018.09.28.13:12:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" {  } {  } 0 0 "2018.09.28.13:12:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation" 0 0 "Shell" 0 -1 1538151147008 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.09.28.13:12:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1538151147008 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.09.28.13:12:27 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1538151147008 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1538151147008 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: qsys-generate E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello.qsys --block-symbol-file --output-directory=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.09.28.13:12:27 Info: qsys-generate E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello.qsys --block-symbol-file --output-directory=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1538151147008 ""}
{ "Info" "niosHello.qsys" "" "2018.09.28.13:12:27 Info: Loading IPBlinkLed_copy" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Loading IPBlinkLed_copy" 0 0 "Shell" 0 -1 1538151147010 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Reading input file" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Reading input file" 0 0 "Shell" 0 -1 1538151147086 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1538151147087 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1538151147087 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1538151147087 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1538151147088 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding keypad_0 \[keypad 0.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding keypad_0 \[keypad 0.1\]" 0 0 "Shell" 0 -1 1538151147088 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module keypad_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module keypad_0" 0 0 "Shell" 0 -1 1538151147088 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding keypad_1 \[keypad 0.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding keypad_1 \[keypad 0.1\]" 0 0 "Shell" 0 -1 1538151147088 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module keypad_1" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module keypad_1" 0 0 "Shell" 0 -1 1538151147088 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1538151147089 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1538151147089 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1538151147090 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1538151147090 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" 0 0 "Shell" 0 -1 1538151147090 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module peripheral_LED_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module peripheral_LED_0" 0 0 "Shell" 0 -1 1538151147091 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding pio_1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538151147091 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module pio_1" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module pio_1" 0 0 "Shell" 0 -1 1538151147091 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding program_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding program_memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1538151147091 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module program_memory" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module program_memory" 0 0 "Shell" 0 -1 1538151147092 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1538151147092 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module timer_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1538151147092 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Building connections" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Building connections" 0 0 "Shell" 0 -1 1538151147092 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing connections" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1538151147093 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Validating" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Validating" 0 0 "Shell" 0 -1 1538151147094 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Done reading input file" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Done reading input file" 0 0 "Shell" 0 -1 1538151147250 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.09.28.13:12:27 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1538151147528 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.28.13:12:27 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1538151147528 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.28.13:12:27 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1538151147896 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1538151147896 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info:" {  } {  } 0 0 "2018.09.28.13:12:27 Info:" 0 0 "Shell" 0 -1 1538151147896 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1538151147896 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: qsys-generate E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello.qsys --synthesis=VHDL --output-directory=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.09.28.13:12:27 Info: qsys-generate E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello.qsys --synthesis=VHDL --output-directory=E:\\Users\\sabrina\\Documents\\GitHub\\IPBlinkLed_copy\\niosHello\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1538151147896 ""}
{ "Info" "niosHello.qsys" "" "2018.09.28.13:12:27 Info: Loading IPBlinkLed_copy" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Loading IPBlinkLed_copy" 0 0 "Shell" 0 -1 1538151147899 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Reading input file" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Reading input file" 0 0 "Shell" 0 -1 1538151147970 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1538151147971 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1538151147971 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1538151147972 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1538151147972 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding keypad_0 \[keypad 0.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding keypad_0 \[keypad 0.1\]" 0 0 "Shell" 0 -1 1538151147972 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module keypad_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module keypad_0" 0 0 "Shell" 0 -1 1538151147972 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding keypad_1 \[keypad 0.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding keypad_1 \[keypad 0.1\]" 0 0 "Shell" 0 -1 1538151147972 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module keypad_1" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module keypad_1" 0 0 "Shell" 0 -1 1538151147972 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1538151147972 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1538151147973 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1538151147974 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1538151147974 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" 0 0 "Shell" 0 -1 1538151147975 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module peripheral_LED_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module peripheral_LED_0" 0 0 "Shell" 0 -1 1538151147975 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding pio_1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538151147975 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module pio_1" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module pio_1" 0 0 "Shell" 0 -1 1538151147975 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding program_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding program_memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1538151147975 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module program_memory" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module program_memory" 0 0 "Shell" 0 -1 1538151147976 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1538151147976 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing module timer_0" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1538151147976 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Building connections" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Building connections" 0 0 "Shell" 0 -1 1538151147976 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Parameterizing connections" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1538151147978 ""}
{ "Info" "" "" "2018.09.28.13:12:27 Info: Validating" {  } {  } 0 0 "2018.09.28.13:12:27 Info: Validating" 0 0 "Shell" 0 -1 1538151147979 ""}
{ "Info" "" "" "2018.09.28.13:12:28 Info: Done reading input file" {  } {  } 0 0 "2018.09.28.13:12:28 Info: Done reading input file" 0 0 "Shell" 0 -1 1538151148133 ""}
{ "Info" "" "" "2018.09.28.13:12:28 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.09.28.13:12:28 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1538151148409 ""}
{ "Info" "" "" "2018.09.28.13:12:28 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.28.13:12:28 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1538151148409 ""}
{ "Info" "" "" "2018.09.28.13:12:28 Info: niosHello: Generating niosHello \"niosHello\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.09.28.13:12:28 Info: niosHello: Generating niosHello \"niosHello\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1538151148647 ""}
{ "Info" "" "" "2018.09.28.13:12:30 Info: jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'" {  } {  } 0 0 "2018.09.28.13:12:30 Info: jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'" 0 0 "Shell" 0 -1 1538151150448 ""}
{ "Info" "niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.28.13:12:30 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0029_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0029_jtag_uart_0_gen/" {  } {  } 0 0 "2018.09.28.13:12:30 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0029_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0029_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1538151150448 ""}
{ "Info" "" "" "2018.09.28.13:12:30 Info: jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'" {  } {  } 0 0 "2018.09.28.13:12:30 Info: jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'" 0 0 "Shell" 0 -1 1538151150672 ""}
{ "Info" "" "" "2018.09.28.13:12:30 Info: jtag_uart_0: \"niosHello\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2018.09.28.13:12:30 Info: jtag_uart_0: \"niosHello\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1538151150675 ""}
{ "Info" "" "" "2018.09.28.13:12:30 Info: keypad_0: \"niosHello\" instantiated keypad \"keypad_0\"" {  } {  } 0 0 "2018.09.28.13:12:30 Info: keypad_0: \"niosHello\" instantiated keypad \"keypad_0\"" 0 0 "Shell" 0 -1 1538151150681 ""}
{ "Info" "" "" "2018.09.28.13:12:30 Info: nios2_gen2_0: \"niosHello\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2018.09.28.13:12:30 Info: nios2_gen2_0: \"niosHello\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1538151150841 ""}
{ "Info" "" "" "2018.09.28.13:12:30 Info: onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'" {  } {  } 0 0 "2018.09.28.13:12:30 Info: onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'" 0 0 "Shell" 0 -1 1538151150849 ""}
{ "Info" "niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.28.13:12:30 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0031_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0031_onchip_memory2_0_gen/" {  } {  } 0 0 "2018.09.28.13:12:30 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0031_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0031_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1538151150849 ""}
{ "Info" "" "" "2018.09.28.13:12:31 Info: onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'" {  } {  } 0 0 "2018.09.28.13:12:31 Info: onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'" 0 0 "Shell" 0 -1 1538151151452 ""}
{ "Info" "" "" "2018.09.28.13:12:31 Info: onchip_memory2_0: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2018.09.28.13:12:31 Info: onchip_memory2_0: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1538151151460 ""}
{ "Info" "" "" "2018.09.28.13:12:31 Info: pio_1: Starting RTL generation for module 'niosHello_pio_1'" {  } {  } 0 0 "2018.09.28.13:12:31 Info: pio_1: Starting RTL generation for module 'niosHello_pio_1'" 0 0 "Shell" 0 -1 1538151151470 ""}
{ "Info" "niosHello_pio_1_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.28.13:12:31 Info: pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0032_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0032_pio_1_gen/" {  } {  } 0 0 "2018.09.28.13:12:31 Info: pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0032_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0032_pio_1_gen/" 0 0 "Shell" 0 -1 1538151151471 ""}
{ "Info" "" "" "2018.09.28.13:12:31 Info: pio_1: Done RTL generation for module 'niosHello_pio_1'" {  } {  } 0 0 "2018.09.28.13:12:31 Info: pio_1: Done RTL generation for module 'niosHello_pio_1'" 0 0 "Shell" 0 -1 1538151151663 ""}
{ "Info" "" "" "2018.09.28.13:12:31 Info: pio_1: \"niosHello\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 0 "2018.09.28.13:12:31 Info: pio_1: \"niosHello\" instantiated altera_avalon_pio \"pio_1\"" 0 0 "Shell" 0 -1 1538151151665 ""}
{ "Info" "" "" "2018.09.28.13:12:31 Info: program_memory: Starting RTL generation for module 'niosHello_program_memory'" {  } {  } 0 0 "2018.09.28.13:12:31 Info: program_memory: Starting RTL generation for module 'niosHello_program_memory'" 0 0 "Shell" 0 -1 1538151151670 ""}
{ "Info" "niosHello_program_memory_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.28.13:12:31 Info: program_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_program_memory --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0033_program_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0033_program_memory_gen/" {  } {  } 0 0 "2018.09.28.13:12:31 Info: program_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_program_memory --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0033_program_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0033_program_memory_gen/" 0 0 "Shell" 0 -1 1538151151670 ""}
{ "Info" "" "" "2018.09.28.13:12:32 Info: program_memory: Done RTL generation for module 'niosHello_program_memory'" {  } {  } 0 0 "2018.09.28.13:12:32 Info: program_memory: Done RTL generation for module 'niosHello_program_memory'" 0 0 "Shell" 0 -1 1538151152249 ""}
{ "Info" "" "" "2018.09.28.13:12:32 Info: program_memory: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"program_memory\"" {  } {  } 0 0 "2018.09.28.13:12:32 Info: program_memory: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"program_memory\"" 0 0 "Shell" 0 -1 1538151152261 ""}
{ "Info" "" "" "2018.09.28.13:12:32 Info: timer_0: Starting RTL generation for module 'niosHello_timer_0'" {  } {  } 0 0 "2018.09.28.13:12:32 Info: timer_0: Starting RTL generation for module 'niosHello_timer_0'" 0 0 "Shell" 0 -1 1538151152269 ""}
{ "Info" "niosHello_timer_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.28.13:12:32 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosHello_timer_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0034_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0034_timer_0_gen/" {  } {  } 0 0 "2018.09.28.13:12:32 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosHello_timer_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0034_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0034_timer_0_gen/" 0 0 "Shell" 0 -1 1538151152269 ""}
{ "Info" "" "" "2018.09.28.13:12:32 Info: timer_0: Done RTL generation for module 'niosHello_timer_0'" {  } {  } 0 0 "2018.09.28.13:12:32 Info: timer_0: Done RTL generation for module 'niosHello_timer_0'" 0 0 "Shell" 0 -1 1538151152469 ""}
{ "Info" "" "" "2018.09.28.13:12:32 Info: timer_0: \"niosHello\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2018.09.28.13:12:32 Info: timer_0: \"niosHello\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1538151152471 ""}
{ "Info" "" "" "2018.09.28.13:12:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151153733 ""}
{ "Info" "" "" "2018.09.28.13:12:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151153828 ""}
{ "Info" "" "" "2018.09.28.13:12:33 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:33 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151153922 ""}
{ "Info" "" "" "2018.09.28.13:12:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151154017 ""}
{ "Info" "" "" "2018.09.28.13:12:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151154112 ""}
{ "Info" "" "" "2018.09.28.13:12:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151154209 ""}
{ "Info" "" "" "2018.09.28.13:12:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.28.13:12:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538151154303 ""}
{ "Info" "" "" "2018.09.28.13:12:35 Info: mm_interconnect_0: \"niosHello\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.09.28.13:12:35 Info: mm_interconnect_0: \"niosHello\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1538151155129 ""}
{ "Info" "" "" "2018.09.28.13:12:35 Info: irq_mapper: \"niosHello\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.09.28.13:12:35 Info: irq_mapper: \"niosHello\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1538151155148 ""}
{ "Info" "" "" "2018.09.28.13:12:35 Info: rst_controller: \"niosHello\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.09.28.13:12:35 Info: rst_controller: \"niosHello\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1538151155151 ""}
{ "Info" "" "" "2018.09.28.13:12:35 Info: cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.09.28.13:12:35 Info: cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1538151155165 ""}
{ "Info" "niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2018.09.28.13:12:35 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0037_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0037_cpu_gen/" {  } {  } 0 0 "2018.09.28.13:12:35 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0037_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0037_cpu_gen/" 0 0 "Shell" 0 -1 1538151155166 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:35 (*) Starting Nios II generation" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:35 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1538151157482 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:35 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:35 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1538151157482 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1538151157482 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1538151157482 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1538151157482 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Plaintext license not found." {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1538151157483 ""}
{ "Info" "e." "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1538151157483 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1538151157483 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1538151157483 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1538151157483 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1538151157483 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:37 (*) Done Nios II generation" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:37 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1538151157483 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1538151157483 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1538151157489 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1538151157509 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1538151157515 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1538151157521 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1538151157527 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1538151157539 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1538151157556 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1538151157568 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1538151157580 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1538151157593 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1538151157596 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1538151157600 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1538151157607 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1538151157621 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules" {  } {  } 0 0 "2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules" 0 0 "Shell" 0 -1 1538151157627 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1538151157629 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1538151157645 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules" {  } {  } 0 0 "2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules" 0 0 "Shell" 0 -1 1538151157650 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1538151157658 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules" {  } {  } 0 0 "2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules" 0 0 "Shell" 0 -1 1538151157664 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1538151157819 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.28.13:12:37 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1538151157826 ""}
{ "Info" "" "" "2018.09.28.13:12:37 Info: niosHello: Done \"niosHello\" with 30 modules, 46 files" {  } {  } 0 0 "2018.09.28.13:12:37 Info: niosHello: Done \"niosHello\" with 30 modules, 46 files" 0 0 "Shell" 0 -1 1538151157841 ""}
{ "Info" "" "" "2018.09.28.13:12:38 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.28.13:12:38 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1538151158108 ""}
{ "Info" "" "" "2018.09.28.13:12:38 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.09.28.13:12:38 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1538151158108 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys niosHello.qsys " "Completed upgrading IP component Qsys with file \"niosHello.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1538151158613 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1538151159499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538151159499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 13:12:39 2018 " "Processing ended: Fri Sep 28 13:12:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538151159499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538151159499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538151159499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1538151159499 ""}
