/*
 * Copyright (c) 2020 ASPEED
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST26XX_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST26XX_H_

#define ASPEED_RESET_GRP_0_OFFSET	(0)
#define ASPEED_RESET_GRP_1_OFFSET	(32)

#define ASPEED_RESET_FSI                (ASPEED_RESET_GRP_1_OFFSET + 27)
#define ASPEED_RESET_RESERVED58         (ASPEED_RESET_GRP_1_OFFSET + 26)
#define ASPEED_RESET_ESPI               (ASPEED_RESET_GRP_1_OFFSET + 25)
#define ASPEED_RESET_SD                 (ASPEED_RESET_GRP_1_OFFSET + 24)
#define ASPEED_RESET_ADC                (ASPEED_RESET_GRP_1_OFFSET + 23)
#define ASPEED_RESET_JTAG_M1            (ASPEED_RESET_GRP_1_OFFSET + 22)
#define ASPEED_RESET_MAC4               (ASPEED_RESET_GRP_1_OFFSET + 21)
#define ASPEED_RESET_MAC3               (ASPEED_RESET_GRP_1_OFFSET + 20)
#define ASPEED_RESET_RESERVE51          (ASPEED_RESET_GRP_1_OFFSET + 19)
#define ASPEED_RESET_RESERVE50          (ASPEED_RESET_GRP_1_OFFSET + 18)
#define ASPEED_RESET_RESERVE49          (ASPEED_RESET_GRP_1_OFFSET + 17)
#define ASPEED_RESET_RESERVE48          (ASPEED_RESET_GRP_1_OFFSET + 16)
#define ASPEED_RESET_RESERVE47          (ASPEED_RESET_GRP_1_OFFSET + 15)
#define ASPEED_RESET_RESERVE46          (ASPEED_RESET_GRP_1_OFFSET + 14)
#define ASPEED_RESET_I3C5               (ASPEED_RESET_GRP_1_OFFSET + 13)
#define ASPEED_RESET_I3C4               (ASPEED_RESET_GRP_1_OFFSET + 12)
#define ASPEED_RESET_I3C3               (ASPEED_RESET_GRP_1_OFFSET + 11)
#define ASPEED_RESET_I3C2               (ASPEED_RESET_GRP_1_OFFSET + 10)
#define ASPEED_RESET_I3C1               (ASPEED_RESET_GRP_1_OFFSET + 9)
#define ASPEED_RESET_I3C0               (ASPEED_RESET_GRP_1_OFFSET + 8)
#define ASPEED_RESET_I3C                (ASPEED_RESET_GRP_1_OFFSET + 7)
#define ASPEED_RESET_RESERVED38         (ASPEED_RESET_GRP_1_OFFSET + 6)
#define ASPEED_RESET_PWM_TACH           (ASPEED_RESET_GRP_1_OFFSET + 5)
#define ASPEED_RESET_PECI               (ASPEED_RESET_GRP_1_OFFSET + 4)
#define ASPEED_RESET_MII                (ASPEED_RESET_GRP_1_OFFSET + 3)
#define ASPEED_RESET_I2C                (ASPEED_RESET_GRP_1_OFFSET + 2)
#define ASPEED_RESET_RESERVED33         (ASPEED_RESET_GRP_1_OFFSET + 1)
#define ASPEED_RESET_LPC                (ASPEED_RESET_GRP_1_OFFSET + 0)

#define ASPEED_RESET_H2X                (ASPEED_RESET_GRP_0_OFFSET +  31)
#define ASPEED_RESET_GP_MCU             (ASPEED_RESET_GRP_0_OFFSET +  30)
#define ASPEED_RESET_DP_MCU             (ASPEED_RESET_GRP_0_OFFSET +  29)
#define ASPEED_RESET_DP                 (ASPEED_RESET_GRP_0_OFFSET +  28)
#define ASPEED_RESET_RC_XDMA            (ASPEED_RESET_GRP_0_OFFSET +  27)
#define ASPEED_RESET_GRAPHICS           (ASPEED_RESET_GRP_0_OFFSET +  26)
#define ASPEED_RESET_DEV_XDMA           (ASPEED_RESET_GRP_0_OFFSET +  25)
#define ASPEED_RESET_DEV_MCTP           (ASPEED_RESET_GRP_0_OFFSET +  24)
#define ASPEED_RESET_RC_MCTP            (ASPEED_RESET_GRP_0_OFFSET +  23)
#define ASPEED_RESET_JTAG_M0            (ASPEED_RESET_GRP_0_OFFSET +  22)
#define ASPEED_RESET_PCIE_DEV_OE        (ASPEED_RESET_GRP_0_OFFSET +  21)
#define ASPEED_RESET_PCIE_DEV_O         (ASPEED_RESET_GRP_0_OFFSET +  20)
#define ASPEED_RESET_PCIE_RC_OE         (ASPEED_RESET_GRP_0_OFFSET +  19)
#define ASPEED_RESET_PCIE_RC_O          (ASPEED_RESET_GRP_0_OFFSET +  18)
#define ASPEED_RESET_RESERVED17         (ASPEED_RESET_GRP_0_OFFSET +  17)
#define ASPEED_RESET_EMMC               (ASPEED_RESET_GRP_0_OFFSET +  16)
#define ASPEED_RESET_UHCI               (ASPEED_RESET_GRP_0_OFFSET +  15)
#define ASPEED_RESET_EHCI_P1            (ASPEED_RESET_GRP_0_OFFSET +  14)
#define ASPEED_RESET_CRT                (ASPEED_RESET_GRP_0_OFFSET +  13)
#define ASPEED_RESET_MAC2               (ASPEED_RESET_GRP_0_OFFSET +  12)
#define ASPEED_RESET_MAC1               (ASPEED_RESET_GRP_0_OFFSET +  11)
#define ASPEED_RESET_RESERVED10         (ASPEED_RESET_GRP_0_OFFSET +  10)
#define ASPEED_RESET_RVAS               (ASPEED_RESET_GRP_0_OFFSET +  9)
#define ASPEED_RESET_PCI_VGA            (ASPEED_RESET_GRP_0_OFFSET +  8)
#define ASPEED_RESET_2D                 (ASPEED_RESET_GRP_0_OFFSET +  7)
#define ASPEED_RESET_VIDEO              (ASPEED_RESET_GRP_0_OFFSET +  6)
#define ASPEED_RESET_PCI_DP             (ASPEED_RESET_GRP_0_OFFSET +  5)
#define ASPEED_RESET_HACE               (ASPEED_RESET_GRP_0_OFFSET +  4)
#define ASPEED_RESET_EHCI_P2            (ASPEED_RESET_GRP_0_OFFSET +  3)
#define ASPEED_RESET_RESERVED2          (ASPEED_RESET_GRP_0_OFFSET +  2)
#define ASPEED_RESET_AHB                (ASPEED_RESET_GRP_0_OFFSET +  1)
#define ASPEED_RESET_SDRAM              (ASPEED_RESET_GRP_0_OFFSET +  0)
#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST26XX_H_ */
