{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697818200049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697818200053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:09:59 2023 " "Processing started: Fri Oct 20 12:09:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697818200053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818200053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818200053 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1697818200384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-RTL " "Found design unit 1: top_level-RTL" {  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818208068 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818208068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818208068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro_puf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ro_puf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ro_puf-rtl " "Found design unit 1: ro_puf-rtl" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818208069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ro_puf " "Found entity 1: ro_puf" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818208069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818208069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator-rtl " "Found design unit 1: ring_oscillator-rtl" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818208071 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator " "Found entity 1: ring_oscillator" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818208071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818208071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-test_fixture " "Found design unit 1: top_level_tb-test_fixture" {  } { { "top_level_tb.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818208072 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697818208072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818208072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697818208100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resp_ary top_level.vhd(34) " "Verilog HDL or VHDL warning at top_level.vhd(34): object \"resp_ary\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697818208101 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro_puf ro_puf:ro_puf " "Elaborating entity \"ro_puf\" for hierarchy \"ro_puf:ro_puf\"" {  } { { "top_level.vhd" "ro_puf" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ro_outs ro_puf.vhd(58) " "Verilog HDL or VHDL warning at ro_puf.vhd(58): object \"ro_outs\" assigned a value but never read" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697818208103 "|top_level|ro_puf:ro_puf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:0:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:1:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:2:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:3:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:4:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:5:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:6:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:7:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:8:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:9:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:10:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:11:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:12:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:13:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:14:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\"" {  } { { "ro_puf.vhd" "\\ro:15:ro_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818208116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697818208884 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[11\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[11\]\"" {  } { { "ring_oscillator.vhd" "inv\[11\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[10\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[10\]\"" {  } { { "ring_oscillator.vhd" "inv\[10\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[9\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[9\]\"" {  } { { "ring_oscillator.vhd" "inv\[9\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[8\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[8\]\"" {  } { { "ring_oscillator.vhd" "inv\[8\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[7\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[7\]\"" {  } { { "ring_oscillator.vhd" "inv\[7\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[6\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[6\]\"" {  } { { "ring_oscillator.vhd" "inv\[6\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[5\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[5\]\"" {  } { { "ring_oscillator.vhd" "inv\[5\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[4\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[4\]\"" {  } { { "ring_oscillator.vhd" "inv\[4\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[3\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[3\]\"" {  } { { "ring_oscillator.vhd" "inv\[3\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[2\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[2\]\"" {  } { { "ring_oscillator.vhd" "inv\[2\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[1\] " "Logic cell \"ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[1\]\"" {  } { { "ring_oscillator.vhd" "inv\[1\]" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818209576 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1697818209576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697818209726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697818209726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1469 " "Implemented 1469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697818209811 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697818209811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1465 " "Implemented 1465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697818209811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697818209811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697818209828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:10:09 2023 " "Processing ended: Fri Oct 20 12:10:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697818209828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697818209828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697818209828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697818209828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697818210940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697818210943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:10:10 2023 " "Processing started: Fri Oct 20 12:10:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697818210943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697818210943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697818210943 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697818211026 ""}
{ "Info" "0" "" "Project  = top_level" {  } {  } 0 0 "Project  = top_level" 0 0 "Fitter" 0 0 1697818211027 ""}
{ "Info" "0" "" "Revision = top_level" {  } {  } 0 0 "Revision = top_level" 0 0 "Fitter" 0 0 1697818211027 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1697818211104 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697818211116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697818211146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697818211146 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697818211305 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697818211310 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697818211435 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1697818211435 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697818211441 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697818211441 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697818211441 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697818211441 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697818211441 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697818211441 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697818211441 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697818211441 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1697818211441 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697818211441 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697818211441 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697818211441 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697818211441 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697818211442 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 4 " "No exact pin location assignment(s) for 1 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1697818211772 ""}
{ "Info" "ISTA_SDC_FOUND" "top_level.sdc " "Reading SDC File: 'top_level.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1697818212136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_level.sdc 64 pulse clock " "Ignored filter at top_level.sdc(64): pulse could not be matched with a clock" {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1697818212140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top_level.sdc 64 Argument -rise_from with value \[get_clocks \{pulse\}\] contains zero elements " "Ignored set_clock_uncertainty at top_level.sdc(64): Argument -rise_from with value \[get_clocks \{pulse\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pulse\}\] -rise_to \[get_clocks \{clock\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pulse\}\] -rise_to \[get_clocks \{clock\}\]  0.030  " {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1697818212140 ""}  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1697818212140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top_level.sdc 65 Argument -rise_from with value \[get_clocks \{pulse\}\] contains zero elements " "Ignored set_clock_uncertainty at top_level.sdc(65): Argument -rise_from with value \[get_clocks \{pulse\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pulse\}\] -fall_to \[get_clocks \{clock\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pulse\}\] -fall_to \[get_clocks \{clock\}\]  0.030  " {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1697818212140 ""}  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1697818212140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top_level.sdc 68 Argument -fall_from with value \[get_clocks \{pulse\}\] contains zero elements " "Ignored set_clock_uncertainty at top_level.sdc(68): Argument -fall_from with value \[get_clocks \{pulse\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pulse\}\] -rise_to \[get_clocks \{clock\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pulse\}\] -rise_to \[get_clocks \{clock\}\]  0.030  " {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1697818212141 ""}  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1697818212141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top_level.sdc 69 Argument -fall_from with value \[get_clocks \{pulse\}\] contains zero elements " "Ignored set_clock_uncertainty at top_level.sdc(69): Argument -fall_from with value \[get_clocks \{pulse\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pulse\}\] -fall_to \[get_clocks \{clock\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pulse\}\] -fall_to \[get_clocks \{clock\}\]  0.030  " {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1697818212141 ""}  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1697818212141 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212146 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212146 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212147 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212147 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212147 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212147 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212148 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212148 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212148 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212149 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212149 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212149 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212149 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212150 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212150 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212150 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212150 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212151 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212151 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212151 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212152 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818212152 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697818212152 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pulse " "Node: pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|ro_counter\[30\] pulse " "Register ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|ro_counter\[30\] is being clocked by pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697818212153 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1697818212153 "|top_level|pulse"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1697818212159 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1697818212159 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1697818212159 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1697818212159 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1697818212159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pulse " "Destination node pulse" {  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212280 ""}  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212280 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212280 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212280 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212280 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212280 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212281 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212282 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697818212282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset~5 " "Destination node reset~5" {  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|resp_acq~0 " "Destination node ro_puf:ro_puf\|resp_acq~0" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|resp_acq~1 " "Destination node ro_puf:ro_puf\|resp_acq~1" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697818212282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697818212282 ""}  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697818212282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697818212624 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697818212625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697818212626 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697818212627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697818212630 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697818212631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697818212631 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697818212632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697818212663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697818212665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697818212665 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1697818212668 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1697818212668 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1697818212668 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 2 50 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697818212669 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1697818212669 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1697818212669 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818212772 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1697818212777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697818214008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818214214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697818214238 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697818215117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818215117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697818215559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697818217021 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697818217021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697818217251 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1697818217251 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697818217251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818217254 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697818217418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697818217430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697818217909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697818217910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697818218518 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818219038 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL P11 " "Pin clock uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1697818219363 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_btn 3.3 V Schmitt Trigger B8 " "Pin reset_btn uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { reset_btn } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_btn" } } } } { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1697818219363 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1697818219363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/output_files/top_level.fit.smsg " "Generated suppressed messages file C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/output_files/top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697818219462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5654 " "Peak virtual memory: 5654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697818219899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:10:19 2023 " "Processing ended: Fri Oct 20 12:10:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697818219899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697818219899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697818219899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697818219899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697818220879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697818220883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:10:20 2023 " "Processing started: Fri Oct 20 12:10:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697818220883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697818220883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697818220883 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1697818222397 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697818222510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697818223231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:10:23 2023 " "Processing ended: Fri Oct 20 12:10:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697818223231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697818223231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697818223231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697818223231 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697818223843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697818224318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697818224322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:10:24 2023 " "Processing started: Fri Oct 20 12:10:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697818224322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697818224322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level -c top_level " "Command: quartus_sta top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697818224322 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697818224410 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1697818224571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818224600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818224601 ""}
{ "Info" "ISTA_SDC_FOUND" "top_level.sdc " "Reading SDC File: 'top_level.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1697818224826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_level.sdc 64 pulse clock " "Ignored filter at top_level.sdc(64): pulse could not be matched with a clock" {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1697818224830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top_level.sdc 64 Argument -rise_from with value \[get_clocks \{pulse\}\] contains zero elements " "Ignored set_clock_uncertainty at top_level.sdc(64): Argument -rise_from with value \[get_clocks \{pulse\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pulse\}\] -rise_to \[get_clocks \{clock\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pulse\}\] -rise_to \[get_clocks \{clock\}\]  0.030  " {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1697818224831 ""}  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1697818224831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top_level.sdc 65 Argument -rise_from with value \[get_clocks \{pulse\}\] contains zero elements " "Ignored set_clock_uncertainty at top_level.sdc(65): Argument -rise_from with value \[get_clocks \{pulse\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pulse\}\] -fall_to \[get_clocks \{clock\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pulse\}\] -fall_to \[get_clocks \{clock\}\]  0.030  " {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1697818224831 ""}  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1697818224831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top_level.sdc 68 Argument -fall_from with value \[get_clocks \{pulse\}\] contains zero elements " "Ignored set_clock_uncertainty at top_level.sdc(68): Argument -fall_from with value \[get_clocks \{pulse\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pulse\}\] -rise_to \[get_clocks \{clock\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pulse\}\] -rise_to \[get_clocks \{clock\}\]  0.030  " {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1697818224831 ""}  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1697818224831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top_level.sdc 69 Argument -fall_from with value \[get_clocks \{pulse\}\] contains zero elements " "Ignored set_clock_uncertainty at top_level.sdc(69): Argument -fall_from with value \[get_clocks \{pulse\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pulse\}\] -fall_to \[get_clocks \{clock\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pulse\}\] -fall_to \[get_clocks \{clock\}\]  0.030  " {  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1697818224831 ""}  } { { "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1697818224831 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|datac " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|datac " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224837 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|datad " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|datac " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|datad " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|datac " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|datac " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|datac " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|datac " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224837 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224837 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|datac " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|datac " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|datac " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224838 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|datac " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|datac " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224838 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|datac " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|datac " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|datac " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224838 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224838 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|datac " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224839 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|datac " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|datac " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|datac " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|datad " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|datac " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|datac " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224839 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224839 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|datad " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|datac " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|datad " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|datac " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|datac " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|datac " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224840 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|datac " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224840 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|datac " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|datac " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224840 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224840 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|datac " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|datac " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224841 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|datac " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|datac " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|datac " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224841 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224841 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|datac " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|datac " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224842 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|datac " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|datac " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|datac " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224842 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|datac " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|datac " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|datac " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|datad " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224842 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224842 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|datad " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|datad " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|datad " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|datad " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|datac " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|datad " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|datac " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|datac " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|datad " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|datad " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|datac " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818224843 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Timing Analyzer" 0 -1 1697818224843 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pulse " "Node: pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|ro_counter\[30\] pulse " "Register ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|ro_counter\[30\] is being clocked by pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697818224844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1697818224844 "|top_level|pulse"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697818224848 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697818224853 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1697818224863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.509 " "Worst-case setup slack is 8.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.509               0.000 clock  " "    8.509               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818224867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clock  " "    0.341               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818224876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697818224881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697818224887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.376 " "Worst-case minimum pulse width slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clock  " "    0.376               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818224893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818224893 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697818224910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697818224930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697818225591 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pulse " "Node: pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|ro_counter\[30\] pulse " "Register ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|ro_counter\[30\] is being clocked by pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697818225670 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1697818225670 "|top_level|pulse"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.447 " "Worst-case setup slack is 9.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.447               0.000 clock  " "    9.447               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818225685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clock  " "    0.306               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818225690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697818225698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697818225701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.394 " "Worst-case minimum pulse width slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clock  " "    0.394               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818225710 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697818225725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pulse " "Node: pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|ro_counter\[30\] pulse " "Register ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|ro_counter\[30\] is being clocked by pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697818225866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1697818225866 "|top_level|pulse"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.755 " "Worst-case setup slack is 14.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.755               0.000 clock  " "   14.755               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818225870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clock  " "    0.147               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818225880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697818225883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697818225891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clock  " "    0.500               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697818225896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697818225896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697818226459 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697818226459 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/output_files/top_level.sta.smsg " "Generated suppressed messages file C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/output_files/top_level.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Timing Analyzer" 0 -1 1697818226505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697818226534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:10:26 2023 " "Processing ended: Fri Oct 20 12:10:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697818226534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697818226534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697818226534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697818226534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1697818227514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697818227518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:10:27 2023 " "Processing started: Fri Oct 20 12:10:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697818227518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697818227518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697818227518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_level.vho C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/simulation/questa/ simulation " "Generated file top_level.vho in folder \"C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1697818228095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697818228122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:10:28 2023 " "Processing ended: Fri Oct 20 12:10:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697818228122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697818228122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697818228122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697818228122 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697818228754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697818407883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697818407887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:13:27 2023 " "Processing started: Fri Oct 20 12:13:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697818407887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697818407887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp top_level -c top_level --netlist_type=sgate " "Command: quartus_npp top_level -c top_level --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697818407887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697818408074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:13:28 2023 " "Processing ended: Fri Oct 20 12:13:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697818408074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697818408074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697818408074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697818408074 ""}
