
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000667                       # Number of seconds simulated
sim_ticks                                   667298500                       # Number of ticks simulated
final_tick                               2255134027500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41593089                       # Simulator instruction rate (inst/s)
host_op_rate                                 41592960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              283104260                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728944                       # Number of bytes of host memory used
host_seconds                                     2.36                       # Real time elapsed on the host
sim_insts                                    98037530                       # Number of instructions simulated
sim_ops                                      98037530                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       110272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       229824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             340096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       110272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       155328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2427                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2427                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    165251383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    344409586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             509660969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    165251383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        165251383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       232771391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232771391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       232771391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    165251383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    344409586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            742432360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2427                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2427                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 338368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  340096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               83                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     665091000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2427                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.776271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.726278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.571056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          952     46.10%     46.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          504     24.41%     70.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          196      9.49%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          110      5.33%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           68      3.29%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      1.94%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.60%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.97%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          142      6.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2065                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.618056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.292241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.455753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.69%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4      2.78%      3.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            46     31.94%     35.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            28     19.44%     54.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            19     13.19%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            13      9.03%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      9.72%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      4.17%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      2.78%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.69%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.69%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.69%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.69%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      1.39%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.69%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.687500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.653247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.099706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              100     69.44%     69.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.08%     71.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     20.14%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      6.94%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     75451500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               174582750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26435000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14271.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33021.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       507.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    509.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85917.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7862400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4290000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19585800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9428400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            377190945                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             66385500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              527970645                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            797.428821                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    108748000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     531812000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7688520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4195125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21395400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6039360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            401871375                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44736750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529154130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.214808                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     71951500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     568533000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2786                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.11%     49.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     657     50.81%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1293                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                602361000     90.34%     90.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1075000      0.16%     90.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                63370000      9.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            666806000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.963470                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.979892                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.09%      8.09% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.50% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1108     75.99%     84.50% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.71% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.84% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.62%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1458                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 182                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 182                      
system.cpu.kern.mode_good::user                   182                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.602649                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.752066                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          432957500     64.93%     64.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            233841500     35.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18358                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199885                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.888169                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    25.908835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   486.091165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1182758                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1182758                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133308                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59075                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2231                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2231                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192383                       # number of overall hits
system.cpu.dcache.overall_hits::total          192383                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26515                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67196                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          397                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93711                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93711                       # number of overall misses
system.cpu.dcache.overall_misses::total         93711                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    697323998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    697323998                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1813948995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1813948995                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6981000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6981000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2511272993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2511272993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2511272993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2511272993                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126271                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126271                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       286094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       286094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286094                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165902                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532157                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.151065                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.151065                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327553                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26299.226777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26299.226777                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26994.895455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26994.895455                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17584.382872                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17584.382872                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26798.059918                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26798.059918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26798.059918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26798.059918                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        77041                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4632                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.632340                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13085                       # number of writebacks
system.cpu.dcache.writebacks::total             13085                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17486                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17486                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58091                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58091                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          171                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75577                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75577                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9029                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9029                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9105                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18134                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    224232752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    224232752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    250870807                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    250870807                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    475103559                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    475103559                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    475103559                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    475103559                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085997                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085997                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063385                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24834.727212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24834.727212                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27553.081494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27553.081494                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18141.592920                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18141.592920                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26199.600695                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26199.600695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26199.600695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26199.600695                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10330                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.871250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              361264                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.972314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.866033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.005217                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334291                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150107                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150107                       # number of overall hits
system.cpu.icache.overall_hits::total          150107                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11873                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11873                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11873                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11873                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11873                       # number of overall misses
system.cpu.icache.overall_misses::total         11873                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    298679719                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    298679719                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    298679719                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    298679719                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    298679719                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    298679719                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161980                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073299                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073299                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073299                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073299                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073299                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25156.213173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25156.213173                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25156.213173                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25156.213173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25156.213173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25156.213173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1668                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                64                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.062500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1542                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1542                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1542                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1542                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1542                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1542                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10331                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10331                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    240644520                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    240644520                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    240644520                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    240644520                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    240644520                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    240644520                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063779                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063779                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063779                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063779                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23293.439164                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23293.439164                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23293.439164                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23293.439164                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23293.439164                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23293.439164                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5340                       # number of replacements
system.l2.tags.tagsinuse                 16196.700278                       # Cycle average of tags in use
system.l2.tags.total_refs                       24558                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.598876                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7948.694768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3039.856625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3278.923058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1176.886031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   752.339796                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.185538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.200130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.071831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988568                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          996                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979004                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682760                       # Number of tag accesses
system.l2.tags.data_accesses                   682760                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8604                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7607                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16211                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13085                       # number of Writeback hits
system.l2.Writeback_hits::total                 13085                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7160                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8604                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14767                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23371                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8604                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14767                       # number of overall hits
system.l2.overall_hits::total                   23371                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1723                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1647                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3370                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1945                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1723                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3592                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5315                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1723                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3592                       # number of overall misses
system.l2.overall_misses::total                  5315                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    139702250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    137743250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       277445500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    164608250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     164608250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    139702250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    302351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        442053750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    139702250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    302351500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       442053750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9254                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19581                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13085                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13085                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9105                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10327                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28686                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10327                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28686                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.166844                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.177977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172106                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.213619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213619                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.166844                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195653                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185282                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.166844                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195653                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185282                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81080.818340                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83632.817243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82328.041543                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84631.491003                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84631.491003                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81080.818340                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84173.580178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83170.978363                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81080.818340                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84173.580178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83170.978363                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2427                       # number of writebacks
system.l2.writebacks::total                      2427                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1723                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3370                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1945                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5315                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5315                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    118124250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    117253750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    235378000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    140533250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    140533250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    118124250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    257787000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    375911250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    118124250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    257787000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    375911250                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.166844                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.177977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172106                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.213619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.213619                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.166844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.166844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185282                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68557.312826                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71192.319369                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69845.103858                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72253.598972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72253.598972                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68557.312826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71766.982183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70726.481656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68557.312826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71766.982183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70726.481656                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3370                       # Transaction distribution
system.membus.trans_dist::ReadResp               3369                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2427                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1945                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1945                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       495424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       495432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  495432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7743                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19059500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28164750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          233795                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       193298                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11087                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       163124                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81608                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     50.028199                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14318                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          436                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182310                       # DTB read hits
system.switch_cpus.dtb.read_misses               3063                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59912                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136647                       # DTB write hits
system.switch_cpus.dtb.write_misses              1228                       # DTB write misses
system.switch_cpus.dtb.write_acv                   53                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25266                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318957                       # DTB hits
system.switch_cpus.dtb.data_misses               4291                       # DTB misses
system.switch_cpus.dtb.data_acv                    73                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85178                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57818                       # ITB hits
system.switch_cpus.itb.fetch_misses              1315                       # ITB misses
system.switch_cpus.itb.fetch_acv                   21                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59133                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1334597                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       353930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1251556                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              233795                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95926                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                772420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31884                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1037                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        52492                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161982                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6902                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1195907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.046533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.394990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           962956     80.52%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14884      1.24%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27656      2.31%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17887      1.50%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44131      3.69%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10471      0.88%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18228      1.52%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8100      0.68%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91594      7.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1195907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.175180                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.937778                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           276992                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        718887                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152924                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32490                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14613                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11180                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1366                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1072940                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4276                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14613                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           294854                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          205160                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       342960                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166685                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        171634                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1018615                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           788                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25081                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           9359                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         103386                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       680992                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1305389                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1302170                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2802                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        494150                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           186834                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31840                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3592                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218743                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190751                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        35053                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21138                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             930037                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27030                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            874453                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1595                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       229391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       131065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18291                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1195907                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.731205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.421580                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       840752     70.30%     70.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138436     11.58%     81.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71942      6.02%     87.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58179      4.86%     92.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44330      3.71%     96.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22198      1.86%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13391      1.12%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4492      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2187      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1195907                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1317      4.61%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15653     54.81%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11591     40.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        517492     59.18%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          758      0.09%     59.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1240      0.14%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194896     22.29%     81.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140013     16.01%     97.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19364      2.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         874453                       # Type of FU issued
system.switch_cpus.iq.rate                   0.655219                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28561                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032662                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2966274                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1182933                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       828986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8694                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4470                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4113                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         898016                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4538                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7373                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52321                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          983                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18461                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16790                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14613                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          107559                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         61825                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       976990                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190751                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147295                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21632                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         60357                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          983                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13849                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        861124                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186549                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13328                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19923                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324844                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117611                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138295                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.645231                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 840711                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                833099                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404309                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            544058                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.624233                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743136                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       224855                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12544                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1157064                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.641600                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.627657                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       887097     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126111     10.90%     87.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49696      4.30%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19823      1.71%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23219      2.01%     95.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7763      0.67%     96.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7519      0.65%     96.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6093      0.53%     97.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29743      2.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1157064                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742372                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742372                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267264                       # Number of memory references committed
system.switch_cpus.commit.loads                138430                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98823                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            713114                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7887                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15161      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433881     58.45%     60.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142618     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129180     17.40%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19364      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742372                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29743                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2077283                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1973722                       # The number of ROB writes
system.switch_cpus.timesIdled                    4971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  138690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727671                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727671                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.834066                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.834066                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.545237                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.545237                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1145337                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          575141                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2696                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25432                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15021                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19585                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19584                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13085                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9105                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       660928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2012360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2673288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41777                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41777    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41777                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33974000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15827478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28088748                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037379                       # Number of seconds simulated
sim_ticks                                 37378622500                       # Number of ticks simulated
final_tick                               2293107628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7953544                       # Simulator instruction rate (inst/s)
host_op_rate                                  7953540                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2907648532                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741232                       # Number of bytes of host memory used
host_seconds                                    12.86                       # Real time elapsed on the host
sim_insts                                   102244894                       # Number of instructions simulated
sim_ops                                     102244894                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       411584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       476864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             888448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       411584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        411584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3734656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3734656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         7451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         58354                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58354                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     11011214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     12757666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23768880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     11011214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11011214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        99914222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99914222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        99914222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     11011214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     12757666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123683103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       13882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113970                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 885888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4939264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  888448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7294080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 36804                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          104                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4676                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        90                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   37380504500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    254                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    626.331433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   389.958015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   432.675414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1944     20.91%     20.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1272     13.68%     34.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          495      5.32%     39.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          256      2.75%     42.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          211      2.27%     44.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      1.62%     46.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          142      1.53%     48.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          100      1.08%     49.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4728     50.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9299                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.656064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.193367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            345     68.59%     68.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            93     18.49%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            35      6.96%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      2.78%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.99%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.60%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.20%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.20%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           503                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     153.431412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     71.972610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    163.733649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           219     43.54%     43.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             5      0.99%     44.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             2      0.40%     44.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             3      0.60%     45.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             4      0.80%     46.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            7      1.39%     47.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            4      0.80%     48.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           15      2.98%     51.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           36      7.16%     58.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           49      9.74%     68.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           27      5.37%     73.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           15      2.98%     76.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.40%     77.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.40%     77.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            8      1.59%     79.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            6      1.19%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           22      4.37%     84.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            5      0.99%     85.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.20%     85.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           28      5.57%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.60%     92.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            3      0.60%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.20%     92.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            6      1.19%     94.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.60%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            4      0.80%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.20%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            6      1.19%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            8      1.59%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.40%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            5      0.99%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           503                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    161191750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               420729250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   69210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11645.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30395.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        23.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      36.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    10783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70928                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     292373.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 49903560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 27229125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85300800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              276585840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           2523474720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3210326640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          20365295250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            26538115935                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            686.882126                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  33623473484                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1248000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2506414266                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 47030760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 25661625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                95807400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              249946560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           2523474720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3105183015                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          20457534750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            26504638830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            686.015399                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  33858730734                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1248000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2270706516                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      275                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      15193                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3228     36.74%     36.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      71      0.81%     37.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      39      0.44%     37.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5448     62.01%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8786                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3225     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       71      1.08%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       39      0.59%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3225     49.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6560                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              36128243500     96.65%     96.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                33975000      0.09%     96.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                13764500      0.04%     96.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1203414500      3.22%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          37379397500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999071                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.591960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.746642                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      2.56%      2.56% # number of syscalls executed
system.cpu.kern.syscall::3                          4     10.26%     12.82% # number of syscalls executed
system.cpu.kern.syscall::4                          3      7.69%     20.51% # number of syscalls executed
system.cpu.kern.syscall::6                          3      7.69%     28.21% # number of syscalls executed
system.cpu.kern.syscall::17                         4     10.26%     38.46% # number of syscalls executed
system.cpu.kern.syscall::19                         2      5.13%     43.59% # number of syscalls executed
system.cpu.kern.syscall::33                         5     12.82%     56.41% # number of syscalls executed
system.cpu.kern.syscall::45                         8     20.51%     76.92% # number of syscalls executed
system.cpu.kern.syscall::48                         1      2.56%     79.49% # number of syscalls executed
system.cpu.kern.syscall::54                         1      2.56%     82.05% # number of syscalls executed
system.cpu.kern.syscall::59                         1      2.56%     84.62% # number of syscalls executed
system.cpu.kern.syscall::71                         2      5.13%     89.74% # number of syscalls executed
system.cpu.kern.syscall::92                         1      2.56%     92.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      2.56%     94.87% # number of syscalls executed
system.cpu.kern.syscall::256                        1      2.56%     97.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      2.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     39                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   364      3.45%      3.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.12%      3.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8185     77.48%     81.05% # number of callpals executed
system.cpu.kern.callpal::rdps                     420      3.98%     85.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     85.03% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     85.04% # number of callpals executed
system.cpu.kern.callpal::rti                      491      4.65%     89.69% # number of callpals executed
system.cpu.kern.callpal::callsys                   82      0.78%     90.47% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.04%     90.51% # number of callpals executed
system.cpu.kern.callpal::rdunique                1002      9.49%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10564                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               726                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 379                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 129                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 424                      
system.cpu.kern.mode_good::user                   379                      
system.cpu.kern.mode_good::idle                    45                      
system.cpu.kern.mode_switch_good::kernel     0.584022                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.348837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.687196                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2224874000      5.95%      5.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            822774000      2.20%      8.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          34331749500     91.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      364                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             42636                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1013698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42636                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.775636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4653784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4653784                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       666827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          666827                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       337762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         337762                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        13876                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13876                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        14074                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14074                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1004589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1004589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1004589                       # number of overall hits
system.cpu.dcache.overall_hits::total         1004589                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        54085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         54085                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        64714                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        64714                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1449                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1449                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       118799                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118799                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       118799                       # number of overall misses
system.cpu.dcache.overall_misses::total        118799                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1336478781                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1336478781                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2553732655                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2553732655                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     23468000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23468000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   3890211436                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3890211436                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   3890211436                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3890211436                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       720912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       720912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       402476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       402476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        15325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        15325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        14074                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14074                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1123388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1123388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1123388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1123388                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.075023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075023                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.160790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.160790                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.094551                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094551                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.105751                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.105751                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.105751                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.105751                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 24710.710567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24710.710567                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 39461.826730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39461.826730                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 16195.997239                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16195.997239                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32746.163150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32746.163150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32746.163150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32746.163150                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       174828                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5207                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.575571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        25536                       # number of writebacks
system.cpu.dcache.writebacks::total             25536                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        23405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23405                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        53694                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53694                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          460                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          460                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        77099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        77099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77099                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        30680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30680                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        11020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11020                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          989                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          989                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        41700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        41700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        41700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        41700                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          975                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          975                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1297                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1297                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2272                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2272                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    598487253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    598487253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    417728152                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    417728152                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15321500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15321500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1016215405                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1016215405                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1016215405                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1016215405                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    178264000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    178264000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    221961500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    221961500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    400225500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    400225500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.042557                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042557                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.027381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.064535                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.064535                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.037120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.037120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037120                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 19507.407203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19507.407203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 37906.365880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37906.365880                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15491.911021                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15491.911021                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24369.673981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24369.673981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24369.673981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24369.673981                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 182834.871795                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 182834.871795                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 171134.541249                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 171134.541249                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 176155.589789                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 176155.589789                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            103905                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.998613                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              672751                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            103905                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.474674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.998613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1594180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1594180                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       634130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          634130                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       634130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           634130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       634130                       # number of overall hits
system.cpu.icache.overall_hits::total          634130                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       110981                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        110981                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       110981                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         110981                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       110981                       # number of overall misses
system.cpu.icache.overall_misses::total        110981                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1945832360                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1945832360                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1945832360                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1945832360                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1945832360                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1945832360                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       745111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       745111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       745111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       745111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       745111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       745111                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.148946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.148946                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.148946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.148946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.148946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.148946                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17533.022409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17533.022409                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17533.022409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17533.022409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17533.022409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17533.022409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1199                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.203704                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7021                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7021                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7021                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7021                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7021                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7021                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       103960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       103960                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       103960                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       103960                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       103960                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       103960                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1641290866                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1641290866                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1641290866                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1641290866                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1641290866                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1641290866                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.139523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.139523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.139523                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.139523                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.139523                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.139523                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 15787.715140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15787.715140                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 15787.715140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15787.715140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 15787.715140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15787.715140                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1114                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1114                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56913                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1297                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4623                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3565159                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               409000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2535000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           325627846                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3247000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            55927002                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                55755                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55755                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501795                       # Number of tag accesses
system.iocache.tags.data_accesses              501795                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          139                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              139                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        55616                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        55616                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          139                       # number of demand (read+write) misses
system.iocache.demand_misses::total               139                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          139                       # number of overall misses
system.iocache.overall_misses::total              139                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     16790935                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     16790935                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  11922592909                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  11922592909                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     16790935                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     16790935                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     16790935                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     16790935                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          139                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            139                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          139                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             139                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          139                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            139                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120798.093525                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120798.093525                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214373.434066                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214373.434066                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120798.093525                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120798.093525                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120798.093525                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120798.093525                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        102435                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                13965                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.335124                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          139                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          139                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          139                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          139                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          139                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      9496935                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9496935                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   9030556913                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   9030556913                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      9496935                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      9496935                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      9496935                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      9496935                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68323.273381                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68323.273381                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162373.362216                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162373.362216                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68323.273381                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68323.273381                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68323.273381                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68323.273381                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      9441                       # number of replacements
system.l2.tags.tagsinuse                 14974.680678                       # Cycle average of tags in use
system.l2.tags.total_refs                       61166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9441                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.478763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5029.519782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1847.405223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1557.499162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  4116.173810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2424.082701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.306978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.112757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.095062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.251231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.147954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.913982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14252                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994568                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2779342                       # Number of tag accesses
system.l2.tags.data_accesses                  2779342                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        97472                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        28402                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  125874                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25536                       # number of Writeback hits
system.l2.Writeback_hits::total                 25536                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         6697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6697                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         97472                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         35099                       # number of demand (read+write) hits
system.l2.demand_hits::total                   132571                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        97472                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        35099                       # number of overall hits
system.l2.overall_hits::total                  132571                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         6439                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3260                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9699                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         4278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4278                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         6439                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         7538                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13977                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6439                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         7538                       # number of overall misses
system.l2.overall_misses::total                 13977                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    512192250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    279444500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       791636750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    333373935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     333373935                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    512192250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    612818435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1125010685                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    512192250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    612818435                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1125010685                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       103911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        31662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              135573                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25536                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25536                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        10975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10975                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       103911                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        42637                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               146548                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       103911                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        42637                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              146548                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.061966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.102963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.071541                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.389795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.389795                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.061966                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.176795                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095375                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.061966                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.176795                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095375                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79545.309831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85719.171779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81620.450562                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77927.521038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77927.521038                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79545.309831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 81297.218758                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80490.139873                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79545.309831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 81297.218758                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80490.139873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2738                       # number of writebacks
system.l2.writebacks::total                      2738                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         6439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9699                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4278                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4278                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         7538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13977                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         7538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13977                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          975                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          975                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1297                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1297                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2272                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2272                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    431715750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    238895500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    670611250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       704532                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       704532                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    280451065                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    280451065                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    431715750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    519346565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    951062315                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    431715750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    519346565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    951062315                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    164614000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    164614000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    205100500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    205100500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    369714500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    369714500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.061966                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.102963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.071541                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.389795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.389795                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.061966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.176795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095375                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.061966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.176795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095375                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67047.018171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73280.828221                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69142.308485                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18064.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18064.923077                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 65556.583684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65556.583684                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67047.018171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 68897.129875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68044.810403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67047.018171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 68897.129875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68044.810403                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 168834.871795                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 168834.871795                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 158134.541249                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 158134.541249                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 162726.452465                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 162726.452465                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               10812                       # Transaction distribution
system.membus.trans_dist::ReadResp              10811                       # Transaction distribution
system.membus.trans_dist::WriteReq               1297                       # Transaction distribution
system.membus.trans_dist::WriteResp              1297                       # Transaction distribution
system.membus.trans_dist::Writeback             58354                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        55616                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              104                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             104                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4213                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4213                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       166987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       166987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 202271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7118848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7118848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4623                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1063680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1068303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8187151                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              167                       # Total snoops (count)
system.membus.snoop_fanout::samples            130486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  130486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130486                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4227500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           587977267                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           56345998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           77015153                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1100911                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       855346                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        50630                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       770311                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          366567                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.586884                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           99148                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3072                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               786439                       # DTB read hits
system.switch_cpus.dtb.read_misses               7394                       # DTB read misses
system.switch_cpus.dtb.read_acv                    59                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           172751                       # DTB read accesses
system.switch_cpus.dtb.write_hits              444667                       # DTB write hits
system.switch_cpus.dtb.write_misses              1662                       # DTB write misses
system.switch_cpus.dtb.write_acv                  111                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           91060                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1231106                       # DTB hits
system.switch_cpus.dtb.data_misses               9056                       # DTB misses
system.switch_cpus.dtb.data_acv                   170                       # DTB access violations
system.switch_cpus.dtb.data_accesses           263811                       # DTB accesses
system.switch_cpus.itb.fetch_hits              242859                       # ITB hits
system.switch_cpus.itb.fetch_misses             11359                       # ITB misses
system.switch_cpus.itb.fetch_acv                  209                       # ITB acv
system.switch_cpus.itb.fetch_accesses          254218                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  6837713                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      2710431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                5478504                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1100911                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       465715                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               2603844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          147302                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               6118                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         4420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       601338                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        41463                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            745112                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         35168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              81                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      6041358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.906833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.254056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          5007124     82.88%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            86027      1.42%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           123589      2.05%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            82865      1.37%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           154210      2.55%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            67799      1.12%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            83480      1.38%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            50123      0.83%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           386141      6.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      6041358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.161006                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.801219                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2405462                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2694950                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            799957                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         75316                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          65673                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        69643                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          8088                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        4797543                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         25736                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          65673                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2462173                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          728633                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1688764                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            816960                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        279155                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        4584804                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3811                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          21120                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          12210                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         112218                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      3195879                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       5635494                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      5623664                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        10580                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       2549115                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           646761                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       135634                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17967                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            564568                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       843780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       476357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       157349                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        84212                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            4151647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       165989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           3971095                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         4427                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       824720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       407968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       114077                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      6041358                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.657318                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.393053                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4448060     73.63%     73.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       629725     10.42%     84.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       324622      5.37%     89.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       238322      3.94%     93.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       191176      3.16%     96.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       102571      1.70%     98.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        64646      1.07%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        26163      0.43%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        16073      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6041358                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           11022     11.43%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          51645     53.54%     64.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33786     35.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         1365      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       2580841     64.99%     65.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        10212      0.26%     65.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         4747      0.12%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            6      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1953      0.05%     65.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     65.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          655      0.02%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       838203     21.11%     86.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       454027     11.43%     98.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        79085      1.99%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        3971095                       # Type of FU issued
system.switch_cpus.iq.rate                   0.580764                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               96453                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024289                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     14046147                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      5126036                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      3835040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        38280                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        19964                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        18437                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        4046427                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           19756                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        34963                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       168077                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          379                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3708                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        58019                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1193                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        20274                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          65673                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          539495                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        151834                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      4426746                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        16571                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        843780                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       476357                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       135910                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        146576                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3708                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        20816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        41115                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        61931                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       3917691                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        798328                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        53403                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                109110                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1245959                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           587218                       # Number of branches executed
system.switch_cpus.iew.exec_stores             447631                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.572953                       # Inst execution rate
system.switch_cpus.iew.wb_sent                3874433                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               3853477                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1887506                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           2471556                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.563562                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.763691                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       844086                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        51912                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        57845                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      5892870                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.605886                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.596175                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4606371     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       594757     10.09%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       231543      3.93%     92.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       120001      2.04%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        82339      1.40%     95.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        47162      0.80%     96.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        33831      0.57%     97.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        30520      0.52%     97.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       146346      2.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5892870                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      3570406                       # Number of instructions committed
system.switch_cpus.commit.committedOps        3570406                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1094039                       # Number of memory references committed
system.switch_cpus.commit.loads                675701                       # Number of loads committed
system.switch_cpus.commit.membars               24310                       # Number of memory barriers committed
system.switch_cpus.commit.branches             527821                       # Number of branches committed
system.switch_cpus.commit.fp_insts              18166                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           3408793                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        66530                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        78865      2.21%      2.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2275433     63.73%     65.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         9892      0.28%     66.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         4661      0.13%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            5      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         1949      0.05%     66.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          655      0.02%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       700011     19.61%     86.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       419849     11.76%     97.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        79085      2.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      3570406                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        146346                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10100727                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             8977982                       # The number of ROB writes
system.switch_cpus.timesIdled                   60920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  796355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             67919532                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             3492906                       # Number of Instructions Simulated
system.switch_cpus.committedOps               3492906                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.957600                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.957600                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.510830                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.510830                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          5072519                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2830457                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             10387                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            10112                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          186735                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          69785                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             136735                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            136660                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1297                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1297                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            25536                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        55691                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              52                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10975                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       207869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       115524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                323393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6650240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4371855                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11022095                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           55944                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           230286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.242438                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.428559                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 174456     75.76%     75.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55830     24.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             230286                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          113412500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            99000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         157193383                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66627591                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.434162                       # Number of seconds simulated
sim_ticks                                1434161521000                       # Number of ticks simulated
final_tick                               3727269149000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 576112                       # Simulator instruction rate (inst/s)
host_op_rate                                   576112                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              165598781                       # Simulator tick rate (ticks/s)
host_mem_usage                                 763760                       # Number of bytes of host memory used
host_seconds                                  8660.46                       # Real time elapsed on the host
sim_insts                                  4989397554                       # Number of instructions simulated
sim_ops                                    4989397554                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     26541248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    552512640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          579053888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     26541248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26541248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    420487424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       420487424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       414707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      8633010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9047717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6570116                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6570116                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     18506457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    385251335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             403757791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     18506457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18506457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       293193910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293193910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       293193910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     18506457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    385251335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            696951701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9047717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6688004                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9047717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6688004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              578969920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               422853184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               579053888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            428032256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1312                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 80911                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          231                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            561885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            580791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            564997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            568932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            553562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            562637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            533967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            590357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            555751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            510157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           538686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           556707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           580597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           592326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           576281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           618772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            407110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            413727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            397570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            413653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            414705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            409925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            427461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            412385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            407040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           410040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           421296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           409004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           413702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           421515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           421315                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       464                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1434161860000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9047717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6688004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6880271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1345042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  534844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  283431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 102104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 112506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 275390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 353652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 384741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 398382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 399449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 400947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 399867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 401945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 404821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 416212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 410097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 411926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 426695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 401060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 397054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 392375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4034094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.339010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.492516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.710081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1601280     39.69%     39.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1125103     27.89%     67.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       440577     10.92%     78.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       235472      5.84%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       160675      3.98%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       104718      2.60%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        77270      1.92%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52950      1.31%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       236049      5.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4034094                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       392445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.051350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.228123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          34996      8.92%      8.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        311332     79.33%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         37254      9.49%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          5680      1.45%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1580      0.40%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           646      0.16%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          375      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          157      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          176      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          173      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           47      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        392445                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       392445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.835687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.657915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.406988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        391721     99.82%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           276      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63           112      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            52      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            30      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           14      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           13      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           23      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           42      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           30      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           13      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           15      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           19      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        392445                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 142962131904                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            312582225654                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                45232025000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15803.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34553.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       403.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       294.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    403.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7239853                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4379538                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      91140.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              15120355320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               8250193875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35318719800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21600807840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          96196158240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         601968964140                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         355637404500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1134092603715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            770.024543                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 552250441800                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   47889920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  834020710450                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              15474246480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               8443289250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35424175800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21739590000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          96196158240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         603416552670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         354367590000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1135061602440                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            770.682473                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 549981497686                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   47889920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  836290402814                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      591                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1133883                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    53066     39.55%     39.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     114      0.08%     39.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1468      1.09%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   79516     59.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               134164                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     53066     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      114      0.11%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1468      1.36%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    53066     49.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                107714                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1412603616000     98.50%     98.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                75948500      0.01%     98.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               668167500      0.05%     98.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             20787441500      1.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1434135173500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667363                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.802853                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         34      2.94%      2.94% # number of syscalls executed
system.cpu.kern.syscall::4                         20      1.73%      4.66% # number of syscalls executed
system.cpu.kern.syscall::17                       145     12.52%     17.18% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.09%     17.27% # number of syscalls executed
system.cpu.kern.syscall::71                        50      4.32%     21.59% # number of syscalls executed
system.cpu.kern.syscall::73                        24      2.07%     23.66% # number of syscalls executed
system.cpu.kern.syscall::74                       634     54.75%     78.41% # number of syscalls executed
system.cpu.kern.syscall::75                       250     21.59%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   1158                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  6040      2.07%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.00%      2.08% # number of callpals executed
system.cpu.kern.callpal::swpipl                118483     40.67%     42.74% # number of callpals executed
system.cpu.kern.callpal::rdps                    7703      2.64%     45.39% # number of callpals executed
system.cpu.kern.callpal::rti                    14099      4.84%     50.23% # number of callpals executed
system.cpu.kern.callpal::callsys                 5474      1.88%     52.10% # number of callpals executed
system.cpu.kern.callpal::imb                        8      0.00%     52.11% # number of callpals executed
system.cpu.kern.callpal::rdunique              139538     47.89%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 291353                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             19832                       # number of protection mode switches
system.cpu.kern.mode_switch::user               13772                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 307                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               13830                      
system.cpu.kern.mode_good::user                 13772                      
system.cpu.kern.mode_good::idle                    58                      
system.cpu.kern.mode_switch_good::kernel     0.697358                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.188925                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.815665                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        65252830000      4.55%      4.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1170197858500     81.60%     86.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         198684485000     13.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     6040                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          20269755                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           926765687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20269755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.721603                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4107737151                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4107737151                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    737424441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       737424441                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    188791806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      188791806                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       266444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       266444                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       285502                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       285502                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    926216247                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        926216247                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    926216247                       # number of overall hits
system.cpu.dcache.overall_hits::total       926216247                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     37253149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      37253149                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     57799755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     57799755                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        45694                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        45694                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           58                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     95052904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       95052904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     95052904                       # number of overall misses
system.cpu.dcache.overall_misses::total      95052904                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1002177259254                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1002177259254                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3641519038025                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3641519038025                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1602510172                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1602510172                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       778001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       778001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 4643696297279                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4643696297279                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 4643696297279                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4643696297279                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    774677590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    774677590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    246591561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    246591561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       312138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       312138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       285560                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       285560                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1021269151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1021269151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1021269151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1021269151                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.048089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048089                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.234395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.234395                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.146390                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.146390                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000203                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000203                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.093073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.093073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093073                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26901.813301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26901.813301                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63002.326533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63002.326533                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 35070.472535                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35070.472535                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 13413.810345                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 13413.810345                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 48853.807741                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48853.807741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 48853.807741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48853.807741                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     83182978                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        83767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2122958                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1122                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.182583                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.658645                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     13872043                       # number of writebacks
system.cpu.dcache.writebacks::total          13872043                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     22100731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22100731                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     52713899                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     52713899                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        13939                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        13939                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     74814630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     74814630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     74814630                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     74814630                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     15152418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15152418                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      5085856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5085856                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        31755                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        31755                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           58                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     20238274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20238274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     20238274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20238274                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3413                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3413                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         4560                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4560                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 468447895923                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 468447895923                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 407996371391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 407996371391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   1015666574                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1015666574                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       690999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       690999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 876444267314                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 876444267314                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 876444267314                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 876444267314                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    186072000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    186072000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    644135500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    644135500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    830207500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    830207500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.019560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.020625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.101734                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.101734                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000203                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.019817                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019817                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.019817                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019817                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 30915.718925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30915.718925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 80221.770217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80221.770217                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 31984.461471                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31984.461471                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 11913.775862                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 11913.775862                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 43306.275393                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43306.275393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 43306.275393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43306.275393                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 162224.934612                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 162224.934612                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 188730.002930                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 188730.002930                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 182063.048246                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 182063.048246                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1792278                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.854026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           561574801                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1792278                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            313.330187                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.854026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1129095932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1129095932                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    561714834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       561714834                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    561714834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        561714834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    561714834                       # number of overall hits
system.cpu.icache.overall_hits::total       561714834                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1936833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1936833                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1936833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1936833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1936833                       # number of overall misses
system.cpu.icache.overall_misses::total       1936833                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  59644780112                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  59644780112                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  59644780112                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  59644780112                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  59644780112                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  59644780112                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    563651667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    563651667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    563651667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    563651667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    563651667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    563651667                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003436                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003436                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003436                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003436                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003436                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003436                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 30795.004067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30795.004067                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 30795.004067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30795.004067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 30795.004067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30795.004067                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        27006                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               845                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.959763                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       144237                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       144237                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       144237                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       144237                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       144237                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       144237                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1792596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1792596                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1792596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1792596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1792596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1792596                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  51847008164                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  51847008164                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  51847008164                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  51847008164                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  51847008164                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  51847008164                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003180                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003180                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 28922.862800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28922.862800                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 28922.862800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28922.862800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 28922.862800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28922.862800                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 919                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7544832                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        923                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1385                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1385                       # Transaction distribution
system.iobus.trans_dist::WriteReq              121301                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3413                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       117888                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       236252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       236252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  245372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3078                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        17670                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7546736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7546736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7564406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3506000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4446000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           687925800                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5707000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           118420242                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               118126                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               118126                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1063134                       # Number of tag accesses
system.iocache.tags.data_accesses             1063134                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          238                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              238                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       117888                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       117888                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          238                       # number of demand (read+write) misses
system.iocache.demand_misses::total               238                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          238                       # number of overall misses
system.iocache.overall_misses::total              238                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     28764884                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     28764884                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  26011960674                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  26011960674                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     28764884                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     28764884                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     28764884                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     28764884                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          238                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            238                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       117888                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       117888                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          238                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             238                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          238                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            238                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120860.857143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120860.857143                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 220649.774990                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 220649.774990                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120860.857143                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120860.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120860.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120860.857143                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        248603                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                37314                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.662459                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117888                       # number of writebacks
system.iocache.writebacks::total               117888                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          238                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       117888                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       117888                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          238                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          238                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     16272888                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     16272888                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  19881305154                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  19881305154                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     16272888                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     16272888                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     16272888                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     16272888                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68373.478992                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68373.478992                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 168645.707400                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 168645.707400                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68373.478992                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68373.478992                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68373.478992                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68373.478992                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9047917                       # number of replacements
system.l2.tags.tagsinuse                 16289.634962                       # Cycle average of tags in use
system.l2.tags.total_refs                    22153732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9047917                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.448490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8749.551268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         26.203485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         14.862433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1159.016128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6340.001649                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.534030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.070741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.386963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994240                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994812                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 589082530                       # Number of tag accesses
system.l2.tags.data_accesses                589082530                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      1377433                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     11255547                       # number of ReadReq hits
system.l2.ReadReq_hits::total                12632980                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         13872043                       # number of Writeback hits
system.l2.Writeback_hits::total              13872043                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          105                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  105                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 57                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       380907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                380907                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       1377433                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      11636454                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13013887                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1377433                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     11636454                       # number of overall hits
system.l2.overall_hits::total                13013887                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       414711                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      3928194                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4342905                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          137                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                137                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      4705139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4705139                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       414711                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      8633333                       # number of demand (read+write) misses
system.l2.demand_misses::total                9048044                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       414711                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      8633333                       # number of overall misses
system.l2.overall_misses::total               9048044                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  35543464186                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 334949011064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    370492475250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       499485                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       499485                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 398700474579                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  398700474579                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  35543464186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 733649485643                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     769192949829                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  35543464186                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 733649485643                       # number of overall miss cycles
system.l2.overall_miss_latency::total    769192949829                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1792144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     15183741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            16975885                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     13872043                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          13872043                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              242                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      5086046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5086046                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1792144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     20269787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22061931                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1792144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     20269787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22061931                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.231405                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.258711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.255828                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.566116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.566116                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.017241                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.017241                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.925107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.925107                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.231405                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.425921                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.410120                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.231405                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.425921                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.410120                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85706.586481                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85267.940194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85309.827235                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  3645.875912                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3645.875912                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84737.236154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84737.236154                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85706.586481                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84978.708182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85012.069993                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85706.586481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84978.708182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85012.069993                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              6452228                       # number of writebacks
system.l2.writebacks::total                   6452228                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       414711                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      3928194                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4342905                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          137                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           137                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4705139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4705139                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       414711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      8633333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9048044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       414711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      8633333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9048044                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1147                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3413                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3413                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         4560                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4560                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  30339498814                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 285771540436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 316111039250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      2468621                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2468621                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        21001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        21001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 340041350421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 340041350421                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  30339498814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 625812890857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 656152389671                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  30339498814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 625812890857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 656152389671                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    170014000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    170014000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    599765000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    599765000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    769779000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    769779000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.231405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.258711                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.255828                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.566116                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.566116                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.017241                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.017241                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.925107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.925107                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.231405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.425921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.410120                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.231405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.425921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.410120                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73158.172351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72748.835836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72787.924039                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18019.131387                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18019.131387                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        21001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72270.202946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72270.202946                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73158.172351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72487.982435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72518.700138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73158.172351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72487.982435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72518.700138                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 148224.934612                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 148224.934612                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 175729.563434                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 175729.563434                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 168811.184211                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 168811.184211                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4344291                       # Transaction distribution
system.membus.trans_dist::ReadResp            4344259                       # Transaction distribution
system.membus.trans_dist::WriteReq               3413                       # Transaction distribution
system.membus.trans_dist::WriteResp              3413                       # Transaction distribution
system.membus.trans_dist::Writeback           6570116                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       117888                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       117888                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              230                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             231                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4705046                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4705046                       # Transaction distribution
system.membus.trans_dist::BadAddressError           32                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       353902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       353902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24548327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     24557511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24911413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     15089664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     15089664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        17670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    991996480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    992014150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1007103814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              441                       # Total snoops (count)
system.membus.snoop_fanout::samples          15741449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                15741449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            15741449                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9221499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         44820675286                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               37500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119375758                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        47931621207                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       499849293                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    404781888                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1917781                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    275272325                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       222919712                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.981520                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         8907958                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       102410                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            913581662                       # DTB read hits
system.switch_cpus.dtb.read_misses            2032275                       # DTB read misses
system.switch_cpus.dtb.read_acv                  1491                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        906805866                       # DTB read accesses
system.switch_cpus.dtb.write_hits           254859357                       # DTB write hits
system.switch_cpus.dtb.write_misses            339391                       # DTB write misses
system.switch_cpus.dtb.write_acv                  726                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       243662495                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1168441019                       # DTB hits
system.switch_cpus.dtb.data_misses            2371666                       # DTB misses
system.switch_cpus.dtb.data_acv                  2217                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1150468361                       # DTB accesses
system.switch_cpus.itb.fetch_hits           554651705                       # ITB hits
system.switch_cpus.itb.fetch_misses            109974                       # ITB misses
system.switch_cpus.itb.fetch_acv                31434                       # ITB acv
system.switch_cpus.itb.fetch_accesses       554761679                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               2472335684                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    604557889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5494706796                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           499849293                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    231827670                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1808380091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         8199948                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              12064                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       137654                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      3809849                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        69634                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1460                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         563651675                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1623386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              32                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2421068615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.269538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.317753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1548887734     63.98%     63.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         33310303      1.38%     65.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         54435402      2.25%     67.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         39386933      1.63%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        119367476      4.93%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22610200      0.93%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         76975432      3.18%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26769686      1.11%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        499325449     20.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2421068615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.202177                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.222476                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        445259433                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1183217972                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         657265475                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     131325519                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4000216                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     74490410                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        100934                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5407745522                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        240009                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4000216                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        492276039                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       393563211                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    303115363                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         734605186                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     493508600                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     5386032775                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      54087898                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      105714731                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      120754447                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      159789782                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4270839455                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7310395210                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   6222845651                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1084315509                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    4161101472                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        109737989                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     25218962                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       382627                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         687492601                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    915614507                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    261904217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    144916084                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     95179161                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         5012170346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     11007683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        4981512838                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       455072                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    136025377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     68173364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     10001015                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2421068615                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.057568                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.257342                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    975368648     40.29%     40.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    280888945     11.60%     51.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    261139008     10.79%     62.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    254799220     10.52%     73.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    231696051      9.57%     82.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    175118075      7.23%     90.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    132269578      5.46%     95.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     60356550      2.49%     97.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     49432540      2.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2421068615                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        19272729     10.33%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        5421473      2.91%     13.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        670515      0.36%     13.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         41922      0.02%     13.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt          4022      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     59031317     31.63%     45.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      83746811     44.88%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16337449      8.76%     98.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2079902      1.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      6430346      0.13%      0.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3111958097     62.47%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    100972097      2.03%     64.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    360449661      7.24%     71.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     35050789      0.70%     72.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10390000      0.21%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    152951409      3.07%     75.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     21348055      0.43%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    917314668     18.41%     94.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    255489833      5.13%     99.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      9157883      0.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4981512838                       # Type of FU issued
system.switch_cpus.iq.rate                   2.014901                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           186606140                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037460                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  10527340906                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4154072308                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4023657961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2043814599                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1005374651                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    943323855                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     4067156420                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1094532212                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    132914823                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     27055379                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        23790                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       256110                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     15009583                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3200                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6941192                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4000216                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        78412915                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      48118564                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   5365851336                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1891365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     915614507                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    261904217                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     10532355                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2914138                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      44130139                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       256110                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1021081                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2057516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3078597                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    4977790078                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     915916948                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3722762                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             342673307                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1171137853                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        455648845                       # Number of branches executed
system.switch_cpus.iew.exec_stores          255220905                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.013396                       # Inst execution rate
system.switch_cpus.iew.wb_sent             4970068132                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            4966981816                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        3564490551                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        4260442931                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.009024                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.836648                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    135488082                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      1006668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2951906                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2401572436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.174108                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.063120                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1254370890     52.23%     52.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    296125613     12.33%     64.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    154128364      6.42%     70.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     78555720      3.27%     74.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     57142110      2.38%     76.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     63847627      2.66%     79.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     53978543      2.25%     81.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     37838209      1.58%     83.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    405585360     16.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2401572436                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5221277677                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5221277677                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1135453764                       # Number of memory references committed
system.switch_cpus.commit.loads             888559130                       # Number of loads committed
system.switch_cpus.commit.membars              382339                       # Number of memory barriers committed
system.switch_cpus.commit.branches          447358183                       # Number of branches committed
system.switch_cpus.commit.fp_insts          919629281                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4269227658                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7274392                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    340555350      6.52%      6.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3065600901     58.71%     65.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    100913901      1.93%     67.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    353082809      6.76%     73.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     34208665      0.66%     74.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10389151      0.20%     74.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    151667869      2.90%     77.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv     19846765      0.38%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    888941469     17.03%     95.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    246912917      4.73%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      9157880      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5221277677                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     405585360                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           7341797571                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         10733047812                       # The number of ROB writes
system.switch_cpus.timesIdled                 1162043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                51267069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles            395987392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4887152660                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4887152660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.505885                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.505885                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.976735                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.976735                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       6171746271                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3453789561                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1056989056                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        768400105                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1210172709                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        7762136                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           16977723                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          16977566                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3413                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3413                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         13872043                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       118172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             242                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5086046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5086046                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           32                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3584742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     54421449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              58006191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    114697280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2185099910                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2299797190                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          118975                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         36057697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.003284                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057211                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               35939287     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 118410      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36057697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31843393000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           168000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2772867067                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32099945523                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003142                       # Number of seconds simulated
sim_ticks                                  3141924000                       # Number of ticks simulated
final_tick                               3730411073000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              431736557                       # Simulator instruction rate (inst/s)
host_op_rate                                431736298                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              271645590                       # Simulator tick rate (ticks/s)
host_mem_usage                                 764784                       # Number of bytes of host memory used
host_seconds                                    11.57                       # Real time elapsed on the host
sim_insts                                  4993572205                       # Number of instructions simulated
sim_ops                                    4993572205                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       347136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1202752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1549888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       347136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        347136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1029632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1029632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        18793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    110485168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    382807477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             493292645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    110485168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110485168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       327707481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327707481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       327707481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    110485168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    382807477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            821000126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16088                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24217                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1549696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1029760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1549888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1029632                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1003                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3141596000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.311044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.612797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.555132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9389     59.45%     59.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3774     23.90%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          972      6.16%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          479      3.03%     92.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          308      1.95%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          162      1.03%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          155      0.98%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           94      0.60%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          459      2.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.808402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.525430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.647913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             57      5.84%      6.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           434     44.47%     50.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           351     35.96%     86.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            84      8.61%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            25      2.56%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            13      1.33%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             4      0.41%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.10%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.20%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           976                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.485656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.458925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              761     77.97%     77.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      1.54%     79.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              155     15.88%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      3.59%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.82%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           976                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    514443500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               968456000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  121070000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21245.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39995.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       493.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       327.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    493.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    327.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5931                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      77945.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              15174991440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               8280005250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35390472000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21649537440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          96401107920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         603737026335                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         355969189500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1136602329885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            770.087890                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    540228750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     104780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2493160500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              15539043240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               8478644625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35541074400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21795039360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          96401107920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         605290796460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         354606231750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1137651937755                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            770.799038                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    386465000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     104780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2648579000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      19046                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7587     49.48%     49.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.05%     49.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       3      0.02%     49.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7736     50.45%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15334                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7585     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.05%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        3      0.02%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7585     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15181                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2277088500     71.89%     71.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 5371500      0.17%     72.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1157000      0.04%     72.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883801000     27.90%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           3167418000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999736                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.980481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.990022                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      2.86%      2.86% # number of syscalls executed
system.cpu.kern.syscall::3                          2      5.71%      8.57% # number of syscalls executed
system.cpu.kern.syscall::4                          5     14.29%     22.86% # number of syscalls executed
system.cpu.kern.syscall::6                          4     11.43%     34.29% # number of syscalls executed
system.cpu.kern.syscall::17                         2      5.71%     40.00% # number of syscalls executed
system.cpu.kern.syscall::19                         2      5.71%     45.71% # number of syscalls executed
system.cpu.kern.syscall::33                         1      2.86%     48.57% # number of syscalls executed
system.cpu.kern.syscall::45                         4     11.43%     60.00% # number of syscalls executed
system.cpu.kern.syscall::48                         1      2.86%     62.86% # number of syscalls executed
system.cpu.kern.syscall::54                         1      2.86%     65.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      2.86%     68.57% # number of syscalls executed
system.cpu.kern.syscall::71                         5     14.29%     82.86% # number of syscalls executed
system.cpu.kern.syscall::73                         2      5.71%     88.57% # number of syscalls executed
system.cpu.kern.syscall::74                         1      2.86%     91.43% # number of syscalls executed
system.cpu.kern.syscall::75                         2      5.71%     97.14% # number of syscalls executed
system.cpu.kern.syscall::130                        1      2.86%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     35                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   130      0.79%      0.79% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.04%      0.83% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15100     92.32%     93.15% # number of callpals executed
system.cpu.kern.callpal::rdps                      16      0.10%     93.25% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     93.26% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     93.26% # number of callpals executed
system.cpu.kern.callpal::rti                      223      1.36%     94.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   54      0.33%     94.96% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.06%     95.01% # number of callpals executed
system.cpu.kern.callpal::rdunique                 816      4.99%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16356                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               353                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 210                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 210                      
system.cpu.kern.mode_good::user                   210                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.594901                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.746004                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2377855000     75.07%     75.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            789563000     24.93%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      130                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             38883                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1126161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.586394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4963107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4963107                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       710943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          710943                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       337200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         337200                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        19317                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19317                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        20427                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        20427                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1048143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1048143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1048143                       # number of overall hits
system.cpu.dcache.overall_hits::total         1048143                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        65843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65843                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        75557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75557                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1768                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1768                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       141400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       141400                       # number of overall misses
system.cpu.dcache.overall_misses::total        141400                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3922592245                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3922592245                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4554797973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4554797973                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    104747250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    104747250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   8477390218                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8477390218                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   8477390218                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8477390218                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       776786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       776786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       412757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       412757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        21085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        20428                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        20428                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1189543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1189543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1189543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1189543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.084763                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084763                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.183054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.183054                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.083851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.083851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000049                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000049                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.118869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.118869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118869                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 59574.931959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59574.931959                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 60282.938351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60282.938351                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 59246.182127                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 59246.182127                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 59953.254724                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59953.254724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 59953.254724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59953.254724                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       368933                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2297                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7596                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              29                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.569379                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    79.206897                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        26380                       # number of writebacks
system.cpu.dcache.writebacks::total             26380                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        42501                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        42501                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        61000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61000                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          782                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          782                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       103501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       103501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       103501                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       103501                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        23342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        14557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14557                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          986                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          986                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        37899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        37899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37899                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          435                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          435                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1089586002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1089586002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    841131386                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    841131386                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     51695500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     51695500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1930717388                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1930717388                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1930717388                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1930717388                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67439500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67439500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     30181500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     30181500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97621000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97621000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.046763                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.046763                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000049                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.031860                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031860                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.031860                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031860                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46679.204952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46679.204952                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 57781.918390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57781.918390                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 52429.513185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52429.513185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 50943.755455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50943.755455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 50943.755455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50943.755455                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224798.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224798.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223566.666667                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223566.666667                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224416.091954                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224416.091954                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             19125                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.923265                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              891644                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19637                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.406325                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.923265                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1552618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1552618                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       744840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          744840                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       744840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           744840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       744840                       # number of overall hits
system.cpu.icache.overall_hits::total          744840                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        21902                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21902                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        21902                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21902                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        21902                       # number of overall misses
system.cpu.icache.overall_misses::total         21902                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    776727205                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    776727205                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    776727205                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    776727205                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    776727205                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    776727205                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       766742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       766742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       766742                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       766742                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       766742                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       766742                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.028565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028565                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.028565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.028565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028565                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 35463.756963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35463.756963                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 35463.756963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35463.756963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 35463.756963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35463.756963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1971                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                64                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.796875                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2768                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2768                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2768                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2768                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2768                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2768                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        19134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19134                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        19134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        19134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19134                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    626313537                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    626313537                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    626313537                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    626313537                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    626313537                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    626313537                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.024955                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024955                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.024955                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024955                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.024955                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024955                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 32733.016463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32733.016463                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 32733.016463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32733.016463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 32733.016463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32733.016463                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 135                       # Transaction distribution
system.iobus.trans_dist::WriteResp                135                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                14000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              735000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     24120                       # number of replacements
system.l2.tags.tagsinuse                 16251.070571                       # Cycle average of tags in use
system.l2.tags.total_refs                      289939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40282                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.197731                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4486.063342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3551.997483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  8213.009746                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.273808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.216797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.501282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991887                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10909                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1980                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986450                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1388899                       # Number of tag accesses
system.l2.tags.data_accesses                  1388899                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        13707                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        13611                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   27318                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26380                       # number of Writeback hits
system.l2.Writeback_hits::total                 26380                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         6479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6479                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         13707                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         20090                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33797                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        13707                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        20090                       # number of overall hits
system.l2.overall_hits::total                   33797                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5424                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        10711                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16135                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8082                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5424                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        18793                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24217                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5424                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        18793                       # number of overall misses
system.l2.overall_misses::total                 24217                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    462956250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    971575750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1434532000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    756485250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     756485250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    462956250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1728061000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2191017250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    462956250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1728061000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2191017250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        19131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        24322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43453                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26380                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26380                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        14561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14561                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        19131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        38883                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58014                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        19131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        38883                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58014                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.283519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.440383                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.371321                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.555044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555044                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.283519                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.483322                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.417434                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.283519                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.483322                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.417434                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85353.290929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 90708.220521                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88908.088007                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 93601.243504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93601.243504                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85353.290929                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91952.375885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90474.346533                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85353.290929                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91952.375885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90474.346533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16088                       # number of writebacks
system.l2.writebacks::total                     16088                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        10711                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            16135                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8082                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        18793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24217                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        18793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24217                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          135                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          435                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          435                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    395076750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    837749250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1232826000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    656435750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    656435750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    395076750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1494185000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1889261750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    395076750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1494185000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1889261750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63239500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63239500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28426500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28426500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91666000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91666000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.283519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.440383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.371321                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.555044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.555044                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.283519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.483322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.417434                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.283519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.483322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.417434                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72838.633850                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78213.915601                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76406.941432                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 81221.943826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81221.943826                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72838.633850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79507.529399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78013.864228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72838.633850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79507.529399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78013.864228                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210798.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210798.333333                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210566.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210566.666667                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210726.436782                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210726.436782                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               16435                       # Transaction distribution
system.membus.trans_dist::ReadResp              16435                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::Writeback             16088                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8082                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        64522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        65392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  65392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2579520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2580088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2580088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             40740                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   40740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               40740                       # Request fanout histogram
system.membus.reqLayer0.occupancy              668500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           112190500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy          128917750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1560431                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1337676                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        25649                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1120845                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          351622                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     31.371153                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           81342                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          686                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               861899                       # DTB read hits
system.switch_cpus.dtb.read_misses               5466                       # DTB read misses
system.switch_cpus.dtb.read_acv                    24                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           170932                       # DTB read accesses
system.switch_cpus.dtb.write_hits              479550                       # DTB write hits
system.switch_cpus.dtb.write_misses              1917                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           89841                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1341449                       # DTB hits
system.switch_cpus.dtb.data_misses               7383                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses           260773                       # DTB accesses
system.switch_cpus.itb.fetch_hits              259276                       # ITB hits
system.switch_cpus.itb.fetch_misses              2018                       # ITB misses
system.switch_cpus.itb.fetch_acv                  107                       # ITB acv
system.switch_cpus.itb.fetch_accesses          261294                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  6283848                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1156560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                6561259                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1560431                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       432964                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               4476107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          104052                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          788                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        49630                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            766744                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         18460                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      5735195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.144034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.552319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4581708     79.89%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            89713      1.56%     81.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            99619      1.74%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           103467      1.80%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           146705      2.56%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            53471      0.93%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            68252      1.19%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            39860      0.70%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           552400      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5735195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.248324                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.044147                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           882408                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       3874800                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            826339                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        102216                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          49432                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        72378                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2654                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        5582513                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          7650                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          49432                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           948220                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          829693                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2676675                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            860130                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        371045                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        5303673                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6657                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          37792                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15101                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         157865                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      3856290                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       6765576                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      6753438                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        10913                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       3166452                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           689835                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       158700                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22609                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            756647                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       887600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       514064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       172690                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        69101                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            4891729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       211327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           4733879                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         3674                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       928407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       430249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       141789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      5735195                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.825409                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.615901                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3999602     69.74%     69.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       632643     11.03%     80.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       339604      5.92%     86.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       241109      4.20%     90.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       212990      3.71%     94.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       124182      2.17%     96.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        92751      1.62%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        69187      1.21%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        23127      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5735195                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           34255     29.66%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          51945     44.97%     74.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         29305     25.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2001      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3224130     68.11%     68.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11470      0.24%     68.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         5088      0.11%     68.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     68.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         2267      0.05%     68.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     68.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          999      0.02%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       912634     19.28%     87.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       486787     10.28%     98.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        88500      1.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        4733879                       # Type of FU issued
system.switch_cpus.iq.rate                   0.753341                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              115505                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024400                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     15289253                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      6019885                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4595717                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        32878                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        16790                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        16074                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        4830713                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           16670                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        26848                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       154203                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          267                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5281                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        80521                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3026                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        40829                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          49432                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          424802                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        232813                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      5168630                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         7959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        887600                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       514064                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       176865                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        229334                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         5281                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        11449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        33601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        45050                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       4681564                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        869674                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        52314                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 65574                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1351627                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           643034                       # Number of branches executed
system.switch_cpus.iew.exec_stores             481953                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.745015                       # Inst execution rate
system.switch_cpus.iew.wb_sent                4627004                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               4611791                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           2635171                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           3410072                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.733912                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.772761                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       931248                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        69538                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        42101                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      5583766                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.755290                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.831253                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4159392     74.49%     74.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       659115     11.80%     86.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       243153      4.35%     90.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        98445      1.76%     92.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        93997      1.68%     94.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        44719      0.80%     94.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        36164      0.65%     95.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        30209      0.54%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       218572      3.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5583766                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      4217362                       # Number of instructions committed
system.switch_cpus.commit.committedOps        4217362                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1166940                       # Number of memory references committed
system.switch_cpus.commit.loads                733397                       # Number of loads committed
system.switch_cpus.commit.membars               31937                       # Number of memory barriers committed
system.switch_cpus.commit.branches             579671                       # Number of branches committed
system.switch_cpus.commit.fp_insts              15736                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           4066683                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        65993                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        44711      1.06%      1.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2865527     67.95%     69.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        11039      0.26%     69.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     69.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5073      0.12%     69.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     69.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         2264      0.05%     69.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     69.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          999      0.02%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       765334     18.15%     87.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       433913     10.29%     97.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        88500      2.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      4217362                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        218572                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10478823                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            10449262                       # The number of ROB writes
system.switch_cpus.timesIdled                   10828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  548653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             4174651                       # Number of Instructions Simulated
system.switch_cpus.committedOps               4174651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.505239                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.505239                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.664346                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.664346                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          6187943                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         3499617                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             10694                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            10319                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          156632                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          86180                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              43756                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43756                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               135                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              135                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            26380                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        38265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       105022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                143287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1224384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4177400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5401784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               3                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            84835                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  84835    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84835                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           68865000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29747212                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61688748                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
