// Seed: 2458147146
module module_0 #(
    parameter id_12 = 32'd49
) (
    input  id_1,
    input  id_2,
    output id_3
);
  logic id_4;
  logic id_5;
  logic id_6, id_7, id_8 = 1 | 1, id_9;
  logic id_10;
  assign id_1 = 1;
  type_0
      id_11 (
          id_4,
          1'b0 | 1'd0,
          1'b0,
          id_1 || ({~~id_6 && id_5}),
          1,
          1,
          id_2
      ),
      _id_12;
  assign id_9 = id_1;
  assign id_6[id_12] = id_8;
  assign id_1 = id_8;
  logic id_13;
endmodule
