
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003505                       # Number of seconds simulated
sim_ticks                                  3504829539                       # Number of ticks simulated
final_tick                               531553290210                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173034                       # Simulator instruction rate (inst/s)
host_op_rate                                   219023                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 300196                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898636                       # Number of bytes of host memory used
host_seconds                                 11675.12                       # Real time elapsed on the host
sim_insts                                  2020192864                       # Number of instructions simulated
sim_ops                                    2557114838                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        29696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        36352                       # Number of bytes read from this memory
system.physmem.bytes_read::total                69504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        60928                       # Number of bytes written to this memory
system.physmem.bytes_written::total             60928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          232                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          284                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   543                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             476                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  476                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       511294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8472880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       474773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10371974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19830922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       511294                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       474773                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             986068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17384012                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17384012                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17384012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       511294                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8472880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       474773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10371974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37214934                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8404868                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3122366                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2546689                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210052                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1310641                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1216701                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335724                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9355                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3122222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17162219                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3122366                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1552425                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3809896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1115206                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        508273                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1540750                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101360                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8343034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.550939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4533138     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251790      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470146      5.64%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          466763      5.59%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          290286      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230175      2.76%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145538      1.74%     76.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136630      1.64%     78.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1818568     21.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8343034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371495                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.041938                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3257328                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       502319                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3658349                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22658                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        902372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526749                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20592620                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        902372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3495046                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98424                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79749                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3438805                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       328630                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19851382                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        136221                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27868184                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92614040                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92614040                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168654                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10699497                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3511                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           920426                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1841808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       935674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        12059                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       323195                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18699013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14870801                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29336                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6361057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19455281                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8343034                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897307                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2854762     34.22%     34.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1813056     21.73%     55.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1199080     14.37%     70.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       786629      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       827283      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401331      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       315787      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71659      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73447      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8343034                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92893     72.25%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18228     14.18%     86.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17453     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12439844     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199472      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1437728      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792066      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14870801                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.769308                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128574                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008646                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38242540                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25063485                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14529301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14999375                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46930                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       722178                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226306                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        902372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51000                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8900                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18702398                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        37076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1841808                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       935674                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6939                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248157                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14671527                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1372312                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       199268                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145419                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078985                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            773107                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.745599                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14533581                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14529301                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9259337                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26579507                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.728677                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348364                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6388956                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212365                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7440662                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.148828                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2818091     37.87%     37.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2087255     28.05%     65.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       867724     11.66%     77.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431505      5.80%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       431344      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       173473      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       176408      2.37%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        93831      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       361031      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7440662                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       361031                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25782059                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38307842                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  61834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840487                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840487                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189787                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189787                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65909615                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20179621                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18911402                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8404868                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3102117                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2525914                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208261                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1268118                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1214861                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314706                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9150                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3420803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16957626                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3102117                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1529567                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3556854                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1073239                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        494064                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1671022                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8333277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4776423     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          188530      2.26%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          247507      2.97%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          373782      4.49%     67.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          366740      4.40%     71.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          279438      3.35%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162357      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          247247      2.97%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1691253     20.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8333277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369086                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017596                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3535049                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       484076                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3425315                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27512                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        861324                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523557                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20281613                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1163                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        861324                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3723690                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102937                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       106016                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3259780                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279524                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19685859                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           80                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120240                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        87948                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27422557                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91678513                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91678513                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16961750                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10460781                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4050                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2274                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           801455                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1830236                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       963832                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18772                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       335241                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18293179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3883                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14688099                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27236                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6012399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18310908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          571                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8333277                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762584                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2874991     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1838377     22.06%     56.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1192281     14.31%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       806899      9.68%     80.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       755580      9.07%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       405939      4.87%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       295872      3.55%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89488      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73850      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8333277                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71800     68.80%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15582     14.93%     83.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16971     16.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12224371     83.23%     83.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207532      1.41%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1656      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1449017      9.87%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       805523      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14688099                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.747570                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104353                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37841063                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24309544                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14274690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14792452                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50180                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       710360                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       245838                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        861324                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59858                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10038                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18297065                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117444                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1830236                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       963832                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2227                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119857                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244992                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14405025                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1364646                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283073                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2151966                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2015499                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            787320                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713891                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14278521                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14274690                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9167403                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25748896                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698384                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356031                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9935092                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12211034                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6086083                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211434                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7471953                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2862824     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2156973     28.87%     67.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       792184     10.60%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       453867      6.07%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       380347      5.09%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       189782      2.54%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185115      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        79784      1.07%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       371077      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7471953                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9935092                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12211034                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1837870                       # Number of memory references committed
system.switch_cpus1.commit.loads              1119876                       # Number of loads committed
system.switch_cpus1.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1751273                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11006732                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249182                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       371077                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25397993                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37456042                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  71591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9935092                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12211034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9935092                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845978                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845978                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182064                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182064                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64823395                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19713008                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18730154                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3312                       # number of misc regfile writes
system.l2.replacements                            543                       # number of replacements
system.l2.tagsinuse                      65535.960296                       # Cycle average of tags in use
system.l2.total_refs                          1096277                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66079                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.590399                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         20157.883806                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.963814                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    111.830396                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.964452                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    151.124600                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             48.528365                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20972.454796                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                    33                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          24034.210068                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.307585                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001706                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002306                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000740                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.320014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000504                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.366733                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3741                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5026                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8767                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3948                       # number of Writeback hits
system.l2.Writeback_hits::total                  3948                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3741                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5026                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8767                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3741                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5026                       # number of overall hits
system.l2.overall_hits::total                    8767                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          232                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          284                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   543                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          232                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          284                       # number of demand (read+write) misses
system.l2.demand_misses::total                    543                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          232                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          284                       # number of overall misses
system.l2.overall_misses::total                   543                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       619788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10706531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       602492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     12813073                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        24741884                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       619788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     10706531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       602492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     12813073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         24741884                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       619788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     10706531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       602492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     12813073                       # number of overall miss cycles
system.l2.overall_miss_latency::total        24741884                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5310                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9310                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3948                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3948                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5310                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9310                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5310                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9310                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.058394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.053484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.058324                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.058394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.053484                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058324                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.058394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.053484                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058324                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46148.840517                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46345.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45116.454225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45565.163904                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46148.840517                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46345.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45116.454225                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45565.163904                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46148.840517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46345.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45116.454225                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45565.163904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  476                       # number of writebacks
system.l2.writebacks::total                       476                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          232                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          284                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              543                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               543                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              543                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       538399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9372590                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       528997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11171444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     21611430                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       538399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      9372590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       528997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     11171444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     21611430                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       538399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      9372590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       528997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     11171444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     21611430                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.058394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.053484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.058324                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.058394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.053484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058324                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.058394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.053484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058324                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40399.094828                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40692.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39336.070423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39800.055249                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40399.094828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40692.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39336.070423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39800.055249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40399.094828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40692.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39336.070423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39800.055249                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963791                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001548383                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163171.453564                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963791                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1540734                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1540734                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1540734                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1540734                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1540734                       # number of overall hits
system.cpu0.icache.overall_hits::total        1540734                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       753543                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       753543                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       753543                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       753543                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       753543                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       753543                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1540750                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1540750                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1540750                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1540750                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1540750                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1540750                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47096.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47096.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47096.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       634458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       634458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       634458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       634458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       634458                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       634458                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45318.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153406394                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36274.862615                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.008430                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.991570                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855502                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144498                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1046686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1046686                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1752727                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1752727                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1752727                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1752727                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10305                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10305                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10305                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10305                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10305                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10305                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    264160210                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    264160210                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    264160210                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    264160210                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    264160210                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    264160210                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1056991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1056991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1763032                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1763032                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1763032                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1763032                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009749                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009749                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005845                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005845                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005845                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005845                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25634.178554                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25634.178554                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25634.178554                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25634.178554                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25634.178554                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25634.178554                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1207                       # number of writebacks
system.cpu0.dcache.writebacks::total             1207                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6332                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6332                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6332                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     37568947                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     37568947                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     37568947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     37568947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     37568947                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     37568947                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002254                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002254                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002254                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002254                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data  9456.065190                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9456.065190                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data  9456.065190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9456.065190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data  9456.065190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9456.065190                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.964431                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001936389                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2020033.042339                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.964431                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020776                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794815                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1671002                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1671002                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1671002                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1671002                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1671002                       # number of overall hits
system.cpu1.icache.overall_hits::total        1671002                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1004936                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1004936                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1004936                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1004936                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1004936                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1004936                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1671022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1671022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1671022                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1671022                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1671022                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1671022                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50246.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50246.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50246.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50246.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50246.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50246.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       616832                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       616832                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       616832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       616832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       616832                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       616832                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47448.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47448.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47448.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47448.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47448.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47448.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5310                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157768655                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5566                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28345.069170                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.072389                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.927611                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887002                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112998                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1038134                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1038134                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       714240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        714240                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1736                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1656                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1656                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1752374                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1752374                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1752374                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1752374                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13413                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13413                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          338                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          338                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13751                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13751                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13751                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13751                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    324218901                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    324218901                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     15120968                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15120968                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    339339869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    339339869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    339339869                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    339339869                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051547                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051547                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       714578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       714578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1766125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1766125                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1766125                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1766125                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012755                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012755                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000473                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007786                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007786                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007786                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007786                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24171.989935                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24171.989935                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44736.591716                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44736.591716                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24677.468475                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24677.468475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24677.468475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24677.468475                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        61698                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        30849                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2741                       # number of writebacks
system.cpu1.dcache.writebacks::total             2741                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8103                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8103                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          338                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          338                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8441                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8441                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5310                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5310                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5310                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     55719367                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     55719367                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     55719367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     55719367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     55719367                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     55719367                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003007                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003007                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003007                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003007                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10493.289454                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10493.289454                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10493.289454                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10493.289454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10493.289454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10493.289454                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
