# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:15 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 16:50:15 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:16 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 16:50:16 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:17 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 16:50:17 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:18 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 16:50:19 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:19 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 16:50:20 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 16:50:20 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    x
#           1                  35    x
#           2                  55    x
#           3                  75    x
#           4                  95    x
#           5                 115    x
# ** Note: $stop    : ./ControlUnit_1.sv(57)
#    Time: 115 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 57
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 120750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:11 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 16:53:11 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:11 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 16:53:12 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:12 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 16:53:12 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:13 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 16:53:13 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:14 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 16:53:14 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 16:53:17 on May 27,2020, Elapsed time: 0:02:57
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 16:53:18 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    0
#           1                  35 8223
#           2                  5512579
#           3                  7519088
#           4                  95 5120
#           5                 11520480
# ** Note: $stop    : ./ControlUnit_1.sv(57)
#    Time: 115 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 57
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 120750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:36 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 16:54:36 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:37 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 16:54:38 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:39 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 16:54:39 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:40 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 16:54:40 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:41 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 16:54:41 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 16:54:47 on May 27,2020, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 16:54:47 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    x
#           1                  35    x
#           2                  55    x
#           3                  75    x
#           4                  95    x
#           5                 115    x
# ** Note: $stop    : ./ControlUnit_1.sv(57)
#    Time: 115 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 57
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 120750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:00 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 16:56:00 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:01 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 16:56:01 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:02 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 16:56:02 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:03 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 16:56:03 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:04 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 16:56:04 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 16:56:07 on May 27,2020, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 16:56:07 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./ControlUnit_1.sv(55): Variable '/ControlUnit_1_tb/addr', driven via a port connection, is multiply driven. See ./ControlUnit_1.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /ControlUnit_1_tb File: ./ControlUnit_1.sv
# ** Warning: (vsim-3839) ./ControlUnit_1.sv(51): Variable '/ControlUnit_1_tb/addr', driven via a port connection, is multiply driven. See ./ControlUnit_1.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /ControlUnit_1_tb File: ./ControlUnit_1.sv
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    x
#           1                  35    x
#           2                  55    x
#           3                  75    x
#           4                  95    x
#           5                 115    x
# ** Note: $stop    : ./ControlUnit_1.sv(57)
#    Time: 115 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 57
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 120750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 16:56:58 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:59 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 16:56:59 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:00 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 16:57:00 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:01 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 16:57:01 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:01 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 16:57:02 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 16:57:04 on May 27,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 16:57:05 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    x
#           1                  35    x
#           2                  55    x
#           3                  75    x
#           4                  95    x
#           5                 115    x
# ** Note: $stop    : ./ControlUnit_1.sv(57)
#    Time: 115 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 57
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 120750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:10 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 16:58:10 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:11 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 16:58:11 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:12 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 16:58:12 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:13 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 16:58:14 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:15 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 16:58:15 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 16:58:21 on May 27,2020, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 16:58:21 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./ControlUnit_1.sv(15): Variable '/ControlUnit_1_tb/DUT/addr', driven via a port connection, is multiply driven. See ./ControlUnit_1.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /ControlUnit_1_tb/DUT/U3 File: ./PC_Counter.sv
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    0
#           1                  35 8223
#           2                  5512579
#           3                  7519088
#           4                  95 5120
#           5                 11520480
# ** Note: $stop    : ./ControlUnit_1.sv(57)
#    Time: 115 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 57
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 120750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:11 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 16:59:11 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:12 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 16:59:12 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:13 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 16:59:13 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:13 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 16:59:14 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:14 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 16:59:14 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 16:59:18 on May 27,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 16:59:18 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./ControlUnit_1.sv(15): Variable '/ControlUnit_1_tb/DUT/addr', driven via a port connection, is multiply driven. See ./ControlUnit_1.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /ControlUnit_1_tb/DUT/U3 File: ./PC_Counter.sv
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  75    0    0
#           1                  95    0    0
#           2                 115    0    0
#           3                 135    0    0
#           4                 155    0    0
#           5                 175    0    0
#           6                 195    0    0
#           0                 235    0    0
#           1                 255    0    0
#           2                 275    0    0
#           3                 295    0    0
#           4                 315    0    0
#           5                 335    0    0
# ** Note: $stop    : ./ControlUnit_1.sv(46)
#    Time: 335 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 46
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 351750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:15 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:00:15 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:16 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:00:17 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:17 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:00:18 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:19 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:00:19 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:20 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 17:00:20 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 17:00:25 on May 27,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 17:00:25 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  75    0    0
#           1                  95    0    0
#           2                 115    0    0
#           3                 135    0    0
#           4                 155    0    0
#           5                 175    0    0
#           6                 195    0    0
#           0                 235    0    0
#           1                 255    0    0
#           2                 275    0    0
#           3                 295    0    0
#           4                 315    0    0
#           5                 335    0    0
# ** Note: $stop    : ./ControlUnit_1.sv(46)
#    Time: 335 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 46
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 351750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:53 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:02:54 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:54 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:02:55 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:56 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:02:57 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:58 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:02:58 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:59 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 17:02:59 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 17:03:06 on May 27,2020, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 17:03:06 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  75    0    0
#           1                  95 8223    0
#           2                 11512579 8223
#           3                 1351908812579
#           4                 155 512019088
#           5                 17520480 5120
#           6                 195    020480
#           0                 235    020480
#           1                 255    020480
#           2                 275    020480
#           3                 295    020480
#           4                 315    020480
#           5                 335    020480
# ** Note: $stop    : ./ControlUnit_1.sv(46)
#    Time: 335 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 46
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 351750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:47 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:04:48 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:48 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:04:48 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:49 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:04:49 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:50 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:04:50 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:51 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 17:04:51 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 17:05:03 on May 27,2020, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 17:05:03 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  75    0       0
#           1                  95 8223       0
#           2                 11512579    8223
#           3                 13519088   12579
#           4                 155 5120   19088
#           5                 17520480    5120
#           6                 195    0   20480
#           0                 235    0   20480
#           1                 255    0   20480
#           2                 275    0   20480
#           3                 295    0   20480
#           4                 315    0   20480
#           5                 335    0   20480
# ** Note: $stop    : ./ControlUnit_1.sv(46)
#    Time: 335 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 46
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 351750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:18 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:07:18 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:19 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:07:19 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:20 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:07:21 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:21 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:07:21 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:22 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 17:07:22 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 17:07:29 on May 27,2020, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 17:07:29 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  75    0       0
#           1                  95 8223       0
#           2                 11512579    8223
#           3                 13519088   12579
#           4                 155 5120   19088
#           5                 17520480    5120
#           6                 195    0   20480
# //////////////////
# With IR_load turned off:
#           0                 235    0   20480
#           1                 255    0   20480
#           2                 275    0   20480
#           3                 295    0   20480
#           4                 315    0   20480
#           5                 335    0   20480
# ** Note: $stop    : ./ControlUnit_1.sv(48)
#    Time: 335 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 48
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 351750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:08 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:08:08 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:08 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:08:09 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:08:09 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:08:10 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:11 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 17:08:11 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 17:08:18 on May 27,2020, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 17:08:19 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  75      0       0
#           1                  95   8223       0
#           2                 115  12579    8223
#           3                 135  19088   12579
#           4                 155   5120   19088
#           5                 175  20480    5120
#           6                 195      0   20480
# ///////////////////////////////////////////////////////////////
#                With IR_load turned off:
#           0                 235       0   20480
#           1                 255       0   20480
#           2                 275       0   20480
#           3                 295       0   20480
#           4                 315       0   20480
#           5                 335       0   20480
# ** Note: $stop    : ./ControlUnit_1.sv(48)
#    Time: 335 ns  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 48
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 351750 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:37 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:35:38 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:38 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:35:38 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:38 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:35:38 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:39 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:35:39 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:39 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 17:35:40 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 17:35:46 on May 27,2020, Elapsed time: 0:27:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 17:35:46 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  35      0       x
#           1                  55   8223       0
#           2                  75  12579    8223
#           3                  95  19088   12579
#           4                 115   5120   19088
#           5                 135  20480    5120
#           6                 155      0   20480
# ///////////////////////////////////////////////////////////////
#                With IR_load turned off:
#           0                 195       0   20480
#           1                 215       0   20480
#           2                 235       0   20480
#           3                 255       0   20480
#           4                 275       0   20480
#           5                 295       0   20480
# ** Note: $stop    : ./ControlUnit_1.sv(48)
#    Time: 295 ps  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 48
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 310 ps
# 
# End
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:24 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:38:24 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:24 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:38:24 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:38:25 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:38:25 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:26 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 17:38:26 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 17:38:30 on May 27,2020, Elapsed time: 0:02:44
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 17:38:30 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  75      0       0
#           1                  95   8223       0
#           2                 115  12579    8223
#           3                 135  19088   12579
#           4                 155   5120   19088
#           5                 175  20480    5120
#           6                 195      0   20480
# ///////////////////////////////////////////////////////////////
#                With IR_load turned off:
#           0                 235       0   20480
#           1                 255       0   20480
#           2                 275       0   20480
#           3                 295       0   20480
#           4                 315       0   20480
#           5                 335       0   20480
# ** Note: $stop    : ./ControlUnit_1.sv(48)
#    Time: 335 ps  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 48
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 352 ps
# 
# End
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:59 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:47:59 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:59 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:47:59 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:00 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:48:00 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:01 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:48:01 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:02 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 17:48:02 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 17:48:07 on May 27,2020, Elapsed time: 0:09:37
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 17:48:07 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  72      0       0
#           1                  92   8223       0
#           2                 112  12579    8223
#           3                 132  19088   12579
#           4                 152   5120   19088
#           5                 172  20480    5120
#           6                 192      0   20480
# ///////////////////////////////////////////////////////////////
#                With IR_load turned off:
#           0                 232       0   20480
#           1                 252       0   20480
#           2                 272       0   20480
#           3                 292       0   20480
#           4                 312       0   20480
#           5                 332       0   20480
# ** Note: $stop    : ./ControlUnit_1.sv(48)
#    Time: 332 ps  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 48
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 349 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:52 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:56:52 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:53 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:56:53 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:54 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 17:56:54 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:55 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:56:55 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:56 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:56:56 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:57 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# ** Error: ./ControlUnit.sv(14): In, out, or inout does not appear in port list: PC_clr.
# ** Error: ./ControlUnit.sv(14): In, out, or inout does not appear in port list: PC_up.
# ** Error: ./ControlUnit.sv(14): In, out, or inout does not appear in port list: IR_ld.
# ** Error: ./ControlUnit.sv(15): In, out, or inout does not appear in port list: IR_Out.
# ** Error: ./ControlUnit.sv(15): In, out, or inout does not appear in port list: data.
# ** Error: ./ControlUnit.sv(16): In, out, or inout does not appear in port list: PC_Out.
# -- Compiling module ControlUnit_tb
# End time: 17:56:57 on May 27,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runrtl_ControlUnit.do line 21
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./ControlUnit.sv""
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:43 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 17:59:43 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:44 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 17:59:44 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:45 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 17:59:45 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:46 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 17:59:46 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:47 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 17:59:47 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:48 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# ** Error: ./ControlUnit.sv(15): In, out, or inout does not appear in port list: data.
# -- Compiling module ControlUnit_tb
# End time: 17:59:48 on May 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runrtl_ControlUnit.do line 21
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./ControlUnit.sv""
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:14 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:00:15 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:15 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:00:16 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:16 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:00:17 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:17 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:00:18 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:18 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:00:19 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:19 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:00:19 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:00:22 on May 27,2020, Elapsed time: 0:12:15
# Errors: 13, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:00:23 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./ControlUnit.sv(44): Variable '/ControlUnit_tb/PC_clr', driven via a port connection, is multiply driven. See ./ControlUnit.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /ControlUnit_tb/DUT File: ./ControlUnit.sv
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {103 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(66)
#    Time: 110 ns  Iteration: 3  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 66
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 115500 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:33 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:01:33 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:34 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:01:34 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:35 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:01:35 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:36 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:01:36 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:37 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:01:37 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:38 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:01:38 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:01:42 on May 27,2020, Elapsed time: 0:01:19
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:01:43 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {103 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(66)
#    Time: 110 ns  Iteration: 3  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 66
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 115500 ps
# 
# End
add wave -position end  sim:/ControlUnit_tb/RF_Ra_addr
add wave -position end  sim:/ControlUnit_tb/RF_Rb_addr
add wave -position end  sim:/ControlUnit_tb/RF_W_addr
add wave -position end  sim:/ControlUnit_tb/D_addr
add wave -position end  sim:/ControlUnit_tb/OutState
add wave -position end  sim:/ControlUnit_tb/NextState
add wave -position end  sim:/ControlUnit_tb/ALU_s0
add wave -position end  sim:/ControlUnit_tb/D_Wr
add wave -position end  sim:/ControlUnit_tb/RF_s
add wave -position end  sim:/ControlUnit_tb/RF_W_en
add wave -position end  sim:/ControlUnit_tb/PC_clr
add wave -position end  sim:/ControlUnit_tb/PC_up
add wave -position end  sim:/ControlUnit_tb/IR_ld
add wave -position end  sim:/ControlUnit_tb/IR_Out
add wave -position end  sim:/ControlUnit_tb/data
add wave -position end  sim:/ControlUnit_tb/PC_Out
add wave -position end  sim:/ControlUnit_tb/PC_clr
add wave -position end  sim:/ControlUnit_tb/PC_up
add wave -position end  sim:/ControlUnit_tb/IR_ld
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit_wave.do
do runrtl_ControlUnit_1.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:02 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:04:02 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:03 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:04:03 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:04 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:04:04 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:05 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:04:06 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit_1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:07 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit_1.sv 
# -- Compiling module ControlUnit_1
# -- Compiling module ControlUnit_1_tb
# 
# Top level modules:
# 	ControlUnit_1_tb
# End time: 18:04:07 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_1_tb
# End time: 18:04:11 on May 27,2020, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_1_tb 
# Start time: 18:04:12 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_1_tb
# Loading work.ControlUnit_1
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_1_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_1_tb/clk
# add wave -noupdate /ControlUnit_1_tb/PC_clr
# add wave -noupdate /ControlUnit_1_tb/PC_up
# add wave -noupdate /ControlUnit_1_tb/IR_ld
# add wave -noupdate /ControlUnit_1_tb/IR_Out
# add wave -noupdate /ControlUnit_1_tb/data
# add wave -noupdate /ControlUnit_1_tb/addr
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  72      0       0
#           1                  92   8223       0
#           2                 112  12579    8223
#           3                 132  19088   12579
#           4                 152   5120   19088
#           5                 172  20480    5120
#           6                 192      0   20480
# ///////////////////////////////////////////////////////////////
#                With IR_load turned off:
#           0                 232       0   20480
#           1                 252       0   20480
#           2                 272       0   20480
#           3                 292       0   20480
#           4                 312       0   20480
#           5                 332       0   20480
# ** Note: $stop    : ./ControlUnit_1.sv(48)
#    Time: 332 ps  Iteration: 0  Instance: /ControlUnit_1_tb
# Break in Module ControlUnit_1_tb at ./ControlUnit_1.sv line 48
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 349 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:26 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:04:27 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:28 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:04:28 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:04:30 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:04:32 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:33 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:04:34 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:35 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:04:35 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:04:41 on May 27,2020, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:04:41 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# add wave -noupdate /ControlUnit_tb/PC_clr
# add wave -noupdate /ControlUnit_tb/PC_up
# add wave -noupdate /ControlUnit_tb/IR_ld
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10736 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 291
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {102451 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(66)
#    Time: 110 ns  Iteration: 3  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 66
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 115500 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:39 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:08:39 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:40 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:08:40 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:41 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:08:42 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:43 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:08:43 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:44 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:08:44 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:45 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:08:45 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:08:49 on May 27,2020, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:08:49 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# add wave -noupdate /ControlUnit_tb/PC_clr
# add wave -noupdate /ControlUnit_tb/PC_up
# add wave -noupdate /ControlUnit_tb/IR_ld
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10736 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 291
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {102451 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110000 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(66)
#    Time: 110 ns  Iteration: 3  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 66
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 115500 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:04 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:10:04 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:05 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:10:06 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:07 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:10:07 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:08 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:10:08 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:09 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:10:09 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:10 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:10:10 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:10:18 on May 27,2020, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:10:18 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# add wave -noupdate /ControlUnit_tb/PC_clr
# add wave -noupdate /ControlUnit_tb/PC_up
# add wave -noupdate /ControlUnit_tb/IR_ld
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10736 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 291
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {102451 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(66)
#    Time: 110 ps  Iteration: 3  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 66
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 116 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:28 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:14:28 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:29 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:14:29 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:30 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:14:30 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:31 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:14:31 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:32 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:14:32 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:33 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:14:33 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:14:45 on May 27,2020, Elapsed time: 0:04:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:14:45 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# add wave -noupdate /ControlUnit_tb/PC_clr
# add wave -noupdate /ControlUnit_tb/PC_up
# add wave -noupdate /ControlUnit_tb/IR_ld
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10736 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 291
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {102451 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =190 PC_Out =0000010 Instruction Data =0011000100100011 Instruction Register Output =0010000000011111 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =1111 D_addr =00000001 OutState =0101 ALU_s0 =xxx D_Wr =x RF_s =1 RF_W_en =1
# Time =250 PC_Out =0000011 Instruction Data =0011000100100011 Instruction Register Output =0011000100100011 RF_Ra_addr =0001 RF_Rb_addr =0010 RF_W_addr =0011 D_addr =00000001 OutState =0111 ALU_s0 =001 D_Wr =x RF_s =1 RF_W_en =1
# Time =310 PC_Out =0000100 Instruction Data =0100101010010000 Instruction Register Output =0100101010010000 RF_Ra_addr =1010 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000001 OutState =1000 ALU_s0 =010 D_Wr =x RF_s =1 RF_W_en =1
# Time =370 PC_Out =0000101 Instruction Data =0001010000000000 Instruction Register Output =0001010000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =0110 ALU_s0 =010 D_Wr =x RF_s =1 RF_W_en =0
# Break key hit
# Simulation stop requested.
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 40491822 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:03 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:17:03 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:04 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:17:04 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:05 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:17:05 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:06 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:17:06 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:06 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:17:07 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:07 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# ** Error: ./ControlUnit.sv(69): (vlog-2730) Undefined variable: 'CurrentState'.
# End time: 18:17:07 on May 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runrtl_ControlUnit.do line 21
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./ControlUnit.sv""
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:32 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:17:32 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:33 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:17:33 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:33 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:17:34 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:34 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:17:35 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:35 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:17:35 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:36 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:17:36 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:17:42 on May 27,2020, Elapsed time: 0:02:57
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:17:42 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# add wave -noupdate /ControlUnit_tb/PC_clr
# add wave -noupdate /ControlUnit_tb/PC_up
# add wave -noupdate /ControlUnit_tb/IR_ld
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10736 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 291
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {102451 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =190 PC_Out =0000010 Instruction Data =0011000100100011 Instruction Register Output =0010000000011111 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =1111 D_addr =00000001 OutState =0101 ALU_s0 =xxx D_Wr =x RF_s =1 RF_W_en =1
# Time =250 PC_Out =0000011 Instruction Data =0011000100100011 Instruction Register Output =0011000100100011 RF_Ra_addr =0001 RF_Rb_addr =0010 RF_W_addr =0011 D_addr =00000001 OutState =0111 ALU_s0 =001 D_Wr =x RF_s =1 RF_W_en =1
# Time =310 PC_Out =0000100 Instruction Data =0100101010010000 Instruction Register Output =0100101010010000 RF_Ra_addr =1010 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000001 OutState =1000 ALU_s0 =010 D_Wr =x RF_s =1 RF_W_en =1
# Time =370 PC_Out =0000101 Instruction Data =0001010000000000 Instruction Register Output =0001010000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =0110 ALU_s0 =010 D_Wr =x RF_s =1 RF_W_en =0
# Time =430 PC_Out =0000110 Instruction Data =0101000000000000 Instruction Register Output =0101000000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =1001 ALU_s0 =010 D_Wr =x RF_s =1 RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(72)
#    Time: 492 ps  Iteration: 0  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 72
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 517 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:27 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:26:27 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:28 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:26:28 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:29 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:26:29 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:30 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:26:30 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:31 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:26:31 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:32 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:26:32 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:26:36 on May 27,2020, Elapsed time: 0:08:54
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:26:36 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# add wave -noupdate /ControlUnit_tb/PC_clr
# add wave -noupdate /ControlUnit_tb/PC_up
# add wave -noupdate /ControlUnit_tb/IR_ld
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10736 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 291
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {102451 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =190 PC_Out =0000010 Instruction Data =0011000100100011 Instruction Register Output =0010000000011111 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =1111 D_addr =00000001 OutState =0101 ALU_s0 =xxx D_Wr =x RF_s =1 RF_W_en =1
# Time =250 PC_Out =0000011 Instruction Data =0011000100100011 Instruction Register Output =0011000100100011 RF_Ra_addr =0001 RF_Rb_addr =0010 RF_W_addr =0011 D_addr =00000001 OutState =0111 ALU_s0 =001 D_Wr =x RF_s =0 RF_W_en =1
# Time =310 PC_Out =0000100 Instruction Data =0100101010010000 Instruction Register Output =0100101010010000 RF_Ra_addr =1010 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000001 OutState =1000 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =1
# Time =370 PC_Out =0000101 Instruction Data =0001010000000000 Instruction Register Output =0001010000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =0110 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =0
# Time =430 PC_Out =0000110 Instruction Data =0101000000000000 Instruction Register Output =0101000000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =1001 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(72)
#    Time: 492 ps  Iteration: 0  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 72
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 517 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:49 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:34:49 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:50 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:34:51 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:52 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:34:52 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:34:54 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:34:55 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:56 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:34:57 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:35:03 on May 27,2020, Elapsed time: 0:08:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:35:04 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# add wave -noupdate /ControlUnit_tb/PC_clr
# add wave -noupdate /ControlUnit_tb/PC_up
# add wave -noupdate /ControlUnit_tb/IR_ld
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10736 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 291
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {102451 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =190 PC_Out =0000010 Instruction Data =0011000100100011 Instruction Register Output =0010000000011111 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =1111 D_addr =00000001 OutState =0101 ALU_s0 =xxx D_Wr =x RF_s =1 RF_W_en =1
# Time =250 PC_Out =0000011 Instruction Data =0011000100100011 Instruction Register Output =0011000100100011 RF_Ra_addr =0001 RF_Rb_addr =0010 RF_W_addr =0011 D_addr =00000001 OutState =0111 ALU_s0 =001 D_Wr =x RF_s =0 RF_W_en =1
# Time =310 PC_Out =0000100 Instruction Data =0100101010010000 Instruction Register Output =0100101010010000 RF_Ra_addr =1010 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000001 OutState =1000 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =1
# Time =370 PC_Out =0000101 Instruction Data =0001010000000000 Instruction Register Output =0001010000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =0110 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =0
# Time =430 PC_Out =0000110 Instruction Data =0101000000000000 Instruction Register Output =0101000000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =1001 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(72)
#    Time: 492 ps  Iteration: 0  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 72
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 517 ps
# 
# End
do runrtl_ControlUnit.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:22 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 18:36:22 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:23 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 18:36:24 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:28 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 18:36:28 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:29 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 18:36:29 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:30 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 18:36:30 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:31 on May 27,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:36:31 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# End time: 18:36:35 on May 27,2020, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:36:35 on May 27,2020
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ControlUnit_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/clk
# add wave -noupdate /ControlUnit_tb/reset
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/data
# add wave -noupdate /ControlUnit_tb/RF_Ra_addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_addr
# add wave -noupdate /ControlUnit_tb/RF_W_addr
# add wave -noupdate /ControlUnit_tb/D_addr
# add wave -noupdate /ControlUnit_tb/OutState
# add wave -noupdate /ControlUnit_tb/NextState
# add wave -noupdate /ControlUnit_tb/ALU_s0
# add wave -noupdate /ControlUnit_tb/PC_clr
# add wave -noupdate /ControlUnit_tb/PC_up
# add wave -noupdate /ControlUnit_tb/IR_ld
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10736 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 291
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {102451 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =110 PC_Out =0000001 Instruction Data =0000000000000000 Instruction Register Output =0000000000000000 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =xxxx D_addr =xxxxxxxx OutState =0011 ALU_s0 =xxx D_Wr =x RF_s =x RF_W_en =0
# Time =190 PC_Out =0000010 Instruction Data =0011000100100011 Instruction Register Output =0010000000011111 RF_Ra_addr =xxxx RF_Rb_addr =xxxx RF_W_addr =1111 D_addr =00000001 OutState =0101 ALU_s0 =xxx D_Wr =x RF_s =1 RF_W_en =1
# Time =250 PC_Out =0000011 Instruction Data =0011000100100011 Instruction Register Output =0011000100100011 RF_Ra_addr =0001 RF_Rb_addr =0010 RF_W_addr =0011 D_addr =00000001 OutState =0111 ALU_s0 =001 D_Wr =x RF_s =0 RF_W_en =1
# Time =310 PC_Out =0000100 Instruction Data =0100101010010000 Instruction Register Output =0100101010010000 RF_Ra_addr =1010 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000001 OutState =1000 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =1
# Time =370 PC_Out =0000101 Instruction Data =0001010000000000 Instruction Register Output =0001010000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =0110 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =0
# Time =430 PC_Out =0000110 Instruction Data =0101000000000000 Instruction Register Output =0101000000000000 RF_Ra_addr =0100 RF_Rb_addr =1001 RF_W_addr =0000 D_addr =00000000 OutState =1001 ALU_s0 =010 D_Wr =x RF_s =0 RF_W_en =0
# ** Note: $stop    : ./ControlUnit.sv(72)
#    Time: 492 ps  Iteration: 0  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 72
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 517 ps
# 
# End
# End time: 18:38:18 on May 27,2020, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
