module oneshot(clki,clk,shot);
input clki,clk;
output shot;
reg[1:0] s;
always@(posedge clk)
case(state)
2'd0:s<=(clki)?2'd1:2'd0;
2'd1:s<=(clki)?2'd2:2'd0;
2'd2:s<=(clki)?2'd2:2'd0;
endcase
assign shot=(s==2'd1)?1'd1:1'd0;
endmodule