{"vcs1":{"timestamp_begin":1684328423.868157273, "rt":1.32, "ut":0.43, "st":0.20}}
{"vcselab":{"timestamp_begin":1684328425.280237624, "rt":1.22, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684328426.576757364, "rt":0.51, "ut":0.26, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684328423.236661646}
{"VCS_COMP_START_TIME": 1684328423.236661646}
{"VCS_COMP_END_TIME": 1684328429.814818437}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330852}}
{"stitch_vcselab": {"peak_mem": 211884}}
