{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  6 08:36:21 2012 " "Info: Processing started: Sun May  6 08:36:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ifv -c ifv " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ifv -c ifv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ifv EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ifv\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll " "Info: None of the inputs fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) have been set to be the compensated input. Quartus II software will automatically set those inputs as the compensated inputs." { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[0\] " "Info: Input \"DRAM_DQ\[0\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[14\] " "Info: Input \"DRAM_DQ\[14\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[15\] " "Info: Input \"DRAM_DQ\[15\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[11\] " "Info: Input \"DRAM_DQ\[11\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[12\] " "Info: Input \"DRAM_DQ\[12\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[4\] " "Info: Input \"DRAM_DQ\[4\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[5\] " "Info: Input \"DRAM_DQ\[5\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[1\] " "Info: Input \"DRAM_DQ\[1\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[2\] " "Info: Input \"DRAM_DQ\[2\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[3\] " "Info: Input \"DRAM_DQ\[3\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[13\] " "Info: Input \"DRAM_DQ\[13\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[10\] " "Info: Input \"DRAM_DQ\[10\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[9\] " "Info: Input \"DRAM_DQ\[9\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[8\] " "Info: Input \"DRAM_DQ\[8\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[7\] " "Info: Input \"DRAM_DQ\[7\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[6\] " "Info: Input \"DRAM_DQ\[6\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) have been set to be the compensated input. Quartus II software will automatically set those inputs as the compensated inputs." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll5025:CLK5025\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll5025:CLK5025\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll5025:CLK5025\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll5025:CLK5025\|altpll:altpll_component\|_clk2 1 1 -54 -3000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for pll5025:CLK5025\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 889 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "2 0 " "Info: The Fitter has identified 2 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "16293 Top " "Info: Previous placement does not exist for 16293 of 16293 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "189 sld_hub:sld_hub_inst " "Info: Previous placement does not exist for 189 of 189 atoms in partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll5025:CLK5025\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node pll5025:CLK5025\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll5025:CLK5025\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node pll5025:CLK5025\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_vga  " "Info: Automatically promoted node clk_vga " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_vga~2 " "Info: Destination node clk_vga~2" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_vga~2 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_vga~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Info: Destination node VGA_CLK" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 131 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_vga } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_vga } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out  " "Info: Automatically promoted node nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~43 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~43" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 200 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~43 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|sdram:the_sdram\|active_addr\[0\]~1299 " "Info: Destination node nios:NIOS\|sdram:the_sdram\|active_addr\[0\]~1299" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|active_addr[0]~1299 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|active_addr[0]~1299 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|sdram:the_sdram\|active_cs_n~271 " "Info: Destination node nios:NIOS\|sdram:the_sdram\|active_cs_n~271" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 216 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|active_cs_n~271 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|active_cs_n~271 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|W_rf_wren_a " "Info: Destination node nios:NIOS\|cpu:the_cpu\|W_rf_wren_a" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4569 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|W_rf_wren_a } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|W_rf_wren_a } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|sdram:the_sdram\|i_refs\[0\]~79 " "Info: Destination node nios:NIOS\|sdram:the_sdram\|i_refs\[0\]~79" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|i_refs[0]~79 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|i_refs[0]~79 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2355 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir\[1\]~116 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir\[1\]~116" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~116 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~116 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~181 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~181" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~181 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~181 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~446 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~446" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~446 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~446 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest  " "Info: Automatically promoted node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~41 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~41" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 478 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~41 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 189 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:03 " "Info: Finished register packing: elapsed time is 00:00:03" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O " "Extra Info: Packed 52 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "19 " "Extra Info: Created 19 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:24 " "Info: Fitter placement operations ending: elapsed time is 00:03:24" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.224 ns register register " "Info: Estimated most critical path is register to register delay of 5.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hook:IFM\|ifmunitd:ifm\|ow\[0\] 1 REG LAB_X19_Y35 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y35; Fanout = 55; REG Node = 'hook:IFM\|ifmunitd:ifm\|ow\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns sram:SRAM\|rre~24 2 COMB LAB_X19_Y35 7 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X19_Y35; Fanout = 7; COMB Node = 'sram:SRAM\|rre~24'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.623 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.188 ns sram:SRAM\|rv\[0\]~480 3 COMB LAB_X19_Y35 2 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.188 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'sram:SRAM\|rv\[0\]~480'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { sram:SRAM|rre~24 sram:SRAM|rv[0]~480 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 1.999 ns vga_mod:VGA\|Add0~163 4 COMB LAB_X19_Y35 2 " "Info: 4: + IC(0.397 ns) + CELL(0.414 ns) = 1.999 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~163'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.811 ns" { sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns vga_mod:VGA\|Add0~165 5 COMB LAB_X19_Y35 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~165'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~165 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns vga_mod:VGA\|Add0~167 6 COMB LAB_X19_Y35 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns vga_mod:VGA\|Add0~169 7 COMB LAB_X19_Y35 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~169'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~169 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns vga_mod:VGA\|Add0~171 8 COMB LAB_X19_Y35 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LAB_X19_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|Add0~171'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~169 vga_mod:VGA|Add0~171 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.693 ns vga_mod:VGA\|Add0~172 9 COMB LAB_X19_Y35 31 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.693 ns; Loc. = LAB_X19_Y35; Fanout = 31; COMB Node = 'vga_mod:VGA\|Add0~172'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_mod:VGA|Add0~171 vga_mod:VGA|Add0~172 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.438 ns) 3.449 ns vga_mod:VGA\|Color_LUT:A\|Mux24~167 10 COMB LAB_X20_Y35 1 " "Info: 10: + IC(0.318 ns) + CELL(0.438 ns) = 3.449 ns; Loc. = LAB_X20_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.756 ns" { vga_mod:VGA|Add0~172 vga_mod:VGA|Color_LUT:A|Mux24~167 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.014 ns vga_mod:VGA\|Color_LUT:A\|Mux24~168 11 COMB LAB_X20_Y35 1 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 4.014 ns; Loc. = LAB_X20_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~168'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 4.575 ns vga_mod:VGA\|Color_LUT:A\|Mux24~170 12 COMB LAB_X20_Y35 1 " "Info: 12: + IC(0.290 ns) + CELL(0.271 ns) = 4.575 ns; Loc. = LAB_X20_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~170'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.140 ns vga_mod:VGA\|vga:G\|VGA_G~828 13 COMB LAB_X20_Y35 1 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 5.140 ns; Loc. = LAB_X20_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_G~828'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.224 ns vga_mod:VGA\|vga:G\|VGA_G\[4\] 14 REG LAB_X20_Y35 1 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 5.224 ns; Loc. = LAB_X20_Y35; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_G\[4\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.789 ns ( 53.39 % ) " "Info: Total cell delay = 2.789 ns ( 53.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.435 ns ( 46.61 % ) " "Info: Total interconnect delay = 2.435 ns ( 46.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "5.224 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~169 vga_mod:VGA|Add0~171 vga_mod:VGA|Add0~172 vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X33_Y0 X43_Y11 " "Info: Peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Info: Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "376 " "Warning: Found 376 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out~clkctrl " "Info: Node nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate1 " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate1 -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 235 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|hbreak_pending " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|hbreak_pending -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|hbreak_pending } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4605 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|hbreak_pending } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|wait_for_one_post_bret_inst " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|wait_for_one_post_bret_inst -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|wait_for_one_post_bret_inst } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4628 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|wait_for_one_post_bret_inst } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_single_step_mode1 " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_single_step_mode1 -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_single_step_mode1 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 634 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_single_step_mode1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[1\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[1\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[1] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[4\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[4\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[4] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[2\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[2\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[0\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[0\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[3\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[3\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[3] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_wr_dst_reg " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_wr_dst_reg -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_wr_dst_reg } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4553 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_wr_dst_reg } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_src2_use_imm " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_src2_use_imm -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_src2_use_imm } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4548 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_src2_use_imm } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out~clkctrl } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2355 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl " "Info: Node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[4\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[4\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[6\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[6\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[7\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[7\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[9\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[9\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[3\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[3\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[8\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[5\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[5\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[2\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[2\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[8\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[8\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest" } } } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 189 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_valid " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_valid -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 242 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 227 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|read_req " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|read_req -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 243 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[0\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[0\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[4\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[4\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[7\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[7\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[5\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[5\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[6\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[6\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[3\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[3\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[1\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[1\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[2\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[2\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "127 " "Warning: Following 127 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 107 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently enabled " "Info: Pin SD_DAT3 has a permanently enabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT3 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 108 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently enabled " "Info: Pin SD_CMD has a permanently enabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 109 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 121 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Info: Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Info: Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Info: Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Info: Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Info: Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Info: Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Info: Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Info: Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Info: Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Info: Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Info: Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Info: Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Info: Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Info: Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Info: Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Info: Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 153 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 155 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 157 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "267 " "Warning: Following 267 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[0\] VCC " "Info: Pin OTG_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[1\] VCC " "Info: Pin OTG_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[2\] VCC " "Info: Pin OTG_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[3\] VCC " "Info: Pin OTG_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[4\] VCC " "Info: Pin OTG_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[5\] VCC " "Info: Pin OTG_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[6\] VCC " "Info: Pin OTG_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[7\] VCC " "Info: Pin OTG_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[8\] VCC " "Info: Pin OTG_DATA\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[9\] VCC " "Info: Pin OTG_DATA\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[10\] VCC " "Info: Pin OTG_DATA\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[11\] VCC " "Info: Pin OTG_DATA\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[12\] VCC " "Info: Pin OTG_DATA\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[13\] VCC " "Info: Pin OTG_DATA\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[14\] VCC " "Info: Pin OTG_DATA\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[15\] VCC " "Info: Pin OTG_DATA\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[0\] VCC " "Info: Pin LCD_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[1\] VCC " "Info: Pin LCD_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[2\] VCC " "Info: Pin LCD_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[3\] VCC " "Info: Pin LCD_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[4\] VCC " "Info: Pin LCD_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[5\] VCC " "Info: Pin LCD_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[6\] VCC " "Info: Pin LCD_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[7\] VCC " "Info: Pin LCD_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT VCC " "Info: Pin SD_DAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 107 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT3 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 108 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 109 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SDAT VCC " "Info: Pin I2C_SDAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 121 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[0\] VCC " "Info: Pin ENET_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[1\] VCC " "Info: Pin ENET_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[2\] VCC " "Info: Pin ENET_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[3\] VCC " "Info: Pin ENET_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[4\] VCC " "Info: Pin ENET_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[5\] VCC " "Info: Pin ENET_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[6\] VCC " "Info: Pin ENET_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[7\] VCC " "Info: Pin ENET_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[8\] VCC " "Info: Pin ENET_DATA\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[9\] VCC " "Info: Pin ENET_DATA\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[10\] VCC " "Info: Pin ENET_DATA\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[11\] VCC " "Info: Pin ENET_DATA\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[12\] VCC " "Info: Pin ENET_DATA\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[13\] VCC " "Info: Pin ENET_DATA\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[14\] VCC " "Info: Pin ENET_DATA\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[15\] VCC " "Info: Pin ENET_DATA\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Info: Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 153 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Info: Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 155 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Info: Pin AUD_BCLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 157 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] VCC " "Info: Pin HEX0\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] VCC " "Info: Pin HEX0\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] VCC " "Info: Pin HEX0\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Info: Pin HEX0\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Info: Pin HEX0\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Info: Pin HEX0\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Info: Pin HEX0\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Info: Pin HEX1\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] VCC " "Info: Pin HEX1\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] VCC " "Info: Pin HEX1\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Info: Pin HEX1\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Info: Pin HEX1\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Info: Pin HEX1\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Info: Pin HEX1\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Info: Pin HEX2\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] VCC " "Info: Pin HEX2\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Info: Pin HEX2\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Info: Pin HEX2\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] VCC " "Info: Pin HEX2\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Info: Pin HEX2\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Info: Pin HEX2\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Info: Pin HEX3\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Info: Pin HEX3\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Info: Pin HEX3\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] VCC " "Info: Pin HEX3\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Info: Pin HEX3\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Info: Pin HEX3\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Info: Pin HEX3\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] VCC " "Info: Pin HEX4\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Info: Pin HEX4\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Info: Pin HEX4\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] VCC " "Info: Pin HEX4\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] VCC " "Info: Pin HEX4\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] VCC " "Info: Pin HEX4\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Info: Pin HEX4\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] VCC " "Info: Pin HEX5\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] VCC " "Info: Pin HEX5\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Info: Pin HEX5\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Info: Pin HEX5\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Info: Pin HEX5\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Info: Pin HEX5\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] VCC " "Info: Pin HEX5\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[0\] VCC " "Info: Pin HEX6\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[1\] GND " "Info: Pin HEX6\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[2\] GND " "Info: Pin HEX6\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[3\] GND " "Info: Pin HEX6\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[4\] GND " "Info: Pin HEX6\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[5\] GND " "Info: Pin HEX6\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[6\] VCC " "Info: Pin HEX6\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[0\] VCC " "Info: Pin HEX7\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Info: Pin HEX7\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Info: Pin HEX7\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[3\] GND " "Info: Pin HEX7\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[4\] GND " "Info: Pin HEX7\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[5\] VCC " "Info: Pin HEX7\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] VCC " "Info: Pin HEX7\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Info: Pin LEDG\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Info: Pin LEDG\[8\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Info: Pin LEDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Info: Pin LEDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Info: Pin LEDR\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Info: Pin LEDR\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Info: Pin LEDR\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Info: Pin LEDR\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Info: Pin LEDR\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Info: Pin LEDR\[7\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Info: Pin LEDR\[8\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Info: Pin LEDR\[9\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[10\] GND " "Info: Pin LEDR\[10\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[11\] GND " "Info: Pin LEDR\[11\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[12\] GND " "Info: Pin LEDR\[12\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[13\] GND " "Info: Pin LEDR\[13\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[14\] GND " "Info: Pin LEDR\[14\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[15\] GND " "Info: Pin LEDR\[15\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[16\] GND " "Info: Pin LEDR\[16\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[17\] GND " "Info: Pin LEDR\[17\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { UART_TXD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 37 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_CKE } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 58 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[0\] GND " "Info: Pin FL_ADDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[1\] GND " "Info: Pin FL_ADDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[2\] GND " "Info: Pin FL_ADDR\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[3\] GND " "Info: Pin FL_ADDR\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[4\] GND " "Info: Pin FL_ADDR\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[5\] GND " "Info: Pin FL_ADDR\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[6\] GND " "Info: Pin FL_ADDR\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[7\] GND " "Info: Pin FL_ADDR\[7\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] GND " "Info: Pin FL_ADDR\[13\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[20\] GND " "Info: Pin FL_ADDR\[20\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[21\] GND " "Info: Pin FL_ADDR\[21\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N VCC " "Info: Pin FL_WE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_WE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 64 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N GND " "Info: Pin FL_RST_N has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 65 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_OE_N VCC " "Info: Pin FL_OE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_OE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 66 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_CE_N VCC " "Info: Pin FL_CE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_CE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 67 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_CE_N GND " "Info: Pin SRAM_CE_N has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_CE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 76 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[0\] GND " "Info: Pin OTG_ADDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_ADDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 82 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[1\] GND " "Info: Pin OTG_ADDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_ADDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 82 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_CS_N VCC " "Info: Pin OTG_CS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_CS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 83 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RD_N VCC " "Info: Pin OTG_RD_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_RD_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 84 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_WR_N VCC " "Info: Pin OTG_WR_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_WR_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 85 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RST_N VCC " "Info: Pin OTG_RST_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 86 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED VCC " "Info: Pin OTG_FSPEED has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_FSPEED } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 87 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED VCC " "Info: Pin OTG_LSPEED has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_LSPEED } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 88 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK0_N VCC " "Info: Pin OTG_DACK0_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DACK0_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 93 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK1_N VCC " "Info: Pin OTG_DACK1_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DACK1_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 94 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_ON } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 98 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_BLON } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 99 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW VCC " "Info: Pin LCD_RW has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_RW } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 100 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_EN GND " "Info: Pin LCD_EN has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_EN } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 101 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RS GND " "Info: Pin LCD_RS has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_RS } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 102 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK VCC " "Info: Pin SD_CLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 110 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TDO GND " "Info: Pin TDO has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { TDO } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 117 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SCLK VCC " "Info: Pin I2C_SCLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 122 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC GND " "Info: Pin VGA_SYNC has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { VGA_SYNC } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 135 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CMD GND " "Info: Pin ENET_CMD has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 143 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CS_N VCC " "Info: Pin ENET_CS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 144 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_WR_N VCC " "Info: Pin ENET_WR_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_WR_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 145 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RD_N VCC " "Info: Pin ENET_RD_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_RD_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 146 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RST_N VCC " "Info: Pin ENET_RST_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 147 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CLK GND " "Info: Pin ENET_CLK has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT VCC " "Info: Pin AUD_DACDAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 156 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK VCC " "Info: Pin AUD_XCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_XCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 158 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET GND " "Info: Pin TD_RESET has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { TD_RESET } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 165 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios:NIOS\|sdram:the_sdram\|oe " "Info: Following pins have the same output enable: nios:NIOS\|sdram:the_sdram\|oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "hook:IFM\|ifmunitd:ifm\|ow\[0\] " "Info: Following pins have the same output enable: hook:IFM\|ifmunitd:ifm\|ow\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user4/spring12/lep2141/4840/IFV/ifv.fit.smsg " "Info: Generated suppressed messages file /home/user4/spring12/lep2141/4840/IFV/ifv.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May  6 08:41:46 2012 " "Info: Processing ended: Sun May  6 08:41:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:05:25 " "Info: Elapsed time: 00:05:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
