
Tourobo2024_Carcharo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b80  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000023f4  08010d80  08010d80  00011d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013174  08013174  000151c8  2**0
                  CONTENTS
  4 .ARM          00000008  08013174  08013174  00014174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801317c  0801317c  000151c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801317c  0801317c  0001417c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013180  08013180  00014180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08013184  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000088  0801320c  00015088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000128  080132ac  00015128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000d020  200001c8  0801334c  000151c8  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  2000d1e8  0801334c  000151e8  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000151c8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00028fc7  00000000  00000000  000151f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00006ffe  00000000  00000000  0003e1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000020b8  00000000  00000000  000451c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001926  00000000  00000000  00047278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00038deb  00000000  00000000  00048b9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00033243  00000000  00000000  00081989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011c222  00000000  00000000  000b4bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001d0dee  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008e3c  00000000  00000000  001d0e34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000079  00000000  00000000  001d9c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001c8 	.word	0x200001c8
 800021c:	00000000 	.word	0x00000000
 8000220:	08010d68 	.word	0x08010d68

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001cc 	.word	0x200001cc
 800023c:	08010d68 	.word	0x08010d68

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96a 	b.w	80005cc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	460c      	mov	r4, r1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d14e      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031c:	4694      	mov	ip, r2
 800031e:	458c      	cmp	ip, r1
 8000320:	4686      	mov	lr, r0
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	d962      	bls.n	80003ee <__udivmoddi4+0xde>
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0320 	rsb	r3, r2, #32
 800032e:	4091      	lsls	r1, r2
 8000330:	fa20 f303 	lsr.w	r3, r0, r3
 8000334:	fa0c fc02 	lsl.w	ip, ip, r2
 8000338:	4319      	orrs	r1, r3
 800033a:	fa00 fe02 	lsl.w	lr, r0, r2
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f f68c 	uxth.w	r6, ip
 8000346:	fbb1 f4f7 	udiv	r4, r1, r7
 800034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034e:	fb07 1114 	mls	r1, r7, r4, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb04 f106 	mul.w	r1, r4, r6
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f104 30ff 	add.w	r0, r4, #4294967295
 8000366:	f080 8112 	bcs.w	800058e <__udivmoddi4+0x27e>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 810f 	bls.w	800058e <__udivmoddi4+0x27e>
 8000370:	3c02      	subs	r4, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	fa1f f38e 	uxth.w	r3, lr
 800037a:	fbb1 f0f7 	udiv	r0, r1, r7
 800037e:	fb07 1110 	mls	r1, r7, r0, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb00 f606 	mul.w	r6, r0, r6
 800038a:	429e      	cmp	r6, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x94>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f100 31ff 	add.w	r1, r0, #4294967295
 8000396:	f080 80fc 	bcs.w	8000592 <__udivmoddi4+0x282>
 800039a:	429e      	cmp	r6, r3
 800039c:	f240 80f9 	bls.w	8000592 <__udivmoddi4+0x282>
 80003a0:	4463      	add	r3, ip
 80003a2:	3802      	subs	r0, #2
 80003a4:	1b9b      	subs	r3, r3, r6
 80003a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003aa:	2100      	movs	r1, #0
 80003ac:	b11d      	cbz	r5, 80003b6 <__udivmoddi4+0xa6>
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	e9c5 3200 	strd	r3, r2, [r5]
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d905      	bls.n	80003ca <__udivmoddi4+0xba>
 80003be:	b10d      	cbz	r5, 80003c4 <__udivmoddi4+0xb4>
 80003c0:	e9c5 0100 	strd	r0, r1, [r5]
 80003c4:	2100      	movs	r1, #0
 80003c6:	4608      	mov	r0, r1
 80003c8:	e7f5      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ca:	fab3 f183 	clz	r1, r3
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d146      	bne.n	8000460 <__udivmoddi4+0x150>
 80003d2:	42a3      	cmp	r3, r4
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xcc>
 80003d6:	4290      	cmp	r0, r2
 80003d8:	f0c0 80f0 	bcc.w	80005bc <__udivmoddi4+0x2ac>
 80003dc:	1a86      	subs	r6, r0, r2
 80003de:	eb64 0303 	sbc.w	r3, r4, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d0e6      	beq.n	80003b6 <__udivmoddi4+0xa6>
 80003e8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ec:	e7e3      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x204>
 80003f4:	eba1 040c 	sub.w	r4, r1, ip
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa1f f78c 	uxth.w	r7, ip
 8000400:	2101      	movs	r1, #1
 8000402:	fbb4 f6f8 	udiv	r6, r4, r8
 8000406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040a:	fb08 4416 	mls	r4, r8, r6, r4
 800040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000412:	fb07 f006 	mul.w	r0, r7, r6
 8000416:	4298      	cmp	r0, r3
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x11c>
 800041a:	eb1c 0303 	adds.w	r3, ip, r3
 800041e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x11a>
 8000424:	4298      	cmp	r0, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 800042a:	4626      	mov	r6, r4
 800042c:	1a1c      	subs	r4, r3, r0
 800042e:	fa1f f38e 	uxth.w	r3, lr
 8000432:	fbb4 f0f8 	udiv	r0, r4, r8
 8000436:	fb08 4410 	mls	r4, r8, r0, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb00 f707 	mul.w	r7, r0, r7
 8000442:	429f      	cmp	r7, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x148>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 34ff 	add.w	r4, r0, #4294967295
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x146>
 8000450:	429f      	cmp	r7, r3
 8000452:	f200 80b0 	bhi.w	80005b6 <__udivmoddi4+0x2a6>
 8000456:	4620      	mov	r0, r4
 8000458:	1bdb      	subs	r3, r3, r7
 800045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800045e:	e7a5      	b.n	80003ac <__udivmoddi4+0x9c>
 8000460:	f1c1 0620 	rsb	r6, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 f706 	lsr.w	r7, r2, r6
 800046a:	431f      	orrs	r7, r3
 800046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000470:	fa04 f301 	lsl.w	r3, r4, r1
 8000474:	ea43 030c 	orr.w	r3, r3, ip
 8000478:	40f4      	lsrs	r4, r6
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	0c38      	lsrs	r0, r7, #16
 8000480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000484:	fbb4 fef0 	udiv	lr, r4, r0
 8000488:	fa1f fc87 	uxth.w	ip, r7
 800048c:	fb00 441e 	mls	r4, r0, lr, r4
 8000490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000494:	fb0e f90c 	mul.w	r9, lr, ip
 8000498:	45a1      	cmp	r9, r4
 800049a:	fa02 f201 	lsl.w	r2, r2, r1
 800049e:	d90a      	bls.n	80004b6 <__udivmoddi4+0x1a6>
 80004a0:	193c      	adds	r4, r7, r4
 80004a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004a6:	f080 8084 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 80004aa:	45a1      	cmp	r9, r4
 80004ac:	f240 8081 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80004b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b4:	443c      	add	r4, r7
 80004b6:	eba4 0409 	sub.w	r4, r4, r9
 80004ba:	fa1f f983 	uxth.w	r9, r3
 80004be:	fbb4 f3f0 	udiv	r3, r4, r0
 80004c2:	fb00 4413 	mls	r4, r0, r3, r4
 80004c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d907      	bls.n	80004e2 <__udivmoddi4+0x1d2>
 80004d2:	193c      	adds	r4, r7, r4
 80004d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d8:	d267      	bcs.n	80005aa <__udivmoddi4+0x29a>
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d965      	bls.n	80005aa <__udivmoddi4+0x29a>
 80004de:	3b02      	subs	r3, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	429c      	cmp	r4, r3
 80004f0:	46ce      	mov	lr, r9
 80004f2:	469c      	mov	ip, r3
 80004f4:	d351      	bcc.n	800059a <__udivmoddi4+0x28a>
 80004f6:	d04e      	beq.n	8000596 <__udivmoddi4+0x286>
 80004f8:	b155      	cbz	r5, 8000510 <__udivmoddi4+0x200>
 80004fa:	ebb8 030e 	subs.w	r3, r8, lr
 80004fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000502:	fa04 f606 	lsl.w	r6, r4, r6
 8000506:	40cb      	lsrs	r3, r1
 8000508:	431e      	orrs	r6, r3
 800050a:	40cc      	lsrs	r4, r1
 800050c:	e9c5 6400 	strd	r6, r4, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	e750      	b.n	80003b6 <__udivmoddi4+0xa6>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f103 	lsr.w	r1, r0, r3
 800051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000520:	fa24 f303 	lsr.w	r3, r4, r3
 8000524:	4094      	lsls	r4, r2
 8000526:	430c      	orrs	r4, r1
 8000528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000530:	fa1f f78c 	uxth.w	r7, ip
 8000534:	fbb3 f0f8 	udiv	r0, r3, r8
 8000538:	fb08 3110 	mls	r1, r8, r0, r3
 800053c:	0c23      	lsrs	r3, r4, #16
 800053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000542:	fb00 f107 	mul.w	r1, r0, r7
 8000546:	4299      	cmp	r1, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x24c>
 800054a:	eb1c 0303 	adds.w	r3, ip, r3
 800054e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000552:	d22c      	bcs.n	80005ae <__udivmoddi4+0x29e>
 8000554:	4299      	cmp	r1, r3
 8000556:	d92a      	bls.n	80005ae <__udivmoddi4+0x29e>
 8000558:	3802      	subs	r0, #2
 800055a:	4463      	add	r3, ip
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b2a4      	uxth	r4, r4
 8000560:	fbb3 f1f8 	udiv	r1, r3, r8
 8000564:	fb08 3311 	mls	r3, r8, r1, r3
 8000568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800056c:	fb01 f307 	mul.w	r3, r1, r7
 8000570:	42a3      	cmp	r3, r4
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x276>
 8000574:	eb1c 0404 	adds.w	r4, ip, r4
 8000578:	f101 36ff 	add.w	r6, r1, #4294967295
 800057c:	d213      	bcs.n	80005a6 <__udivmoddi4+0x296>
 800057e:	42a3      	cmp	r3, r4
 8000580:	d911      	bls.n	80005a6 <__udivmoddi4+0x296>
 8000582:	3902      	subs	r1, #2
 8000584:	4464      	add	r4, ip
 8000586:	1ae4      	subs	r4, r4, r3
 8000588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800058c:	e739      	b.n	8000402 <__udivmoddi4+0xf2>
 800058e:	4604      	mov	r4, r0
 8000590:	e6f0      	b.n	8000374 <__udivmoddi4+0x64>
 8000592:	4608      	mov	r0, r1
 8000594:	e706      	b.n	80003a4 <__udivmoddi4+0x94>
 8000596:	45c8      	cmp	r8, r9
 8000598:	d2ae      	bcs.n	80004f8 <__udivmoddi4+0x1e8>
 800059a:	ebb9 0e02 	subs.w	lr, r9, r2
 800059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80005a2:	3801      	subs	r0, #1
 80005a4:	e7a8      	b.n	80004f8 <__udivmoddi4+0x1e8>
 80005a6:	4631      	mov	r1, r6
 80005a8:	e7ed      	b.n	8000586 <__udivmoddi4+0x276>
 80005aa:	4603      	mov	r3, r0
 80005ac:	e799      	b.n	80004e2 <__udivmoddi4+0x1d2>
 80005ae:	4630      	mov	r0, r6
 80005b0:	e7d4      	b.n	800055c <__udivmoddi4+0x24c>
 80005b2:	46d6      	mov	lr, sl
 80005b4:	e77f      	b.n	80004b6 <__udivmoddi4+0x1a6>
 80005b6:	4463      	add	r3, ip
 80005b8:	3802      	subs	r0, #2
 80005ba:	e74d      	b.n	8000458 <__udivmoddi4+0x148>
 80005bc:	4606      	mov	r6, r0
 80005be:	4623      	mov	r3, r4
 80005c0:	4608      	mov	r0, r1
 80005c2:	e70f      	b.n	80003e4 <__udivmoddi4+0xd4>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	4463      	add	r3, ip
 80005c8:	e730      	b.n	800042c <__udivmoddi4+0x11c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4a07      	ldr	r2, [pc, #28]	@ (80005fc <vApplicationGetIdleTaskMemory+0x2c>)
 80005e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	4a06      	ldr	r2, [pc, #24]	@ (8000600 <vApplicationGetIdleTaskMemory+0x30>)
 80005e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005ee:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005f0:	bf00      	nop
 80005f2:	3714      	adds	r7, #20
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	200001e4 	.word	0x200001e4
 8000600:	20000238 	.word	0x20000238
 8000604:	00000000 	.word	0x00000000

08000608 <HAL_CAN_RxFifo0MsgPendingCallback>:
float Kd = 0.00;
float f_i = 0.0f;	//for feedforwared
float f_j = 0.0f;	//for feedforwared

// CAN受信コールバック関数
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b09c      	sub	sp, #112	@ 0x70
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	if(hcan == &hcan2) {
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	4aaf      	ldr	r2, [pc, #700]	@ (80008d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8000614:	4293      	cmp	r3, r2
 8000616:	f040 81de 	bne.w	80009d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x3ce>
		CAN_RxHeaderTypeDef RxHeader;
		uint8_t RxData[8];
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800061a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800061e:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000622:	2100      	movs	r1, #0
 8000624:	6878      	ldr	r0, [r7, #4]
 8000626:	f001 fca0 	bl	8001f6a <HAL_CAN_GetRxMessage>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	f040 81d2 	bne.w	80009d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x3ce>
			switch(RxHeader.StdId & 0x7F0) {
 8000632:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000634:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8000638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800063c:	f000 81c6 	beq.w	80009cc <HAL_CAN_RxFifo0MsgPendingCallback+0x3c4>
 8000640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000644:	f200 81c4 	bhi.w	80009d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c8>
 8000648:	2b80      	cmp	r3, #128	@ 0x80
 800064a:	d004      	beq.n	8000656 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
 800064c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000650:	f000 817f 	beq.w	8000952 <HAL_CAN_RxFifo0MsgPendingCallback+0x34a>
				Ki = 1.0 * (float)adcVal[1] / 256;
				// D Gain
				Kd = 0.01 * (float)adcVal[2] / 256;
				break;
			default:
				break;
 8000654:	e1bc      	b.n	80009d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c8>
				id = RxHeader.StdId - 0x080;
 8000656:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000658:	3b80      	subs	r3, #128	@ 0x80
 800065a:	4a9e      	ldr	r2, [pc, #632]	@ (80008d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>)
 800065c:	6013      	str	r3, [r2, #0]
				dlc = RxHeader.DLC;
 800065e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000660:	4a9d      	ldr	r2, [pc, #628]	@ (80008d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8000662:	6013      	str	r3, [r2, #0]
				for(int i = 0; i < 4; i++) {
 8000664:	2300      	movs	r3, #0
 8000666:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000668:	e04a      	b.n	8000700 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>
					memcpy(&temp, &RxData[2 * i], sizeof(int16_t));
 800066a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000672:	4413      	add	r3, r2
 8000674:	881b      	ldrh	r3, [r3, #0]
 8000676:	b29b      	uxth	r3, r3
 8000678:	867b      	strh	r3, [r7, #50]	@ 0x32
					Robomaster[i].EncoderAngularVelocity = (float)temp / 100.0;
 800067a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 800067e:	ee07 3a90 	vmov	s15, r3
 8000682:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000686:	eddf 6a95 	vldr	s13, [pc, #596]	@ 80008dc <HAL_CAN_RxFifo0MsgPendingCallback+0x2d4>
 800068a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800068e:	4994      	ldr	r1, [pc, #592]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000690:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000692:	4613      	mov	r3, r2
 8000694:	009b      	lsls	r3, r3, #2
 8000696:	4413      	add	r3, r2
 8000698:	00db      	lsls	r3, r3, #3
 800069a:	440b      	add	r3, r1
 800069c:	3310      	adds	r3, #16
 800069e:	edc3 7a00 	vstr	s15, [r3]
					angle[i] += Robomaster[i].EncoderAngularVelocity * 0.01;
 80006a2:	4a90      	ldr	r2, [pc, #576]	@ (80008e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 80006a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	4413      	add	r3, r2
 80006aa:	edd3 7a00 	vldr	s15, [r3]
 80006ae:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80006b2:	498b      	ldr	r1, [pc, #556]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80006b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80006b6:	4613      	mov	r3, r2
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	4413      	add	r3, r2
 80006bc:	00db      	lsls	r3, r3, #3
 80006be:	440b      	add	r3, r1
 80006c0:	3310      	adds	r3, #16
 80006c2:	edd3 7a00 	vldr	s15, [r3]
 80006c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80006ca:	ed9f 5b7f 	vldr	d5, [pc, #508]	@ 80008c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c0>
 80006ce:	ee27 7b05 	vmul.f64	d7, d7, d5
 80006d2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80006d6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006da:	4a82      	ldr	r2, [pc, #520]	@ (80008e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 80006dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	4413      	add	r3, r2
 80006e2:	edc3 7a00 	vstr	s15, [r3]
					Robomaster[i].Event = 1;
 80006e6:	497e      	ldr	r1, [pc, #504]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80006e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80006ea:	4613      	mov	r3, r2
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	4413      	add	r3, r2
 80006f0:	00db      	lsls	r3, r3, #3
 80006f2:	440b      	add	r3, r1
 80006f4:	330c      	adds	r3, #12
 80006f6:	2201      	movs	r2, #1
 80006f8:	601a      	str	r2, [r3, #0]
				for(int i = 0; i < 4; i++) {
 80006fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006fc:	3301      	adds	r3, #1
 80006fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000700:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000702:	2b03      	cmp	r3, #3
 8000704:	ddb1      	ble.n	800066a <HAL_CAN_RxFifo0MsgPendingCallback+0x62>
				for (int i = 0; i < 4; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	66bb      	str	r3, [r7, #104]	@ 0x68
 800070a:	e0bf      	b.n	800088c <HAL_CAN_RxFifo0MsgPendingCallback+0x284>
					if (Robomaster[i].Event == 1) {
 800070c:	4974      	ldr	r1, [pc, #464]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800070e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000710:	4613      	mov	r3, r2
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	4413      	add	r3, r2
 8000716:	00db      	lsls	r3, r3, #3
 8000718:	440b      	add	r3, r1
 800071a:	330c      	adds	r3, #12
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b01      	cmp	r3, #1
 8000720:	f040 80b1 	bne.w	8000886 <HAL_CAN_RxFifo0MsgPendingCallback+0x27e>
						Robomaster[i].Event = 0;
 8000724:	496e      	ldr	r1, [pc, #440]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000726:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000728:	4613      	mov	r3, r2
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	4413      	add	r3, r2
 800072e:	00db      	lsls	r3, r3, #3
 8000730:	440b      	add	r3, r1
 8000732:	330c      	adds	r3, #12
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
						Robomaster[i].AngularVelocityError = Robomaster[i].TargetAngularVelocity - Robomaster[i].EncoderAngularVelocity;
 8000738:	4969      	ldr	r1, [pc, #420]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800073a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800073c:	4613      	mov	r3, r2
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	4413      	add	r3, r2
 8000742:	00db      	lsls	r3, r3, #3
 8000744:	440b      	add	r3, r1
 8000746:	3314      	adds	r3, #20
 8000748:	ed93 7a00 	vldr	s14, [r3]
 800074c:	4964      	ldr	r1, [pc, #400]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800074e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000750:	4613      	mov	r3, r2
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	4413      	add	r3, r2
 8000756:	00db      	lsls	r3, r3, #3
 8000758:	440b      	add	r3, r1
 800075a:	3310      	adds	r3, #16
 800075c:	edd3 7a00 	vldr	s15, [r3]
 8000760:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000764:	495e      	ldr	r1, [pc, #376]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000766:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000768:	4613      	mov	r3, r2
 800076a:	009b      	lsls	r3, r3, #2
 800076c:	4413      	add	r3, r2
 800076e:	00db      	lsls	r3, r3, #3
 8000770:	440b      	add	r3, r1
 8000772:	331c      	adds	r3, #28
 8000774:	edc3 7a00 	vstr	s15, [r3]
						Robomaster[i].Integral += (Robomaster[i].PreAngularVelocityError + Robomaster[i].AngularVelocityError) * 1.0 / 2.0;
 8000778:	4959      	ldr	r1, [pc, #356]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800077a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800077c:	4613      	mov	r3, r2
 800077e:	009b      	lsls	r3, r3, #2
 8000780:	4413      	add	r3, r2
 8000782:	00db      	lsls	r3, r3, #3
 8000784:	440b      	add	r3, r1
 8000786:	3324      	adds	r3, #36	@ 0x24
 8000788:	edd3 7a00 	vldr	s15, [r3]
 800078c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000790:	4953      	ldr	r1, [pc, #332]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000792:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000794:	4613      	mov	r3, r2
 8000796:	009b      	lsls	r3, r3, #2
 8000798:	4413      	add	r3, r2
 800079a:	00db      	lsls	r3, r3, #3
 800079c:	440b      	add	r3, r1
 800079e:	3320      	adds	r3, #32
 80007a0:	ed93 7a00 	vldr	s14, [r3]
 80007a4:	494e      	ldr	r1, [pc, #312]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80007a6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80007a8:	4613      	mov	r3, r2
 80007aa:	009b      	lsls	r3, r3, #2
 80007ac:	4413      	add	r3, r2
 80007ae:	00db      	lsls	r3, r3, #3
 80007b0:	440b      	add	r3, r1
 80007b2:	331c      	adds	r3, #28
 80007b4:	edd3 7a00 	vldr	s15, [r3]
 80007b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007bc:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80007c0:	eeb0 4b00 	vmov.f64	d4, #0	@ 0x40000000  2.0
 80007c4:	ee85 7b04 	vdiv.f64	d7, d5, d4
 80007c8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80007cc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80007d0:	4943      	ldr	r1, [pc, #268]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80007d2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80007d4:	4613      	mov	r3, r2
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	4413      	add	r3, r2
 80007da:	00db      	lsls	r3, r3, #3
 80007dc:	440b      	add	r3, r1
 80007de:	3324      	adds	r3, #36	@ 0x24
 80007e0:	edc3 7a00 	vstr	s15, [r3]
						float control_val = Kp * Robomaster[i].TargetAngularVelocity - Robomaster[i].EncoderAngularVelocity;
 80007e4:	493e      	ldr	r1, [pc, #248]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80007e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80007e8:	4613      	mov	r3, r2
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	4413      	add	r3, r2
 80007ee:	00db      	lsls	r3, r3, #3
 80007f0:	440b      	add	r3, r1
 80007f2:	3314      	adds	r3, #20
 80007f4:	ed93 7a00 	vldr	s14, [r3]
 80007f8:	4b3b      	ldr	r3, [pc, #236]	@ (80008e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e0>)
 80007fa:	edd3 7a00 	vldr	s15, [r3]
 80007fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000802:	4937      	ldr	r1, [pc, #220]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000804:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000806:	4613      	mov	r3, r2
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	4413      	add	r3, r2
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	440b      	add	r3, r1
 8000810:	3310      	adds	r3, #16
 8000812:	edd3 7a00 	vldr	s15, [r3]
 8000816:	ee77 7a67 	vsub.f32	s15, s14, s15
 800081a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
						Robomaster[i].TargetTorque = (int16_t)control_val;
 800081e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8000822:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000826:	ee17 3a90 	vmov	r3, s15
 800082a:	b218      	sxth	r0, r3
 800082c:	492c      	ldr	r1, [pc, #176]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 800082e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000830:	4613      	mov	r3, r2
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	4413      	add	r3, r2
 8000836:	00db      	lsls	r3, r3, #3
 8000838:	440b      	add	r3, r1
 800083a:	4602      	mov	r2, r0
 800083c:	801a      	strh	r2, [r3, #0]
						Robomaster[i].PreTargetAngularVelocity = Robomaster[i].TargetAngularVelocity;
 800083e:	4928      	ldr	r1, [pc, #160]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000840:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000842:	4613      	mov	r3, r2
 8000844:	009b      	lsls	r3, r3, #2
 8000846:	4413      	add	r3, r2
 8000848:	00db      	lsls	r3, r3, #3
 800084a:	440b      	add	r3, r1
 800084c:	3314      	adds	r3, #20
 800084e:	6819      	ldr	r1, [r3, #0]
 8000850:	4823      	ldr	r0, [pc, #140]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000852:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000854:	4613      	mov	r3, r2
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	4413      	add	r3, r2
 800085a:	00db      	lsls	r3, r3, #3
 800085c:	4403      	add	r3, r0
 800085e:	3318      	adds	r3, #24
 8000860:	6019      	str	r1, [r3, #0]
						Robomaster[i].PreAngularVelocityError = Robomaster[i].AngularVelocityError;
 8000862:	491f      	ldr	r1, [pc, #124]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000864:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000866:	4613      	mov	r3, r2
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	4413      	add	r3, r2
 800086c:	00db      	lsls	r3, r3, #3
 800086e:	440b      	add	r3, r1
 8000870:	331c      	adds	r3, #28
 8000872:	6819      	ldr	r1, [r3, #0]
 8000874:	481a      	ldr	r0, [pc, #104]	@ (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8000876:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000878:	4613      	mov	r3, r2
 800087a:	009b      	lsls	r3, r3, #2
 800087c:	4413      	add	r3, r2
 800087e:	00db      	lsls	r3, r3, #3
 8000880:	4403      	add	r3, r0
 8000882:	3320      	adds	r3, #32
 8000884:	6019      	str	r1, [r3, #0]
				for (int i = 0; i < 4; i++) {
 8000886:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000888:	3301      	adds	r3, #1
 800088a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800088c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800088e:	2b03      	cmp	r3, #3
 8000890:	f77f af3c 	ble.w	800070c <HAL_CAN_RxFifo0MsgPendingCallback+0x104>
				if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan2)) {
 8000894:	480e      	ldr	r0, [pc, #56]	@ (80008d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8000896:	f001 fb33 	bl	8001f00 <HAL_CAN_GetTxMailboxesFreeLevel>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	f000 8099 	beq.w	80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3cc>
					TxHeader.StdId = 0x200;
 80008a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008a6:	61bb      	str	r3, [r7, #24]
					TxHeader.IDE = CAN_ID_STD;
 80008a8:	2300      	movs	r3, #0
 80008aa:	623b      	str	r3, [r7, #32]
					TxHeader.RTR = CAN_RTR_DATA;
 80008ac:	2300      	movs	r3, #0
 80008ae:	627b      	str	r3, [r7, #36]	@ 0x24
					TxHeader.DLC = 8;
 80008b0:	2308      	movs	r3, #8
 80008b2:	62bb      	str	r3, [r7, #40]	@ 0x28
					TxHeader.TransmitGlobalTime = DISABLE;
 80008b4:	2300      	movs	r3, #0
 80008b6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
					uint8_t TxData[8] = { 0 };
 80008ba:	2300      	movs	r3, #0
 80008bc:	613b      	str	r3, [r7, #16]
 80008be:	2300      	movs	r3, #0
 80008c0:	617b      	str	r3, [r7, #20]
					for (int i = 0; i < 4; i++) {
 80008c2:	2300      	movs	r3, #0
 80008c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80008c6:	e037      	b.n	8000938 <HAL_CAN_RxFifo0MsgPendingCallback+0x330>
 80008c8:	47ae147b 	.word	0x47ae147b
 80008cc:	3f847ae1 	.word	0x3f847ae1
 80008d0:	20001238 	.word	0x20001238
 80008d4:	2000128c 	.word	0x2000128c
 80008d8:	20001290 	.word	0x20001290
 80008dc:	42c80000 	.word	0x42c80000
 80008e0:	200013ac 	.word	0x200013ac
 80008e4:	2000139c 	.word	0x2000139c
 80008e8:	20000000 	.word	0x20000000
						TxData[2 * i] = Robomaster[i].TargetTorque >> 8;
 80008ec:	4940      	ldr	r1, [pc, #256]	@ (80009f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e8>)
 80008ee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80008f0:	4613      	mov	r3, r2
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	4413      	add	r3, r2
 80008f6:	00db      	lsls	r3, r3, #3
 80008f8:	440b      	add	r3, r1
 80008fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008fe:	121b      	asrs	r3, r3, #8
 8000900:	b21a      	sxth	r2, r3
 8000902:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	b2d2      	uxtb	r2, r2
 8000908:	3370      	adds	r3, #112	@ 0x70
 800090a:	443b      	add	r3, r7
 800090c:	f803 2c60 	strb.w	r2, [r3, #-96]
						TxData[2 * i + 1] = Robomaster[i].TargetTorque & 0x00FF;
 8000910:	4937      	ldr	r1, [pc, #220]	@ (80009f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e8>)
 8000912:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000914:	4613      	mov	r3, r2
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	4413      	add	r3, r2
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	440b      	add	r3, r1
 800091e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000922:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	3301      	adds	r3, #1
 8000928:	b2d2      	uxtb	r2, r2
 800092a:	3370      	adds	r3, #112	@ 0x70
 800092c:	443b      	add	r3, r7
 800092e:	f803 2c60 	strb.w	r2, [r3, #-96]
					for (int i = 0; i < 4; i++) {
 8000932:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000934:	3301      	adds	r3, #1
 8000936:	667b      	str	r3, [r7, #100]	@ 0x64
 8000938:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800093a:	2b03      	cmp	r3, #3
 800093c:	ddd6      	ble.n	80008ec <HAL_CAN_RxFifo0MsgPendingCallback+0x2e4>
					HAL_CAN_AddTxMessage(&hcan2, &TxHeader, &TxData, &TxMailbox);
 800093e:	f107 030c 	add.w	r3, r7, #12
 8000942:	f107 0210 	add.w	r2, r7, #16
 8000946:	f107 0118 	add.w	r1, r7, #24
 800094a:	482a      	ldr	r0, [pc, #168]	@ (80009f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3ec>)
 800094c:	f001 fa08 	bl	8001d60 <HAL_CAN_AddTxMessage>
				break;
 8000950:	e040      	b.n	80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3cc>
				memcpy(adcVal, RxData, 3 * sizeof(int16_t));
 8000952:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8000956:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800095a:	2206      	movs	r2, #6
 800095c:	4618      	mov	r0, r3
 800095e:	f00f fbd4 	bl	801010a <memcpy>
				Kp = 20.0 * (float)adcVal[0] / 256;
 8000962:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000964:	ee07 3a90 	vmov	s15, r3
 8000968:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800096c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000970:	eeb3 6b04 	vmov.f64	d6, #52	@ 0x41a00000  20.0
 8000974:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000978:	ed9f 5b19 	vldr	d5, [pc, #100]	@ 80009e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3d8>
 800097c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000980:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000984:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3f0>)
 8000986:	edc3 7a00 	vstr	s15, [r3]
				Ki = 1.0 * (float)adcVal[1] / 256;
 800098a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800098c:	ee07 3a90 	vmov	s15, r3
 8000990:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000994:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80009fc <HAL_CAN_RxFifo0MsgPendingCallback+0x3f4>
 8000998:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800099c:	4b18      	ldr	r3, [pc, #96]	@ (8000a00 <HAL_CAN_RxFifo0MsgPendingCallback+0x3f8>)
 800099e:	edc3 7a00 	vstr	s15, [r3]
				Kd = 0.01 * (float)adcVal[2] / 256;
 80009a2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80009a4:	ee07 3a90 	vmov	s15, r3
 80009a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009ac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80009b0:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 80009e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e0>
 80009b4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80009b8:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 80009e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3d8>
 80009bc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80009c0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <HAL_CAN_RxFifo0MsgPendingCallback+0x3fc>)
 80009c6:	edc3 7a00 	vstr	s15, [r3]
				break;
 80009ca:	e004      	b.n	80009d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x3ce>
				break;
 80009cc:	bf00      	nop
 80009ce:	e002      	b.n	80009d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x3ce>
				break;
 80009d0:	bf00      	nop
 80009d2:	e000      	b.n	80009d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x3ce>
				break;
 80009d4:	bf00      	nop
			}
		}
	}
}
 80009d6:	bf00      	nop
 80009d8:	3770      	adds	r7, #112	@ 0x70
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	00000000 	.word	0x00000000
 80009e4:	40700000 	.word	0x40700000
 80009e8:	47ae147b 	.word	0x47ae147b
 80009ec:	3f847ae1 	.word	0x3f847ae1
 80009f0:	200013ac 	.word	0x200013ac
 80009f4:	20001238 	.word	0x20001238
 80009f8:	20000000 	.word	0x20000000
 80009fc:	43800000 	.word	0x43800000
 8000a00:	2000144c 	.word	0x2000144c
 8000a04:	20001450 	.word	0x20001450

08000a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a08:	b5b0      	push	{r4, r5, r7, lr}
 8000a0a:	b088      	sub	sp, #32
 8000a0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a0e:	f000 ff1e 	bl	800184e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a12:	f000 f81f 	bl	8000a54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a16:	f000 f8f7 	bl	8000c08 <MX_GPIO_Init>
  MX_CAN2_Init();
 8000a1a:	f000 f889 	bl	8000b30 <MX_CAN2_Init>
  MX_CAN3_Init();
 8000a1e:	f000 f8bd 	bl	8000b9c <MX_CAN3_Init>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8000a22:	4b0a      	ldr	r3, [pc, #40]	@ (8000a4c <main+0x44>)
 8000a24:	1d3c      	adds	r4, r7, #4
 8000a26:	461d      	mov	r5, r3
 8000a28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a2c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a30:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2100      	movs	r1, #0
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f005 fa0c 	bl	8005e56 <osThreadCreate>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	4a03      	ldr	r2, [pc, #12]	@ (8000a50 <main+0x48>)
 8000a42:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000a44:	f005 f9f0 	bl	8005e28 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <main+0x40>
 8000a4c:	08010d8c 	.word	0x08010d8c
 8000a50:	20001288 	.word	0x20001288

08000a54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b094      	sub	sp, #80	@ 0x50
 8000a58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	2234      	movs	r2, #52	@ 0x34
 8000a60:	2100      	movs	r1, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f00f fadb 	bl	801001e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a68:	f107 0308 	add.w	r3, r7, #8
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a78:	4b2b      	ldr	r3, [pc, #172]	@ (8000b28 <SystemClock_Config+0xd4>)
 8000a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7c:	4a2a      	ldr	r2, [pc, #168]	@ (8000b28 <SystemClock_Config+0xd4>)
 8000a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a84:	4b28      	ldr	r3, [pc, #160]	@ (8000b28 <SystemClock_Config+0xd4>)
 8000a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a90:	4b26      	ldr	r3, [pc, #152]	@ (8000b2c <SystemClock_Config+0xd8>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a25      	ldr	r2, [pc, #148]	@ (8000b2c <SystemClock_Config+0xd8>)
 8000a96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a9a:	6013      	str	r3, [r2, #0]
 8000a9c:	4b23      	ldr	r3, [pc, #140]	@ (8000b2c <SystemClock_Config+0xd8>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000aa4:	603b      	str	r3, [r7, #0]
 8000aa6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000aac:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000ab0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ab6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000aba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000abc:	2304      	movs	r3, #4
 8000abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000ac0:	23d8      	movs	r3, #216	@ 0xd8
 8000ac2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000ac8:	2309      	movs	r3, #9
 8000aca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000acc:	2302      	movs	r3, #2
 8000ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad0:	f107 031c 	add.w	r3, r7, #28
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f003 fb1f 	bl	8004118 <HAL_RCC_OscConfig>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000ae0:	f000 fb1a 	bl	8001118 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ae4:	f003 fac8 	bl	8004078 <HAL_PWREx_EnableOverDrive>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000aee:	f000 fb13 	bl	8001118 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af2:	230f      	movs	r3, #15
 8000af4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af6:	2302      	movs	r3, #2
 8000af8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000afe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b08:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000b0a:	f107 0308 	add.w	r3, r7, #8
 8000b0e:	2107      	movs	r1, #7
 8000b10:	4618      	mov	r0, r3
 8000b12:	f003 fdaf 	bl	8004674 <HAL_RCC_ClockConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000b1c:	f000 fafc 	bl	8001118 <Error_Handler>
  }
}
 8000b20:	bf00      	nop
 8000b22:	3750      	adds	r7, #80	@ 0x50
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	40007000 	.word	0x40007000

08000b30 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000b34:	4b17      	ldr	r3, [pc, #92]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b36:	4a18      	ldr	r2, [pc, #96]	@ (8000b98 <MX_CAN2_Init+0x68>)
 8000b38:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8000b3a:	4b16      	ldr	r3, [pc, #88]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000b40:	4b14      	ldr	r3, [pc, #80]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b46:	4b13      	ldr	r3, [pc, #76]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_14TQ;
 8000b4c:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b4e:	f44f 2250 	mov.w	r2, #851968	@ 0xd0000
 8000b52:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000b54:	4b0f      	ldr	r3, [pc, #60]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b56:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000b5a:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000b62:	4b0c      	ldr	r3, [pc, #48]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000b68:	4b0a      	ldr	r3, [pc, #40]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000b6e:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000b74:	4b07      	ldr	r3, [pc, #28]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000b7a:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000b80:	4804      	ldr	r0, [pc, #16]	@ (8000b94 <MX_CAN2_Init+0x64>)
 8000b82:	f000 fec1 	bl	8001908 <HAL_CAN_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000b8c:	f000 fac4 	bl	8001118 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	20001238 	.word	0x20001238
 8000b98:	40006800 	.word	0x40006800

08000b9c <MX_CAN3_Init>:
  * @brief CAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN3_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8000ba0:	4b17      	ldr	r3, [pc, #92]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000ba2:	4a18      	ldr	r2, [pc, #96]	@ (8000c04 <MX_CAN3_Init+0x68>)
 8000ba4:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 3;
 8000ba6:	4b16      	ldr	r3, [pc, #88]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000ba8:	2203      	movs	r2, #3
 8000baa:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8000bac:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000bb2:	4b13      	ldr	r3, [pc, #76]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_14TQ;
 8000bb8:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bba:	f44f 2250 	mov.w	r2, #851968	@ 0xd0000
 8000bbe:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bc2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000bc6:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8000bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 8000bce:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8000bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8000bda:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 8000be0:	4b07      	ldr	r3, [pc, #28]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8000be6:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8000bec:	4804      	ldr	r0, [pc, #16]	@ (8000c00 <MX_CAN3_Init+0x64>)
 8000bee:	f000 fe8b 	bl	8001908 <HAL_CAN_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 8000bf8:	f000 fa8e 	bl	8001118 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20001260 	.word	0x20001260
 8000c04:	40003400 	.word	0x40003400

08000c08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b08c      	sub	sp, #48	@ 0x30
 8000c0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0e:	f107 031c 	add.w	r3, r7, #28
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
 8000c18:	609a      	str	r2, [r3, #8]
 8000c1a:	60da      	str	r2, [r3, #12]
 8000c1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1e:	4b4f      	ldr	r3, [pc, #316]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	4a4e      	ldr	r2, [pc, #312]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c24:	f043 0304 	orr.w	r3, r3, #4
 8000c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2a:	4b4c      	ldr	r3, [pc, #304]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	f003 0304 	and.w	r3, r3, #4
 8000c32:	61bb      	str	r3, [r7, #24]
 8000c34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c36:	4b49      	ldr	r3, [pc, #292]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a48      	ldr	r2, [pc, #288]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c3c:	f043 0320 	orr.w	r3, r3, #32
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b46      	ldr	r3, [pc, #280]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0320 	and.w	r3, r3, #32
 8000c4a:	617b      	str	r3, [r7, #20]
 8000c4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4e:	4b43      	ldr	r3, [pc, #268]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	4a42      	ldr	r2, [pc, #264]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5a:	4b40      	ldr	r3, [pc, #256]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c66:	4b3d      	ldr	r3, [pc, #244]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	4a3c      	ldr	r2, [pc, #240]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c72:	4b3a      	ldr	r3, [pc, #232]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	f003 0301 	and.w	r3, r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7e:	4b37      	ldr	r3, [pc, #220]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	4a36      	ldr	r2, [pc, #216]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c84:	f043 0302 	orr.w	r3, r3, #2
 8000c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8a:	4b34      	ldr	r3, [pc, #208]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	f003 0302 	and.w	r3, r3, #2
 8000c92:	60bb      	str	r3, [r7, #8]
 8000c94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c96:	4b31      	ldr	r3, [pc, #196]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	4a30      	ldr	r2, [pc, #192]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000c9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca2:	4b2e      	ldr	r3, [pc, #184]	@ (8000d5c <MX_GPIO_Init+0x154>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000cb4:	482a      	ldr	r0, [pc, #168]	@ (8000d60 <MX_GPIO_Init+0x158>)
 8000cb6:	f003 f9c5 	bl	8004044 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000cba:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000cbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cc0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cca:	f107 031c 	add.w	r3, r7, #28
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4824      	ldr	r0, [pc, #144]	@ (8000d64 <MX_GPIO_Init+0x15c>)
 8000cd2:	f003 f80b 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PF1 PF2 PF3 PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000cd6:	231e      	movs	r3, #30
 8000cd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cda:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ce4:	f107 031c 	add.w	r3, r7, #28
 8000ce8:	4619      	mov	r1, r3
 8000cea:	481f      	ldr	r0, [pc, #124]	@ (8000d68 <MX_GPIO_Init+0x160>)
 8000cec:	f002 fffe 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10;
 8000cf0:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8000cf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000d02:	230e      	movs	r3, #14
 8000d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d06:	f107 031c 	add.w	r3, r7, #28
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4814      	ldr	r0, [pc, #80]	@ (8000d60 <MX_GPIO_Init+0x158>)
 8000d0e:	f002 ffed 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000d24:	2309      	movs	r3, #9
 8000d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d28:	f107 031c 	add.w	r3, r7, #28
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	480c      	ldr	r0, [pc, #48]	@ (8000d60 <MX_GPIO_Init+0x158>)
 8000d30:	f002 ffdc 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000d34:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000d38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d46:	f107 031c 	add.w	r3, r7, #28
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4804      	ldr	r0, [pc, #16]	@ (8000d60 <MX_GPIO_Init+0x158>)
 8000d4e:	f002 ffcd 	bl	8003cec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d52:	bf00      	nop
 8000d54:	3730      	adds	r7, #48	@ 0x30
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40021800 	.word	0x40021800
 8000d64:	40020800 	.word	0x40020800
 8000d68:	40021400 	.word	0x40021400

08000d6c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b0be      	sub	sp, #248	@ 0xf8
 8000d70:	af02      	add	r7, sp, #8
 8000d72:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000d74:	f004 f996 	bl	80050a4 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  // 移動平均フィルタ初期化
	for(uint8_t i=0u;i<4;i++){
 8000d78:	2300      	movs	r3, #0
 8000d7a:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8000d7e:	e01a      	b.n	8000db6 <StartDefaultTask+0x4a>
		mean[i].size = 8;
 8000d80:	f897 20ef 	ldrb.w	r2, [r7, #239]	@ 0xef
 8000d84:	49d4      	ldr	r1, [pc, #848]	@ (80010d8 <StartDefaultTask+0x36c>)
 8000d86:	4613      	mov	r3, r2
 8000d88:	015b      	lsls	r3, r3, #5
 8000d8a:	4413      	add	r3, r2
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	440b      	add	r3, r1
 8000d90:	3341      	adds	r3, #65	@ 0x41
 8000d92:	2208      	movs	r2, #8
 8000d94:	701a      	strb	r2, [r3, #0]
		mean[i].pointer = 0u;
 8000d96:	f897 20ef 	ldrb.w	r2, [r7, #239]	@ 0xef
 8000d9a:	49cf      	ldr	r1, [pc, #828]	@ (80010d8 <StartDefaultTask+0x36c>)
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	015b      	lsls	r3, r3, #5
 8000da0:	4413      	add	r3, r2
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	440b      	add	r3, r1
 8000da6:	3340      	adds	r3, #64	@ 0x40
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0u;i<4;i++){
 8000dac:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 8000db0:	3301      	adds	r3, #1
 8000db2:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8000db6:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 8000dba:	2b03      	cmp	r3, #3
 8000dbc:	d9e0      	bls.n	8000d80 <StartDefaultTask+0x14>
//	// Filter適用
//	HAL_CAN_ConfigFilter(&hcan2, &filter);

	/* CAN2 FIFO0 (For Encoder) */
	// ID and Mask Register
	fid = 0x080;
 8000dbe:	2380      	movs	r3, #128	@ 0x80
 8000dc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	fmask = 0x7F0;
 8000dc4:	f44f 63fe 	mov.w	r3, #2032	@ 0x7f0
 8000dc8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	// CAN2のFilter Bankは14から
	filter.SlaveStartFilterBank = 14;
 8000dcc:	230e      	movs	r3, #14
 8000dce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	// Filter Bank 15に設定開�?
	filter.FilterBank = 15;
 8000dd2:	230f      	movs	r3, #15
 8000dd4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	// For FIFO0
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000dde:	2301      	movs	r3, #1
 8000de0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000de4:	2300      	movs	r3, #0
 8000de6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000dea:	2301      	movs	r3, #1
 8000dec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	// ID and Mask Bit Configure
	filter.FilterIdHigh = fid << 5;
 8000df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000df4:	015b      	lsls	r3, r3, #5
 8000df6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	filter.FilterIdLow = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	filter.FilterMaskIdHigh = fmask << 5;
 8000e00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000e04:	015b      	lsls	r3, r3, #5
 8000e06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	filter.FilterMaskIdLow = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	// Filter適用
	HAL_CAN_ConfigFilter(&hcan2, &filter);
 8000e10:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e14:	4619      	mov	r1, r3
 8000e16:	48b1      	ldr	r0, [pc, #708]	@ (80010dc <StartDefaultTask+0x370>)
 8000e18:	f000 fe72 	bl	8001b00 <HAL_CAN_ConfigFilter>

	/* CAN2 FIFO0 (For Robomaster Test) */
	// ID and Mask Register
	fid = 0x100;
 8000e1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	fmask = 0x7F0;
 8000e24:	f44f 63fe 	mov.w	r3, #2032	@ 0x7f0
 8000e28:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	// CAN2のFilter Bankは14から
	filter.SlaveStartFilterBank = 14;
 8000e2c:	230e      	movs	r3, #14
 8000e2e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	// Filter Bank 15に設定開�?
	filter.FilterBank = 16;
 8000e32:	2310      	movs	r3, #16
 8000e34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	// For FIFO0
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000e44:	2300      	movs	r3, #0
 8000e46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	// ID and Mask Bit Configure
	filter.FilterIdHigh = fid << 5;
 8000e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000e54:	015b      	lsls	r3, r3, #5
 8000e56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	filter.FilterIdLow = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	filter.FilterMaskIdHigh = fmask << 5;
 8000e60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000e64:	015b      	lsls	r3, r3, #5
 8000e66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	filter.FilterMaskIdLow = 0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	// Filter適用
	HAL_CAN_ConfigFilter(&hcan2, &filter);
 8000e70:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e74:	4619      	mov	r1, r3
 8000e76:	4899      	ldr	r0, [pc, #612]	@ (80010dc <StartDefaultTask+0x370>)
 8000e78:	f000 fe42 	bl	8001b00 <HAL_CAN_ConfigFilter>

	// CAN2 Start
	HAL_CAN_Start(&hcan2);
 8000e7c:	4897      	ldr	r0, [pc, #604]	@ (80010dc <StartDefaultTask+0x370>)
 8000e7e:	f000 ff2b 	bl	8001cd8 <HAL_CAN_Start>
	HAL_CAN_Start(&hcan3);
 8000e82:	4897      	ldr	r0, [pc, #604]	@ (80010e0 <StartDefaultTask+0x374>)
 8000e84:	f000 ff28 	bl	8001cd8 <HAL_CAN_Start>
	// CAN2 FIFO0 and FIFO1 Enable Interrupt
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000e88:	2102      	movs	r1, #2
 8000e8a:	4894      	ldr	r0, [pc, #592]	@ (80010dc <StartDefaultTask+0x370>)
 8000e8c:	f001 f98f 	bl	80021ae <HAL_CAN_ActivateNotification>

	for (int i = 0; i < 4; i++) {
 8000e90:	2300      	movs	r3, #0
 8000e92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000e96:	e011      	b.n	8000ebc <StartDefaultTask+0x150>
		// Robomaster Initialize
		memset(&Robomaster[i], 0, sizeof(RobomasterTypedef));
 8000e98:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	4413      	add	r3, r2
 8000ea2:	00db      	lsls	r3, r3, #3
 8000ea4:	4a8f      	ldr	r2, [pc, #572]	@ (80010e4 <StartDefaultTask+0x378>)
 8000ea6:	4413      	add	r3, r2
 8000ea8:	2228      	movs	r2, #40	@ 0x28
 8000eaa:	2100      	movs	r1, #0
 8000eac:	4618      	mov	r0, r3
 8000eae:	f00f f8b6 	bl	801001e <memset>
	for (int i = 0; i < 4; i++) {
 8000eb2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000ebc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000ec0:	2b03      	cmp	r3, #3
 8000ec2:	dde9      	ble.n	8000e98 <StartDefaultTask+0x12c>
	}

	/* Configure UDP */
	// Data Buffer For UDP
	int16_t rxbuf[16] = { 0 };
 8000ec4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000ec8:	2220      	movs	r2, #32
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f00f f8a6 	bl	801001e <memset>
	int16_t txbuf[16] = { 0 };
 8000ed2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000ed6:	2220      	movs	r2, #32
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f00f f89f 	bl	801001e <memset>
	uint8_t data_to_shoki[1] = { 0 };
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
	uint8_t data_to_uator[1] = { 0 };
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	//アドレスを宣??��?��?
	struct sockaddr_in rxAddr, txAddr;
	//ソケ??��?��?トを作�??
	int socket = lwip_socket(AF_INET, SOCK_DGRAM, 0);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2102      	movs	r1, #2
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	f009 f9a1 	bl	800a238 <lwip_socket>
 8000ef6:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
	//アドレスのメモリを確??��?��?
	memset((char*) &txAddr, 0, sizeof(txAddr));
 8000efa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000efe:	2210      	movs	r2, #16
 8000f00:	2100      	movs	r1, #0
 8000f02:	4618      	mov	r0, r3
 8000f04:	f00f f88b 	bl	801001e <memset>
	memset((char*) &rxAddr, 0, sizeof(rxAddr));
 8000f08:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f0c:	2210      	movs	r2, #16
 8000f0e:	2100      	movs	r1, #0
 8000f10:	4618      	mov	r0, r3
 8000f12:	f00f f884 	bl	801001e <memset>
	//アドレスの構�??体�???��?��??��?��?ータを定義
	rxAddr.sin_family = AF_INET; //プロトコルファミリの設??��?��?(IPv4に設??��?��?)
 8000f16:	2302      	movs	r3, #2
 8000f18:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	rxAddr.sin_len = sizeof(rxAddr); //アドレスの??��?��?ータサイズ
 8000f1c:	2310      	movs	r3, #16
 8000f1e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
	rxAddr.sin_addr.s_addr = INADDR_ANY; //アドレスの設??��?��?(今回はすべてのアドレスを受け�???��?��れるためINADDR_ANY)
 8000f22:	2300      	movs	r3, #0
 8000f24:	65bb      	str	r3, [r7, #88]	@ 0x58
	rxAddr.sin_port = lwip_htons(PC_PORT); //ポ�???��?��ト�???��?��??��?��???��?��?
 8000f26:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 8000f2a:	f009 fce9 	bl	800a900 <lwip_htons>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	txAddr.sin_family = AF_INET; //プロトコルファミリの??��?��???��?��?(IPv4に設??��?��?)
 8000f34:	2302      	movs	r3, #2
 8000f36:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	txAddr.sin_len = sizeof(txAddr); //アドレスの??��?��?ータのサイズ
 8000f3a:	2310      	movs	r3, #16
 8000f3c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
	txAddr.sin_addr.s_addr = inet_addr(PC_ADDR); //アドレスの設??��?��?
 8000f40:	4869      	ldr	r0, [pc, #420]	@ (80010e8 <StartDefaultTask+0x37c>)
 8000f42:	f00d fd02 	bl	800e94a <ipaddr_addr>
 8000f46:	4603      	mov	r3, r0
 8000f48:	64bb      	str	r3, [r7, #72]	@ 0x48
	txAddr.sin_port = lwip_htons(PC_PORT); //ポ�???��?��ト�???��?��??��?��???��?��?
 8000f4a:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 8000f4e:	f009 fcd7 	bl	800a900 <lwip_htons>
 8000f52:	4603      	mov	r3, r0
 8000f54:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	// whileでbindを�?ってみると?��?まく行く可能性?��?
//	(void) lwip_bind(socket, (struct sockaddr*) &rxAddr, sizeof(rxAddr)); //IPアドレスとソケ??��?��?トを紐付けて受信をできる状態に
	while(lwip_bind(socket, (struct sockaddr*) &rxAddr, sizeof(rxAddr)) < 0) {
 8000f58:	bf00      	nop
 8000f5a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f5e:	2210      	movs	r2, #16
 8000f60:	4619      	mov	r1, r3
 8000f62:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8000f66:	f008 fe89 	bl	8009c7c <lwip_bind>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	dbf4      	blt.n	8000f5a <StartDefaultTask+0x1ee>

	}
	socklen_t n; //受信した??��?��?ータのサイズ
	socklen_t len = sizeof(rxAddr); //rxAddrのサイズ
 8000f70:	2310      	movs	r3, #16
 8000f72:	643b      	str	r3, [r7, #64]	@ 0x40

	/* Infinite loop */
	for (;;) {
		lwip_sendto(socket, (uint8_t*) txbuf, sizeof(txbuf), 0, (struct sockaddr*) &txAddr, sizeof(txAddr)); //受信したら�???��?��信する
 8000f74:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000f78:	2310      	movs	r3, #16
 8000f7a:	9301      	str	r3, [sp, #4]
 8000f7c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	2300      	movs	r3, #0
 8000f84:	2220      	movs	r2, #32
 8000f86:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8000f8a:	f009 f89d 	bl	800a0c8 <lwip_sendto>
		n = lwip_recvfrom(socket, (uint8_t*) rxbuf, sizeof(rxbuf), (int) NULL, (struct sockaddr*) &rxAddr, &len); //受信処??��?��?(blocking)
 8000f8e:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 8000f92:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f96:	9301      	str	r3, [sp, #4]
 8000f98:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	2220      	movs	r2, #32
 8000fa2:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8000fa6:	f009 f819 	bl	8009fdc <lwip_recvfrom>
 8000faa:	4603      	mov	r3, r0
 8000fac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

		// UDPから受け取った足回りデータ
		for(int i = 0; i < 4; i++) {
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000fb6:	e039      	b.n	800102c <StartDefaultTask+0x2c0>
			// 減速比1:19を考慮
//			Robomaster[i].TargetAngularVelocity = (float)rxbuf[i] * 19 / (-100);
			Robomaster[i].TargetAngularVelocity = (float)rxbuf[i] / (-100);
 8000fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	33f0      	adds	r3, #240	@ 0xf0
 8000fc0:	443b      	add	r3, r7
 8000fc2:	f933 3c64 	ldrsh.w	r3, [r3, #-100]
 8000fc6:	ee07 3a90 	vmov	s15, r3
 8000fca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fce:	eddf 6a47 	vldr	s13, [pc, #284]	@ 80010ec <StartDefaultTask+0x380>
 8000fd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fd6:	4943      	ldr	r1, [pc, #268]	@ (80010e4 <StartDefaultTask+0x378>)
 8000fd8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000fdc:	4613      	mov	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	4413      	add	r3, r2
 8000fe2:	00db      	lsls	r3, r3, #3
 8000fe4:	440b      	add	r3, r1
 8000fe6:	3314      	adds	r3, #20
 8000fe8:	edc3 7a00 	vstr	s15, [r3]
//			txbuf[i] = Robomaster[i].AngularVelocity * (-100);
			txbuf[i] = (int16_t)(Robomaster[i].EncoderAngularVelocity * 100);
 8000fec:	493d      	ldr	r1, [pc, #244]	@ (80010e4 <StartDefaultTask+0x378>)
 8000fee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	4413      	add	r3, r2
 8000ff8:	00db      	lsls	r3, r3, #3
 8000ffa:	440b      	add	r3, r1
 8000ffc:	3310      	adds	r3, #16
 8000ffe:	edd3 7a00 	vldr	s15, [r3]
 8001002:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80010f0 <StartDefaultTask+0x384>
 8001006:	ee67 7a87 	vmul.f32	s15, s15, s14
 800100a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800100e:	ee17 3a90 	vmov	r3, s15
 8001012:	b21a      	sxth	r2, r3
 8001014:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	33f0      	adds	r3, #240	@ 0xf0
 800101c:	443b      	add	r3, r7
 800101e:	f823 2c84 	strh.w	r2, [r3, #-132]
		for(int i = 0; i < 4; i++) {
 8001022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001026:	3301      	adds	r3, #1
 8001028:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800102c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001030:	2b03      	cmp	r3, #3
 8001032:	ddc1      	ble.n	8000fb8 <StartDefaultTask+0x24c>
		}

		data_to_shoki[0] = rxbuf[6] << 1;
 8001034:	f9b7 3098 	ldrsh.w	r3, [r7, #152]	@ 0x98
 8001038:	b2db      	uxtb	r3, r3
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	b2db      	uxtb	r3, r3
 800103e:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68


		data_to_uator[0] = rxbuf[7] << 4 | rxbuf[4] << 2 | rxbuf[5];
 8001042:	f9b7 309a 	ldrsh.w	r3, [r7, #154]	@ 0x9a
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	b25a      	sxtb	r2, r3
 800104a:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	b25b      	sxtb	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	b25a      	sxtb	r2, r3
 8001056:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 800105a:	b25b      	sxtb	r3, r3
 800105c:	4313      	orrs	r3, r2
 800105e:	b25b      	sxtb	r3, r3
 8001060:	b2db      	uxtb	r3, r3
 8001062:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

		// send to shoki
		if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan3)) {
 8001066:	481e      	ldr	r0, [pc, #120]	@ (80010e0 <StartDefaultTask+0x374>)
 8001068:	f000 ff4a 	bl	8001f00 <HAL_CAN_GetTxMailboxesFreeLevel>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d014      	beq.n	800109c <StartDefaultTask+0x330>
			// 送信用構�??体�?????��?��??��?��???��?��??��?��定義
			CAN_TxHeaderTypeDef TxHeader;
			// IDの設????��?��??��?��???��?��??��?��?
			TxHeader.StdId = 0x201;
 8001072:	f240 2301 	movw	r3, #513	@ 0x201
 8001076:	62bb      	str	r3, [r7, #40]	@ 0x28
			// 標準IDを使用
			TxHeader.IDE = CAN_ID_STD;
 8001078:	2300      	movs	r3, #0
 800107a:	633b      	str	r3, [r7, #48]	@ 0x30
			// ????��?��??��?��???��?��??��?��?ータフレー????��?��??��?��???��?��??��?��? or リモートフレー????��?��??��?��???��?��??��?��?
			TxHeader.RTR = CAN_RTR_DATA;
 800107c:	2300      	movs	r3, #0
 800107e:	637b      	str	r3, [r7, #52]	@ 0x34
			// ????��?��??��?��???��?��??��?��?ータ長????��?��??��?��???��?��??��?��? [byte]
			TxHeader.DLC = 8;
 8001080:	2308      	movs	r3, #8
 8001082:	63bb      	str	r3, [r7, #56]	@ 0x38
			// タイ????��?��??��?��???��?��??��?��?スタン????��?��??��?��???��?��??��?��?
			TxHeader.TransmitGlobalTime = DISABLE;
 8001084:	2300      	movs	r3, #0
 8001086:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

			// 送信に使ったTxMailboxが�?????��?��??��?��???��?��??��?��納される
			uint32_t TxMailbox;
			// メ????��?��??��?��???��?��??��?��?セージ送信
			HAL_CAN_AddTxMessage(&hcan3, &TxHeader, data_to_shoki, &TxMailbox);
 800108a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800108e:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8001092:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001096:	4812      	ldr	r0, [pc, #72]	@ (80010e0 <StartDefaultTask+0x374>)
 8001098:	f000 fe62 	bl	8001d60 <HAL_CAN_AddTxMessage>
		}

		// send to uator
		if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan3)) {
 800109c:	4810      	ldr	r0, [pc, #64]	@ (80010e0 <StartDefaultTask+0x374>)
 800109e:	f000 ff2f 	bl	8001f00 <HAL_CAN_GetTxMailboxesFreeLevel>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	f43f af65 	beq.w	8000f74 <StartDefaultTask+0x208>
			// 送信用構�??体�?????��?��??��?��???��?��??��?��定義
			CAN_TxHeaderTypeDef TxHeader;
			// IDの設????��?��??��?��???��?��??��?��?
			TxHeader.StdId = 0x401;
 80010aa:	f240 4301 	movw	r3, #1025	@ 0x401
 80010ae:	60fb      	str	r3, [r7, #12]
			// 標準IDを使用
			TxHeader.IDE = CAN_ID_STD;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
			// ????��?��??��?��???��?��??��?��?ータフレー????��?��??��?��???��?��??��?��? or リモートフレー????��?��??��?��???��?��??��?��?
			TxHeader.RTR = CAN_RTR_DATA;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61bb      	str	r3, [r7, #24]
			// ????��?��??��?��???��?��??��?��?ータ長????��?��??��?��???��?��??��?��? [byte]
			TxHeader.DLC = 8;
 80010b8:	2308      	movs	r3, #8
 80010ba:	61fb      	str	r3, [r7, #28]
			// タイ????��?��??��?��???��?��??��?��?スタン????��?��??��?��???��?��??��?��?
			TxHeader.TransmitGlobalTime = DISABLE;
 80010bc:	2300      	movs	r3, #0
 80010be:	f887 3020 	strb.w	r3, [r7, #32]

			// 送信に使ったTxMailboxが�?????��?��??��?��???��?��??��?��納される
			uint32_t TxMailbox;
			// メ????��?��??��?��???��?��??��?��?セージ送信
			HAL_CAN_AddTxMessage(&hcan3, &TxHeader, data_to_uator, &TxMailbox);
 80010c2:	f107 0308 	add.w	r3, r7, #8
 80010c6:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 80010ca:	f107 010c 	add.w	r1, r7, #12
 80010ce:	4804      	ldr	r0, [pc, #16]	@ (80010e0 <StartDefaultTask+0x374>)
 80010d0:	f000 fe46 	bl	8001d60 <HAL_CAN_AddTxMessage>
		lwip_sendto(socket, (uint8_t*) txbuf, sizeof(txbuf), 0, (struct sockaddr*) &txAddr, sizeof(txAddr)); //受信したら�???��?��信する
 80010d4:	e74e      	b.n	8000f74 <StartDefaultTask+0x208>
 80010d6:	bf00      	nop
 80010d8:	20001294 	.word	0x20001294
 80010dc:	20001238 	.word	0x20001238
 80010e0:	20001260 	.word	0x20001260
 80010e4:	200013ac 	.word	0x200013ac
 80010e8:	08010da8 	.word	0x08010da8
 80010ec:	c2c80000 	.word	0xc2c80000
 80010f0:	42c80000 	.word	0x42c80000

080010f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a04      	ldr	r2, [pc, #16]	@ (8001114 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d101      	bne.n	800110a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001106:	f000 fbaf 	bl	8001868 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40002000 	.word	0x40002000

08001118 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800111c:	b672      	cpsid	i
}
 800111e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <Error_Handler+0x8>

08001124 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800112a:	4b11      	ldr	r3, [pc, #68]	@ (8001170 <HAL_MspInit+0x4c>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112e:	4a10      	ldr	r2, [pc, #64]	@ (8001170 <HAL_MspInit+0x4c>)
 8001130:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001134:	6413      	str	r3, [r2, #64]	@ 0x40
 8001136:	4b0e      	ldr	r3, [pc, #56]	@ (8001170 <HAL_MspInit+0x4c>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001142:	4b0b      	ldr	r3, [pc, #44]	@ (8001170 <HAL_MspInit+0x4c>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001146:	4a0a      	ldr	r2, [pc, #40]	@ (8001170 <HAL_MspInit+0x4c>)
 8001148:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800114c:	6453      	str	r3, [r2, #68]	@ 0x44
 800114e:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <HAL_MspInit+0x4c>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001156:	603b      	str	r3, [r7, #0]
 8001158:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	210f      	movs	r1, #15
 800115e:	f06f 0001 	mvn.w	r0, #1
 8001162:	f001 fb31 	bl	80027c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40023800 	.word	0x40023800

08001174 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08c      	sub	sp, #48	@ 0x30
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a40      	ldr	r2, [pc, #256]	@ (8001294 <HAL_CAN_MspInit+0x120>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d144      	bne.n	8001220 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001196:	4b40      	ldr	r3, [pc, #256]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119a:	4a3f      	ldr	r2, [pc, #252]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 800119c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80011aa:	61bb      	str	r3, [r7, #24]
 80011ac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN1_CLK_ENABLE();
 80011ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b2:	4a39      	ldr	r2, [pc, #228]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 80011b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ba:	4b37      	ldr	r3, [pc, #220]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 80011bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c2:	617b      	str	r3, [r7, #20]
 80011c4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	4b34      	ldr	r3, [pc, #208]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a33      	ldr	r2, [pc, #204]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b31      	ldr	r3, [pc, #196]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80011de:	2360      	movs	r3, #96	@ 0x60
 80011e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ea:	2303      	movs	r3, #3
 80011ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80011ee:	2309      	movs	r3, #9
 80011f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f2:	f107 031c 	add.w	r3, r7, #28
 80011f6:	4619      	mov	r1, r3
 80011f8:	4828      	ldr	r0, [pc, #160]	@ (800129c <HAL_CAN_MspInit+0x128>)
 80011fa:	f002 fd77 	bl	8003cec <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 80011fe:	2200      	movs	r2, #0
 8001200:	2105      	movs	r1, #5
 8001202:	2040      	movs	r0, #64	@ 0x40
 8001204:	f001 fae0 	bl	80027c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001208:	2040      	movs	r0, #64	@ 0x40
 800120a:	f001 faf9 	bl	8002800 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 800120e:	2200      	movs	r2, #0
 8001210:	2105      	movs	r1, #5
 8001212:	2041      	movs	r0, #65	@ 0x41
 8001214:	f001 fad8 	bl	80027c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8001218:	2041      	movs	r0, #65	@ 0x41
 800121a:	f001 faf1 	bl	8002800 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }

}
 800121e:	e035      	b.n	800128c <HAL_CAN_MspInit+0x118>
  else if(hcan->Instance==CAN3)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a1e      	ldr	r2, [pc, #120]	@ (80012a0 <HAL_CAN_MspInit+0x12c>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d130      	bne.n	800128c <HAL_CAN_MspInit+0x118>
    __HAL_RCC_CAN3_CLK_ENABLE();
 800122a:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 800122c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122e:	4a1a      	ldr	r2, [pc, #104]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 8001230:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001234:	6413      	str	r3, [r2, #64]	@ 0x40
 8001236:	4b18      	ldr	r3, [pc, #96]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 8001238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	4b15      	ldr	r3, [pc, #84]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	4a14      	ldr	r2, [pc, #80]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6313      	str	r3, [r2, #48]	@ 0x30
 800124e:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 800125a:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 800125e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001260:	2302      	movs	r3, #2
 8001262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001268:	2303      	movs	r3, #3
 800126a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 800126c:	230b      	movs	r3, #11
 800126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001270:	f107 031c 	add.w	r3, r7, #28
 8001274:	4619      	mov	r1, r3
 8001276:	480b      	ldr	r0, [pc, #44]	@ (80012a4 <HAL_CAN_MspInit+0x130>)
 8001278:	f002 fd38 	bl	8003cec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN3_RX1_IRQn, 5, 0);
 800127c:	2200      	movs	r2, #0
 800127e:	2105      	movs	r1, #5
 8001280:	206a      	movs	r0, #106	@ 0x6a
 8001282:	f001 faa1 	bl	80027c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX1_IRQn);
 8001286:	206a      	movs	r0, #106	@ 0x6a
 8001288:	f001 faba 	bl	8002800 <HAL_NVIC_EnableIRQ>
}
 800128c:	bf00      	nop
 800128e:	3730      	adds	r7, #48	@ 0x30
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40006800 	.word	0x40006800
 8001298:	40023800 	.word	0x40023800
 800129c:	40020400 	.word	0x40020400
 80012a0:	40003400 	.word	0x40003400
 80012a4:	40020000 	.word	0x40020000

080012a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08e      	sub	sp, #56	@ 0x38
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 80012b8:	4b33      	ldr	r3, [pc, #204]	@ (8001388 <HAL_InitTick+0xe0>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	4a32      	ldr	r2, [pc, #200]	@ (8001388 <HAL_InitTick+0xe0>)
 80012be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c4:	4b30      	ldr	r3, [pc, #192]	@ (8001388 <HAL_InitTick+0xe0>)
 80012c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012d0:	f107 0210 	add.w	r2, r7, #16
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4611      	mov	r1, r2
 80012da:	4618      	mov	r0, r3
 80012dc:	f003 fbdc 	bl	8004a98 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012e0:	6a3b      	ldr	r3, [r7, #32]
 80012e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d103      	bne.n	80012f2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012ea:	f003 fbc1 	bl	8004a70 <HAL_RCC_GetPCLK1Freq>
 80012ee:	6378      	str	r0, [r7, #52]	@ 0x34
 80012f0:	e004      	b.n	80012fc <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012f2:	f003 fbbd 	bl	8004a70 <HAL_RCC_GetPCLK1Freq>
 80012f6:	4603      	mov	r3, r0
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012fe:	4a23      	ldr	r2, [pc, #140]	@ (800138c <HAL_InitTick+0xe4>)
 8001300:	fba2 2303 	umull	r2, r3, r2, r3
 8001304:	0c9b      	lsrs	r3, r3, #18
 8001306:	3b01      	subs	r3, #1
 8001308:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 800130a:	4b21      	ldr	r3, [pc, #132]	@ (8001390 <HAL_InitTick+0xe8>)
 800130c:	4a21      	ldr	r2, [pc, #132]	@ (8001394 <HAL_InitTick+0xec>)
 800130e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001310:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <HAL_InitTick+0xe8>)
 8001312:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001316:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001318:	4a1d      	ldr	r2, [pc, #116]	@ (8001390 <HAL_InitTick+0xe8>)
 800131a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800131c:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 800131e:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <HAL_InitTick+0xe8>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001324:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <HAL_InitTick+0xe8>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800132a:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <HAL_InitTick+0xe8>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8001330:	4817      	ldr	r0, [pc, #92]	@ (8001390 <HAL_InitTick+0xe8>)
 8001332:	f003 fbe3 	bl	8004afc <HAL_TIM_Base_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800133c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001340:	2b00      	cmp	r3, #0
 8001342:	d11b      	bne.n	800137c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8001344:	4812      	ldr	r0, [pc, #72]	@ (8001390 <HAL_InitTick+0xe8>)
 8001346:	f003 fc3b 	bl	8004bc0 <HAL_TIM_Base_Start_IT>
 800134a:	4603      	mov	r3, r0
 800134c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001350:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001354:	2b00      	cmp	r3, #0
 8001356:	d111      	bne.n	800137c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001358:	202d      	movs	r0, #45	@ 0x2d
 800135a:	f001 fa51 	bl	8002800 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2b0f      	cmp	r3, #15
 8001362:	d808      	bhi.n	8001376 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8001364:	2200      	movs	r2, #0
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	202d      	movs	r0, #45	@ 0x2d
 800136a:	f001 fa2d 	bl	80027c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800136e:	4a0a      	ldr	r2, [pc, #40]	@ (8001398 <HAL_InitTick+0xf0>)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	e002      	b.n	800137c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800137c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001380:	4618      	mov	r0, r3
 8001382:	3738      	adds	r7, #56	@ 0x38
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40023800 	.word	0x40023800
 800138c:	431bde83 	.word	0x431bde83
 8001390:	20001454 	.word	0x20001454
 8001394:	40002000 	.word	0x40002000
 8001398:	20000008 	.word	0x20000008

0800139c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <NMI_Handler+0x4>

080013a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <HardFault_Handler+0x4>

080013ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <MemManage_Handler+0x4>

080013b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <BusFault_Handler+0x4>

080013bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <UsageFault_Handler+0x4>

080013c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
	...

080013d4 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80013d8:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80013da:	f003 fc69 	bl	8004cb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20001454 	.word	0x20001454

080013e8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80013ec:	4802      	ldr	r0, [pc, #8]	@ (80013f8 <ETH_IRQHandler+0x10>)
 80013ee:	f001 fda3 	bl	8002f38 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20005e88 	.word	0x20005e88

080013fc <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001400:	4802      	ldr	r0, [pc, #8]	@ (800140c <CAN2_RX0_IRQHandler+0x10>)
 8001402:	f000 fefa 	bl	80021fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20001238 	.word	0x20001238

08001410 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001414:	4802      	ldr	r0, [pc, #8]	@ (8001420 <CAN2_RX1_IRQHandler+0x10>)
 8001416:	f000 fef0 	bl	80021fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20001238 	.word	0x20001238

08001424 <CAN3_RX1_IRQHandler>:

/**
  * @brief This function handles CAN3 RX1 interrupt.
  */
void CAN3_RX1_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX1_IRQn 0 */

  /* USER CODE END CAN3_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8001428:	4802      	ldr	r0, [pc, #8]	@ (8001434 <CAN3_RX1_IRQHandler+0x10>)
 800142a:	f000 fee6 	bl	80021fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX1_IRQn 1 */

  /* USER CODE END CAN3_RX1_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20001260 	.word	0x20001260

08001438 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return 1;
 800143c:	2301      	movs	r3, #1
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <_kill>:

int _kill(int pid, int sig)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001452:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <_kill+0x20>)
 8001454:	2216      	movs	r2, #22
 8001456:	601a      	str	r2, [r3, #0]
  return -1;
 8001458:	f04f 33ff 	mov.w	r3, #4294967295
}
 800145c:	4618      	mov	r0, r3
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	2000d098 	.word	0x2000d098

0800146c <_exit>:

void _exit (int status)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001474:	f04f 31ff 	mov.w	r1, #4294967295
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f7ff ffe5 	bl	8001448 <_kill>
  while (1) {}    /* Make sure we hang here */
 800147e:	bf00      	nop
 8001480:	e7fd      	b.n	800147e <_exit+0x12>

08001482 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b086      	sub	sp, #24
 8001486:	af00      	add	r7, sp, #0
 8001488:	60f8      	str	r0, [r7, #12]
 800148a:	60b9      	str	r1, [r7, #8]
 800148c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	e00a      	b.n	80014aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001494:	f3af 8000 	nop.w
 8001498:	4601      	mov	r1, r0
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	60ba      	str	r2, [r7, #8]
 80014a0:	b2ca      	uxtb	r2, r1
 80014a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	3301      	adds	r3, #1
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	697a      	ldr	r2, [r7, #20]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	dbf0      	blt.n	8001494 <_read+0x12>
  }

  return len;
 80014b2:	687b      	ldr	r3, [r7, #4]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3718      	adds	r7, #24
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]
 80014cc:	e009      	b.n	80014e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	1c5a      	adds	r2, r3, #1
 80014d2:	60ba      	str	r2, [r7, #8]
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	3301      	adds	r3, #1
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	697a      	ldr	r2, [r7, #20]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	dbf1      	blt.n	80014ce <_write+0x12>
  }
  return len;
 80014ea:	687b      	ldr	r3, [r7, #4]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <_close>:

int _close(int file)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001500:	4618      	mov	r0, r3
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800151c:	605a      	str	r2, [r3, #4]
  return 0;
 800151e:	2300      	movs	r3, #0
}
 8001520:	4618      	mov	r0, r3
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <_isatty>:

int _isatty(int file)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001534:	2301      	movs	r3, #1
}
 8001536:	4618      	mov	r0, r3
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001542:	b480      	push	{r7}
 8001544:	b085      	sub	sp, #20
 8001546:	af00      	add	r7, sp, #0
 8001548:	60f8      	str	r0, [r7, #12]
 800154a:	60b9      	str	r1, [r7, #8]
 800154c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800155c:	b480      	push	{r7}
 800155e:	b087      	sub	sp, #28
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001564:	4a14      	ldr	r2, [pc, #80]	@ (80015b8 <_sbrk+0x5c>)
 8001566:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <_sbrk+0x60>)
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001570:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <_sbrk+0x64>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d102      	bne.n	800157e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001578:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <_sbrk+0x64>)
 800157a:	4a12      	ldr	r2, [pc, #72]	@ (80015c4 <_sbrk+0x68>)
 800157c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800157e:	4b10      	ldr	r3, [pc, #64]	@ (80015c0 <_sbrk+0x64>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	429a      	cmp	r2, r3
 800158a:	d205      	bcs.n	8001598 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800158c:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <_sbrk+0x6c>)
 800158e:	220c      	movs	r2, #12
 8001590:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001592:	f04f 33ff 	mov.w	r3, #4294967295
 8001596:	e009      	b.n	80015ac <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001598:	4b09      	ldr	r3, [pc, #36]	@ (80015c0 <_sbrk+0x64>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800159e:	4b08      	ldr	r3, [pc, #32]	@ (80015c0 <_sbrk+0x64>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4413      	add	r3, r2
 80015a6:	4a06      	ldr	r2, [pc, #24]	@ (80015c0 <_sbrk+0x64>)
 80015a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015aa:	68fb      	ldr	r3, [r7, #12]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	371c      	adds	r7, #28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	20080000 	.word	0x20080000
 80015bc:	00000400 	.word	0x00000400
 80015c0:	200014a0 	.word	0x200014a0
 80015c4:	2000d1e8 	.word	0x2000d1e8
 80015c8:	2000d098 	.word	0x2000d098

080015cc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015d0:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <SystemInit+0x20>)
 80015d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015d6:	4a05      	ldr	r2, [pc, #20]	@ (80015ec <SystemInit+0x20>)
 80015d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001628 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015f4:	480d      	ldr	r0, [pc, #52]	@ (800162c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015f6:	490e      	ldr	r1, [pc, #56]	@ (8001630 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001634 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015fc:	e002      	b.n	8001604 <LoopCopyDataInit>

080015fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001602:	3304      	adds	r3, #4

08001604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001608:	d3f9      	bcc.n	80015fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800160a:	4a0b      	ldr	r2, [pc, #44]	@ (8001638 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800160c:	4c0b      	ldr	r4, [pc, #44]	@ (800163c <LoopFillZerobss+0x26>)
  movs r3, #0
 800160e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001610:	e001      	b.n	8001616 <LoopFillZerobss>

08001612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001614:	3204      	adds	r2, #4

08001616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001618:	d3fb      	bcc.n	8001612 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800161a:	f7ff ffd7 	bl	80015cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800161e:	f00e fd4d 	bl	80100bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001622:	f7ff f9f1 	bl	8000a08 <main>
  bx  lr    
 8001626:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001628:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800162c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001630:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001634:	08013184 	.word	0x08013184
  ldr r2, =_sbss
 8001638:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 800163c:	2000d1e8 	.word	0x2000d1e8

08001640 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001640:	e7fe      	b.n	8001640 <ADC_IRQHandler>

08001642 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
 800164a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d00b      	beq.n	800166a <LAN8742_RegisterBusIO+0x28>
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	68db      	ldr	r3, [r3, #12]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d007      	beq.n	800166a <LAN8742_RegisterBusIO+0x28>
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d003      	beq.n	800166a <LAN8742_RegisterBusIO+0x28>
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d102      	bne.n	8001670 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800166a:	f04f 33ff 	mov.w	r3, #4294967295
 800166e:	e014      	b.n	800169a <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	68da      	ldr	r2, [r3, #12]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	691a      	ldr	r2, [r3, #16]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b086      	sub	sp, #24
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80016b6:	2300      	movs	r3, #0
 80016b8:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d139      	bne.n	8001736 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d002      	beq.n	80016d0 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2220      	movs	r2, #32
 80016d4:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80016d6:	2300      	movs	r3, #0
 80016d8:	617b      	str	r3, [r7, #20]
 80016da:	e01c      	b.n	8001716 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	695b      	ldr	r3, [r3, #20]
 80016e0:	f107 020c 	add.w	r2, r7, #12
 80016e4:	2112      	movs	r1, #18
 80016e6:	6978      	ldr	r0, [r7, #20]
 80016e8:	4798      	blx	r3
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	da03      	bge.n	80016f8 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80016f0:	f06f 0304 	mvn.w	r3, #4
 80016f4:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80016f6:	e00b      	b.n	8001710 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f003 031f 	and.w	r3, r3, #31
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	429a      	cmp	r2, r3
 8001702:	d105      	bne.n	8001710 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	697a      	ldr	r2, [r7, #20]
 8001708:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
         break;
 800170e:	e005      	b.n	800171c <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	3301      	adds	r3, #1
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	2b1f      	cmp	r3, #31
 800171a:	d9df      	bls.n	80016dc <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2b1f      	cmp	r3, #31
 8001722:	d902      	bls.n	800172a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001724:	f06f 0302 	mvn.w	r3, #2
 8001728:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8001736:	693b      	ldr	r3, [r7, #16]
 }
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	695b      	ldr	r3, [r3, #20]
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	6810      	ldr	r0, [r2, #0]
 8001754:	f107 020c 	add.w	r2, r7, #12
 8001758:	2101      	movs	r1, #1
 800175a:	4798      	blx	r3
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	da02      	bge.n	8001768 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001762:	f06f 0304 	mvn.w	r3, #4
 8001766:	e06e      	b.n	8001846 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	695b      	ldr	r3, [r3, #20]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	6810      	ldr	r0, [r2, #0]
 8001770:	f107 020c 	add.w	r2, r7, #12
 8001774:	2101      	movs	r1, #1
 8001776:	4798      	blx	r3
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	da02      	bge.n	8001784 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800177e:	f06f 0304 	mvn.w	r3, #4
 8001782:	e060      	b.n	8001846 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f003 0304 	and.w	r3, r3, #4
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800178e:	2301      	movs	r3, #1
 8001790:	e059      	b.n	8001846 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	695b      	ldr	r3, [r3, #20]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6810      	ldr	r0, [r2, #0]
 800179a:	f107 020c 	add.w	r2, r7, #12
 800179e:	2100      	movs	r1, #0
 80017a0:	4798      	blx	r3
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	da02      	bge.n	80017ae <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80017a8:	f06f 0304 	mvn.w	r3, #4
 80017ac:	e04b      	b.n	8001846 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d11b      	bne.n	80017f0 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d006      	beq.n	80017d0 <LAN8742_GetLinkState+0x90>
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80017cc:	2302      	movs	r3, #2
 80017ce:	e03a      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80017da:	2303      	movs	r3, #3
 80017dc:	e033      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80017e8:	2304      	movs	r3, #4
 80017ea:	e02c      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80017ec:	2305      	movs	r3, #5
 80017ee:	e02a      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	695b      	ldr	r3, [r3, #20]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6810      	ldr	r0, [r2, #0]
 80017f8:	f107 020c 	add.w	r2, r7, #12
 80017fc:	211f      	movs	r1, #31
 80017fe:	4798      	blx	r3
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	da02      	bge.n	800180c <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001806:	f06f 0304 	mvn.w	r3, #4
 800180a:	e01c      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001816:	2306      	movs	r3, #6
 8001818:	e015      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f003 031c 	and.w	r3, r3, #28
 8001820:	2b18      	cmp	r3, #24
 8001822:	d101      	bne.n	8001828 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001824:	2302      	movs	r3, #2
 8001826:	e00e      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f003 031c 	and.w	r3, r3, #28
 800182e:	2b08      	cmp	r3, #8
 8001830:	d101      	bne.n	8001836 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001832:	2303      	movs	r3, #3
 8001834:	e007      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	f003 031c 	and.w	r3, r3, #28
 800183c:	2b14      	cmp	r3, #20
 800183e:	d101      	bne.n	8001844 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001840:	2304      	movs	r3, #4
 8001842:	e000      	b.n	8001846 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001844:	2305      	movs	r3, #5
    }
  }
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001852:	2003      	movs	r0, #3
 8001854:	f000 ffad 	bl	80027b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001858:	200f      	movs	r0, #15
 800185a:	f7ff fd25 	bl	80012a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800185e:	f7ff fc61 	bl	8001124 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	bd80      	pop	{r7, pc}

08001868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800186c:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <HAL_IncTick+0x20>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	461a      	mov	r2, r3
 8001872:	4b06      	ldr	r3, [pc, #24]	@ (800188c <HAL_IncTick+0x24>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4413      	add	r3, r2
 8001878:	4a04      	ldr	r2, [pc, #16]	@ (800188c <HAL_IncTick+0x24>)
 800187a:	6013      	str	r3, [r2, #0]
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	2000000c 	.word	0x2000000c
 800188c:	200014a4 	.word	0x200014a4

08001890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return uwTick;
 8001894:	4b03      	ldr	r3, [pc, #12]	@ (80018a4 <HAL_GetTick+0x14>)
 8001896:	681b      	ldr	r3, [r3, #0]
}
 8001898:	4618      	mov	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	200014a4 	.word	0x200014a4

080018a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b0:	f7ff ffee 	bl	8001890 <HAL_GetTick>
 80018b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018c0:	d005      	beq.n	80018ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018c2:	4b0a      	ldr	r3, [pc, #40]	@ (80018ec <HAL_Delay+0x44>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	461a      	mov	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	4413      	add	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018ce:	bf00      	nop
 80018d0:	f7ff ffde 	bl	8001890 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d8f7      	bhi.n	80018d0 <HAL_Delay+0x28>
  {
  }
}
 80018e0:	bf00      	nop
 80018e2:	bf00      	nop
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	2000000c 	.word	0x2000000c

080018f0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 80018f4:	4b03      	ldr	r3, [pc, #12]	@ (8001904 <HAL_GetREVID+0x14>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	0c1b      	lsrs	r3, r3, #16
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	e0042000 	.word	0xe0042000

08001908 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e0ed      	b.n	8001af6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d102      	bne.n	800192c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff fc24 	bl	8001174 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f042 0201 	orr.w	r2, r2, #1
 800193a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800193c:	f7ff ffa8 	bl	8001890 <HAL_GetTick>
 8001940:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001942:	e012      	b.n	800196a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001944:	f7ff ffa4 	bl	8001890 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b0a      	cmp	r3, #10
 8001950:	d90b      	bls.n	800196a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001956:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2205      	movs	r2, #5
 8001962:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e0c5      	b.n	8001af6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0e5      	beq.n	8001944 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f022 0202 	bic.w	r2, r2, #2
 8001986:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001988:	f7ff ff82 	bl	8001890 <HAL_GetTick>
 800198c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800198e:	e012      	b.n	80019b6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001990:	f7ff ff7e 	bl	8001890 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b0a      	cmp	r3, #10
 800199c:	d90b      	bls.n	80019b6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2205      	movs	r2, #5
 80019ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e09f      	b.n	8001af6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1e5      	bne.n	8001990 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	7e1b      	ldrb	r3, [r3, #24]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d108      	bne.n	80019de <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	e007      	b.n	80019ee <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	7e5b      	ldrb	r3, [r3, #25]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d108      	bne.n	8001a08 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	e007      	b.n	8001a18 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a16:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	7e9b      	ldrb	r3, [r3, #26]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d108      	bne.n	8001a32 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 0220 	orr.w	r2, r2, #32
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	e007      	b.n	8001a42 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f022 0220 	bic.w	r2, r2, #32
 8001a40:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	7edb      	ldrb	r3, [r3, #27]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d108      	bne.n	8001a5c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f022 0210 	bic.w	r2, r2, #16
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	e007      	b.n	8001a6c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f042 0210 	orr.w	r2, r2, #16
 8001a6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	7f1b      	ldrb	r3, [r3, #28]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d108      	bne.n	8001a86 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f042 0208 	orr.w	r2, r2, #8
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	e007      	b.n	8001a96 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 0208 	bic.w	r2, r2, #8
 8001a94:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	7f5b      	ldrb	r3, [r3, #29]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d108      	bne.n	8001ab0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f042 0204 	orr.w	r2, r2, #4
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	e007      	b.n	8001ac0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f022 0204 	bic.w	r2, r2, #4
 8001abe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	431a      	orrs	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	691b      	ldr	r3, [r3, #16]
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	695b      	ldr	r3, [r3, #20]
 8001ad4:	ea42 0103 	orr.w	r1, r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	1e5a      	subs	r2, r3, #1
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2201      	movs	r2, #1
 8001af0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b087      	sub	sp, #28
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b16:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001b18:	7cfb      	ldrb	r3, [r7, #19]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d003      	beq.n	8001b26 <HAL_CAN_ConfigFilter+0x26>
 8001b1e:	7cfb      	ldrb	r3, [r7, #19]
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	f040 80c7 	bne.w	8001cb4 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a69      	ldr	r2, [pc, #420]	@ (8001cd0 <HAL_CAN_ConfigFilter+0x1d0>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d001      	beq.n	8001b34 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001b30:	4b68      	ldr	r3, [pc, #416]	@ (8001cd4 <HAL_CAN_ConfigFilter+0x1d4>)
 8001b32:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001b3a:	f043 0201 	orr.w	r2, r3, #1
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	4a63      	ldr	r2, [pc, #396]	@ (8001cd4 <HAL_CAN_ConfigFilter+0x1d4>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d111      	bne.n	8001b70 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001b52:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b66:	021b      	lsls	r3, r3, #8
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	695b      	ldr	r3, [r3, #20]
 8001b74:	f003 031f 	and.w	r3, r3, #31
 8001b78:	2201      	movs	r2, #1
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	401a      	ands	r2, r3
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d123      	bne.n	8001be2 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	401a      	ands	r2, r3
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001bbc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	3248      	adds	r2, #72	@ 0x48
 8001bc2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001bd6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001bd8:	6979      	ldr	r1, [r7, #20]
 8001bda:	3348      	adds	r3, #72	@ 0x48
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	440b      	add	r3, r1
 8001be0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d122      	bne.n	8001c30 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c0a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	3248      	adds	r2, #72	@ 0x48
 8001c10:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c24:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c26:	6979      	ldr	r1, [r7, #20]
 8001c28:	3348      	adds	r3, #72	@ 0x48
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	440b      	add	r3, r1
 8001c2e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d109      	bne.n	8001c4c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	43db      	mvns	r3, r3
 8001c42:	401a      	ands	r2, r3
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001c4a:	e007      	b.n	8001c5c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	431a      	orrs	r2, r3
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d109      	bne.n	8001c78 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	401a      	ands	r2, r3
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001c76:	e007      	b.n	8001c88 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	431a      	orrs	r2, r3
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d107      	bne.n	8001ca0 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001ca6:	f023 0201 	bic.w	r2, r3, #1
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e006      	b.n	8001cc2 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
  }
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	371c      	adds	r7, #28
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40003400 	.word	0x40003400
 8001cd4:	40006400 	.word	0x40006400

08001cd8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d12e      	bne.n	8001d4a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2202      	movs	r2, #2
 8001cf0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f022 0201 	bic.w	r2, r2, #1
 8001d02:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001d04:	f7ff fdc4 	bl	8001890 <HAL_GetTick>
 8001d08:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d0a:	e012      	b.n	8001d32 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d0c:	f7ff fdc0 	bl	8001890 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b0a      	cmp	r3, #10
 8001d18:	d90b      	bls.n	8001d32 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2205      	movs	r2, #5
 8001d2a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e012      	b.n	8001d58 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1e5      	bne.n	8001d0c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001d46:	2300      	movs	r3, #0
 8001d48:	e006      	b.n	8001d58 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
  }
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b089      	sub	sp, #36	@ 0x24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
 8001d6c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d74:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d7e:	7ffb      	ldrb	r3, [r7, #31]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d003      	beq.n	8001d8c <HAL_CAN_AddTxMessage+0x2c>
 8001d84:	7ffb      	ldrb	r3, [r7, #31]
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	f040 80ad 	bne.w	8001ee6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10a      	bne.n	8001dac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d105      	bne.n	8001dac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f000 8095 	beq.w	8001ed6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	0e1b      	lsrs	r3, r3, #24
 8001db0:	f003 0303 	and.w	r3, r3, #3
 8001db4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001db6:	2201      	movs	r2, #1
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	409a      	lsls	r2, r3
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d10d      	bne.n	8001de4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001dd2:	68f9      	ldr	r1, [r7, #12]
 8001dd4:	6809      	ldr	r1, [r1, #0]
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	3318      	adds	r3, #24
 8001ddc:	011b      	lsls	r3, r3, #4
 8001dde:	440b      	add	r3, r1
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	e00f      	b.n	8001e04 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001dee:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001df4:	68f9      	ldr	r1, [r7, #12]
 8001df6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001df8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	3318      	adds	r3, #24
 8001dfe:	011b      	lsls	r3, r3, #4
 8001e00:	440b      	add	r3, r1
 8001e02:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	6819      	ldr	r1, [r3, #0]
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	691a      	ldr	r2, [r3, #16]
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	3318      	adds	r3, #24
 8001e10:	011b      	lsls	r3, r3, #4
 8001e12:	440b      	add	r3, r1
 8001e14:	3304      	adds	r3, #4
 8001e16:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	7d1b      	ldrb	r3, [r3, #20]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d111      	bne.n	8001e44 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	3318      	adds	r3, #24
 8001e28:	011b      	lsls	r3, r3, #4
 8001e2a:	4413      	add	r3, r2
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	6811      	ldr	r1, [r2, #0]
 8001e34:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	3318      	adds	r3, #24
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	440b      	add	r3, r1
 8001e40:	3304      	adds	r3, #4
 8001e42:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3307      	adds	r3, #7
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	061a      	lsls	r2, r3, #24
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3306      	adds	r3, #6
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	041b      	lsls	r3, r3, #16
 8001e54:	431a      	orrs	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3305      	adds	r3, #5
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	021b      	lsls	r3, r3, #8
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	3204      	adds	r2, #4
 8001e64:	7812      	ldrb	r2, [r2, #0]
 8001e66:	4610      	mov	r0, r2
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	6811      	ldr	r1, [r2, #0]
 8001e6c:	ea43 0200 	orr.w	r2, r3, r0
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	011b      	lsls	r3, r3, #4
 8001e74:	440b      	add	r3, r1
 8001e76:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001e7a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3303      	adds	r3, #3
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	061a      	lsls	r2, r3, #24
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3302      	adds	r3, #2
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	041b      	lsls	r3, r3, #16
 8001e8c:	431a      	orrs	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3301      	adds	r3, #1
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	021b      	lsls	r3, r3, #8
 8001e96:	4313      	orrs	r3, r2
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	7812      	ldrb	r2, [r2, #0]
 8001e9c:	4610      	mov	r0, r2
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	6811      	ldr	r1, [r2, #0]
 8001ea2:	ea43 0200 	orr.w	r2, r3, r0
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	440b      	add	r3, r1
 8001eac:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001eb0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	3318      	adds	r3, #24
 8001eba:	011b      	lsls	r3, r3, #4
 8001ebc:	4413      	add	r3, r2
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	6811      	ldr	r1, [r2, #0]
 8001ec4:	f043 0201 	orr.w	r2, r3, #1
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	3318      	adds	r3, #24
 8001ecc:	011b      	lsls	r3, r3, #4
 8001ece:	440b      	add	r3, r1
 8001ed0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	e00e      	b.n	8001ef4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eda:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e006      	b.n	8001ef4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eea:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
  }
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3724      	adds	r7, #36	@ 0x24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f12:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001f14:	7afb      	ldrb	r3, [r7, #11]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d002      	beq.n	8001f20 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001f1a:	7afb      	ldrb	r3, [r7, #11]
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d11d      	bne.n	8001f5c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d002      	beq.n	8001f34 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	3301      	adds	r3, #1
 8001f32:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d002      	beq.n	8001f48 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	3301      	adds	r3, #1
 8001f46:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d002      	beq.n	8001f5c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b087      	sub	sp, #28
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
 8001f76:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f7e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f80:	7dfb      	ldrb	r3, [r7, #23]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d003      	beq.n	8001f8e <HAL_CAN_GetRxMessage+0x24>
 8001f86:	7dfb      	ldrb	r3, [r7, #23]
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	f040 8103 	bne.w	8002194 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10e      	bne.n	8001fb2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	f003 0303 	and.w	r3, r3, #3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d116      	bne.n	8001fd0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e0f7      	b.n	80021a2 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	f003 0303 	and.w	r3, r3, #3
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d107      	bne.n	8001fd0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e0e8      	b.n	80021a2 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	331b      	adds	r3, #27
 8001fd8:	011b      	lsls	r3, r3, #4
 8001fda:	4413      	add	r3, r2
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0204 	and.w	r2, r3, #4
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10c      	bne.n	8002008 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	331b      	adds	r3, #27
 8001ff6:	011b      	lsls	r3, r3, #4
 8001ff8:	4413      	add	r3, r2
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	0d5b      	lsrs	r3, r3, #21
 8001ffe:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	e00b      	b.n	8002020 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	331b      	adds	r3, #27
 8002010:	011b      	lsls	r3, r3, #4
 8002012:	4413      	add	r3, r2
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	08db      	lsrs	r3, r3, #3
 8002018:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	331b      	adds	r3, #27
 8002028:	011b      	lsls	r3, r3, #4
 800202a:	4413      	add	r3, r2
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0202 	and.w	r2, r3, #2
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	331b      	adds	r3, #27
 800203e:	011b      	lsls	r3, r3, #4
 8002040:	4413      	add	r3, r2
 8002042:	3304      	adds	r3, #4
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d003      	beq.n	8002056 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2208      	movs	r2, #8
 8002052:	611a      	str	r2, [r3, #16]
 8002054:	e00b      	b.n	800206e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	331b      	adds	r3, #27
 800205e:	011b      	lsls	r3, r3, #4
 8002060:	4413      	add	r3, r2
 8002062:	3304      	adds	r3, #4
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 020f 	and.w	r2, r3, #15
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	331b      	adds	r3, #27
 8002076:	011b      	lsls	r3, r3, #4
 8002078:	4413      	add	r3, r2
 800207a:	3304      	adds	r3, #4
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	0a1b      	lsrs	r3, r3, #8
 8002080:	b2da      	uxtb	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	331b      	adds	r3, #27
 800208e:	011b      	lsls	r3, r3, #4
 8002090:	4413      	add	r3, r2
 8002092:	3304      	adds	r3, #4
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	0c1b      	lsrs	r3, r3, #16
 8002098:	b29a      	uxth	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	011b      	lsls	r3, r3, #4
 80020a6:	4413      	add	r3, r2
 80020a8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	4413      	add	r3, r2
 80020be:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	0a1a      	lsrs	r2, r3, #8
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	3301      	adds	r3, #1
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	011b      	lsls	r3, r3, #4
 80020d6:	4413      	add	r3, r2
 80020d8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	0c1a      	lsrs	r2, r3, #16
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	3302      	adds	r3, #2
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	4413      	add	r3, r2
 80020f2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	0e1a      	lsrs	r2, r3, #24
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	3303      	adds	r3, #3
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	4413      	add	r3, r2
 800210c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	3304      	adds	r3, #4
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	011b      	lsls	r3, r3, #4
 8002122:	4413      	add	r3, r2
 8002124:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	0a1a      	lsrs	r2, r3, #8
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	3305      	adds	r3, #5
 8002130:	b2d2      	uxtb	r2, r2
 8002132:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	011b      	lsls	r3, r3, #4
 800213c:	4413      	add	r3, r2
 800213e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	0c1a      	lsrs	r2, r3, #16
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	3306      	adds	r3, #6
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	4413      	add	r3, r2
 8002158:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	0e1a      	lsrs	r2, r3, #24
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	3307      	adds	r3, #7
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d108      	bne.n	8002180 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68da      	ldr	r2, [r3, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f042 0220 	orr.w	r2, r2, #32
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	e007      	b.n	8002190 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	691a      	ldr	r2, [r3, #16]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0220 	orr.w	r2, r2, #32
 800218e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002190:	2300      	movs	r3, #0
 8002192:	e006      	b.n	80021a2 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002198:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
  }
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	371c      	adds	r7, #28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b085      	sub	sp, #20
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021be:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d002      	beq.n	80021cc <HAL_CAN_ActivateNotification+0x1e>
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d109      	bne.n	80021e0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6959      	ldr	r1, [r3, #20]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80021dc:	2300      	movs	r3, #0
 80021de:	e006      	b.n	80021ee <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
  }
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b08a      	sub	sp, #40	@ 0x28
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b00      	cmp	r3, #0
 800223e:	d07c      	beq.n	800233a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d023      	beq.n	8002292 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2201      	movs	r2, #1
 8002250:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 f983 	bl	8002568 <HAL_CAN_TxMailbox0CompleteCallback>
 8002262:	e016      	b.n	8002292 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	2b00      	cmp	r3, #0
 800226c:	d004      	beq.n	8002278 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800226e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002270:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002274:	627b      	str	r3, [r7, #36]	@ 0x24
 8002276:	e00c      	b.n	8002292 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	2b00      	cmp	r3, #0
 8002280:	d004      	beq.n	800228c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002284:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24
 800228a:	e002      	b.n	8002292 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f000 f989 	bl	80025a4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002298:	2b00      	cmp	r3, #0
 800229a:	d024      	beq.n	80022e6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022a4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 f963 	bl	800257c <HAL_CAN_TxMailbox1CompleteCallback>
 80022b6:	e016      	b.n	80022e6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d004      	beq.n	80022cc <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80022c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80022c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80022ca:	e00c      	b.n	80022e6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d004      	beq.n	80022e0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80022d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80022de:	e002      	b.n	80022e6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f000 f969 	bl	80025b8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d024      	beq.n	800233a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80022f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f000 f943 	bl	8002590 <HAL_CAN_TxMailbox2CompleteCallback>
 800230a:	e016      	b.n	800233a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d004      	beq.n	8002320 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002318:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800231c:	627b      	str	r3, [r7, #36]	@ 0x24
 800231e:	e00c      	b.n	800233a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d004      	beq.n	8002334 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002330:	627b      	str	r3, [r7, #36]	@ 0x24
 8002332:	e002      	b.n	800233a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 f949 	bl	80025cc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	f003 0308 	and.w	r3, r3, #8
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00c      	beq.n	800235e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	f003 0310 	and.w	r3, r3, #16
 800234a:	2b00      	cmp	r3, #0
 800234c:	d007      	beq.n	800235e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800234e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002350:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002354:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2210      	movs	r2, #16
 800235c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800235e:	6a3b      	ldr	r3, [r7, #32]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00b      	beq.n	8002380 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	2b00      	cmp	r3, #0
 8002370:	d006      	beq.n	8002380 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2208      	movs	r2, #8
 8002378:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f000 f930 	bl	80025e0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002380:	6a3b      	ldr	r3, [r7, #32]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d009      	beq.n	800239e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b00      	cmp	r3, #0
 8002396:	d002      	beq.n	800239e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7fe f935 	bl	8000608 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800239e:	6a3b      	ldr	r3, [r7, #32]
 80023a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d00c      	beq.n	80023c2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	f003 0310 	and.w	r3, r3, #16
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d007      	beq.n	80023c2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80023b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023b8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2210      	movs	r2, #16
 80023c0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	f003 0320 	and.w	r3, r3, #32
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d00b      	beq.n	80023e4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	f003 0308 	and.w	r3, r3, #8
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d006      	beq.n	80023e4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2208      	movs	r2, #8
 80023dc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 f912 	bl	8002608 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80023e4:	6a3b      	ldr	r3, [r7, #32]
 80023e6:	f003 0310 	and.w	r3, r3, #16
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d009      	beq.n	8002402 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	f003 0303 	and.w	r3, r3, #3
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d002      	beq.n	8002402 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f000 f8f9 	bl	80025f4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002402:	6a3b      	ldr	r3, [r7, #32]
 8002404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d00b      	beq.n	8002424 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	f003 0310 	and.w	r3, r3, #16
 8002412:	2b00      	cmp	r3, #0
 8002414:	d006      	beq.n	8002424 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2210      	movs	r2, #16
 800241c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f8fc 	bl	800261c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002424:	6a3b      	ldr	r3, [r7, #32]
 8002426:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d00b      	beq.n	8002446 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d006      	beq.n	8002446 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2208      	movs	r2, #8
 800243e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f000 f8f5 	bl	8002630 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d07b      	beq.n	8002548 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	f003 0304 	and.w	r3, r3, #4
 8002456:	2b00      	cmp	r3, #0
 8002458:	d072      	beq.n	8002540 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800245a:	6a3b      	ldr	r3, [r7, #32]
 800245c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002460:	2b00      	cmp	r3, #0
 8002462:	d008      	beq.n	8002476 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800246a:	2b00      	cmp	r3, #0
 800246c:	d003      	beq.n	8002476 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800247c:	2b00      	cmp	r3, #0
 800247e:	d008      	beq.n	8002492 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800248a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248c:	f043 0302 	orr.w	r3, r3, #2
 8002490:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002492:	6a3b      	ldr	r3, [r7, #32]
 8002494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002498:	2b00      	cmp	r3, #0
 800249a:	d008      	beq.n	80024ae <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80024a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a8:	f043 0304 	orr.w	r3, r3, #4
 80024ac:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80024ae:	6a3b      	ldr	r3, [r7, #32]
 80024b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d043      	beq.n	8002540 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d03e      	beq.n	8002540 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024c8:	2b60      	cmp	r3, #96	@ 0x60
 80024ca:	d02b      	beq.n	8002524 <HAL_CAN_IRQHandler+0x32a>
 80024cc:	2b60      	cmp	r3, #96	@ 0x60
 80024ce:	d82e      	bhi.n	800252e <HAL_CAN_IRQHandler+0x334>
 80024d0:	2b50      	cmp	r3, #80	@ 0x50
 80024d2:	d022      	beq.n	800251a <HAL_CAN_IRQHandler+0x320>
 80024d4:	2b50      	cmp	r3, #80	@ 0x50
 80024d6:	d82a      	bhi.n	800252e <HAL_CAN_IRQHandler+0x334>
 80024d8:	2b40      	cmp	r3, #64	@ 0x40
 80024da:	d019      	beq.n	8002510 <HAL_CAN_IRQHandler+0x316>
 80024dc:	2b40      	cmp	r3, #64	@ 0x40
 80024de:	d826      	bhi.n	800252e <HAL_CAN_IRQHandler+0x334>
 80024e0:	2b30      	cmp	r3, #48	@ 0x30
 80024e2:	d010      	beq.n	8002506 <HAL_CAN_IRQHandler+0x30c>
 80024e4:	2b30      	cmp	r3, #48	@ 0x30
 80024e6:	d822      	bhi.n	800252e <HAL_CAN_IRQHandler+0x334>
 80024e8:	2b10      	cmp	r3, #16
 80024ea:	d002      	beq.n	80024f2 <HAL_CAN_IRQHandler+0x2f8>
 80024ec:	2b20      	cmp	r3, #32
 80024ee:	d005      	beq.n	80024fc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80024f0:	e01d      	b.n	800252e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80024f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f4:	f043 0308 	orr.w	r3, r3, #8
 80024f8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80024fa:	e019      	b.n	8002530 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80024fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fe:	f043 0310 	orr.w	r3, r3, #16
 8002502:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002504:	e014      	b.n	8002530 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002508:	f043 0320 	orr.w	r3, r3, #32
 800250c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800250e:	e00f      	b.n	8002530 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002516:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002518:	e00a      	b.n	8002530 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002520:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002522:	e005      	b.n	8002530 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800252a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800252c:	e000      	b.n	8002530 <HAL_CAN_IRQHandler+0x336>
            break;
 800252e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	699a      	ldr	r2, [r3, #24]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800253e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2204      	movs	r2, #4
 8002546:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254a:	2b00      	cmp	r3, #0
 800254c:	d008      	beq.n	8002560 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002554:	431a      	orrs	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f872 	bl	8002644 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002560:	bf00      	nop
 8002562:	3728      	adds	r7, #40	@ 0x28
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002668:	4b0b      	ldr	r3, [pc, #44]	@ (8002698 <__NVIC_SetPriorityGrouping+0x40>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002674:	4013      	ands	r3, r2
 8002676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002680:	4b06      	ldr	r3, [pc, #24]	@ (800269c <__NVIC_SetPriorityGrouping+0x44>)
 8002682:	4313      	orrs	r3, r2
 8002684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002686:	4a04      	ldr	r2, [pc, #16]	@ (8002698 <__NVIC_SetPriorityGrouping+0x40>)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	60d3      	str	r3, [r2, #12]
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	e000ed00 	.word	0xe000ed00
 800269c:	05fa0000 	.word	0x05fa0000

080026a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a4:	4b04      	ldr	r3, [pc, #16]	@ (80026b8 <__NVIC_GetPriorityGrouping+0x18>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	0a1b      	lsrs	r3, r3, #8
 80026aa:	f003 0307 	and.w	r3, r3, #7
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	db0b      	blt.n	80026e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	f003 021f 	and.w	r2, r3, #31
 80026d4:	4907      	ldr	r1, [pc, #28]	@ (80026f4 <__NVIC_EnableIRQ+0x38>)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	095b      	lsrs	r3, r3, #5
 80026dc:	2001      	movs	r0, #1
 80026de:	fa00 f202 	lsl.w	r2, r0, r2
 80026e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000e100 	.word	0xe000e100

080026f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	db0a      	blt.n	8002722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	b2da      	uxtb	r2, r3
 8002710:	490c      	ldr	r1, [pc, #48]	@ (8002744 <__NVIC_SetPriority+0x4c>)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	0112      	lsls	r2, r2, #4
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	440b      	add	r3, r1
 800271c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002720:	e00a      	b.n	8002738 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4908      	ldr	r1, [pc, #32]	@ (8002748 <__NVIC_SetPriority+0x50>)
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	3b04      	subs	r3, #4
 8002730:	0112      	lsls	r2, r2, #4
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	440b      	add	r3, r1
 8002736:	761a      	strb	r2, [r3, #24]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	e000e100 	.word	0xe000e100
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	@ 0x24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f1c3 0307 	rsb	r3, r3, #7
 8002766:	2b04      	cmp	r3, #4
 8002768:	bf28      	it	cs
 800276a:	2304      	movcs	r3, #4
 800276c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3304      	adds	r3, #4
 8002772:	2b06      	cmp	r3, #6
 8002774:	d902      	bls.n	800277c <NVIC_EncodePriority+0x30>
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3b03      	subs	r3, #3
 800277a:	e000      	b.n	800277e <NVIC_EncodePriority+0x32>
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002780:	f04f 32ff 	mov.w	r2, #4294967295
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002794:	f04f 31ff 	mov.w	r1, #4294967295
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa01 f303 	lsl.w	r3, r1, r3
 800279e:	43d9      	mvns	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	4313      	orrs	r3, r2
         );
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3724      	adds	r7, #36	@ 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff ff4c 	bl	8002658 <__NVIC_SetPriorityGrouping>
}
 80027c0:	bf00      	nop
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
 80027d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027da:	f7ff ff61 	bl	80026a0 <__NVIC_GetPriorityGrouping>
 80027de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	68b9      	ldr	r1, [r7, #8]
 80027e4:	6978      	ldr	r0, [r7, #20]
 80027e6:	f7ff ffb1 	bl	800274c <NVIC_EncodePriority>
 80027ea:	4602      	mov	r2, r0
 80027ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027f0:	4611      	mov	r1, r2
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff ff80 	bl	80026f8 <__NVIC_SetPriority>
}
 80027f8:	bf00      	nop
 80027fa:	3718      	adds	r7, #24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ff54 	bl	80026bc <__NVIC_EnableIRQ>
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e086      	b.n	800293c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002834:	2b00      	cmp	r3, #0
 8002836:	d106      	bne.n	8002846 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2223      	movs	r2, #35	@ 0x23
 800283c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f003 f875 	bl	8005930 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002846:	4b3f      	ldr	r3, [pc, #252]	@ (8002944 <HAL_ETH_Init+0x128>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	4a3e      	ldr	r2, [pc, #248]	@ (8002944 <HAL_ETH_Init+0x128>)
 800284c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002850:	6453      	str	r3, [r2, #68]	@ 0x44
 8002852:	4b3c      	ldr	r3, [pc, #240]	@ (8002944 <HAL_ETH_Init+0x128>)
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800285e:	4b3a      	ldr	r3, [pc, #232]	@ (8002948 <HAL_ETH_Init+0x12c>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	4a39      	ldr	r2, [pc, #228]	@ (8002948 <HAL_ETH_Init+0x12c>)
 8002864:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002868:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800286a:	4b37      	ldr	r3, [pc, #220]	@ (8002948 <HAL_ETH_Init+0x12c>)
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	4935      	ldr	r1, [pc, #212]	@ (8002948 <HAL_ETH_Init+0x12c>)
 8002874:	4313      	orrs	r3, r2
 8002876:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002878:	4b33      	ldr	r3, [pc, #204]	@ (8002948 <HAL_ETH_Init+0x12c>)
 800287a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6812      	ldr	r2, [r2, #0]
 800288a:	f043 0301 	orr.w	r3, r3, #1
 800288e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002892:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002894:	f7fe fffc 	bl	8001890 <HAL_GetTick>
 8002898:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800289a:	e011      	b.n	80028c0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800289c:	f7fe fff8 	bl	8001890 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80028aa:	d909      	bls.n	80028c0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2204      	movs	r2, #4
 80028b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	22e0      	movs	r2, #224	@ 0xe0
 80028b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e03d      	b.n	800293c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1e4      	bne.n	800289c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 ff4e 	bl	8003774 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f000 fff9 	bl	80038d0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f001 f84f 	bl	8003982 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	461a      	mov	r2, r3
 80028ea:	2100      	movs	r1, #0
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f000 ffb7 	bl	8003860 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002900:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b0f      	ldr	r3, [pc, #60]	@ (800294c <HAL_ETH_Init+0x130>)
 8002910:	430b      	orrs	r3, r1
 8002912:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002926:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2210      	movs	r2, #16
 8002936:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40023800 	.word	0x40023800
 8002948:	40013800 	.word	0x40013800
 800294c:	00020060 	.word	0x00020060

08002950 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800295e:	2b10      	cmp	r3, #16
 8002960:	d15f      	bne.n	8002a22 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2223      	movs	r2, #35	@ 0x23
 8002966:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2204      	movs	r2, #4
 8002974:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f9f6 	bl	8002d68 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002984:	2001      	movs	r0, #1
 8002986:	f7fe ff8f 	bl	80018a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	6812      	ldr	r2, [r2, #0]
 80029a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029a4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80029a8:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	f043 0302 	orr.w	r3, r3, #2
 80029bc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80029c0:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 fd73 	bl	80034ae <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0208 	orr.w	r2, r2, #8
 80029d6:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80029e0:	2001      	movs	r0, #1
 80029e2:	f7fe ff61 	bl	80018a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f042 0204 	orr.w	r2, r2, #4
 80029fc:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a06:	69d9      	ldr	r1, [r3, #28]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	4b07      	ldr	r3, [pc, #28]	@ (8002a2c <HAL_ETH_Start_IT+0xdc>)
 8002a0e:	430b      	orrs	r3, r1
 8002a10:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a14:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2223      	movs	r2, #35	@ 0x23
 8002a1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	e000      	b.n	8002a24 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
  }
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	0001a0c1 	.word	0x0001a0c1

08002a30 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a3e:	2b23      	cmp	r3, #35	@ 0x23
 8002a40:	d16e      	bne.n	8002b20 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2223      	movs	r2, #35	@ 0x23
 8002a46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a52:	69d9      	ldr	r1, [r3, #28]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b34      	ldr	r3, [pc, #208]	@ (8002b2c <HAL_ETH_Stop_IT+0xfc>)
 8002a5a:	400b      	ands	r3, r1
 8002a5c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a60:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	6812      	ldr	r2, [r2, #0]
 8002a70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002a74:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a78:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6812      	ldr	r2, [r2, #0]
 8002a88:	f023 0302 	bic.w	r3, r3, #2
 8002a8c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a90:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0204 	bic.w	r2, r2, #4
 8002aa0:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002aaa:	2001      	movs	r0, #1
 8002aac:	f7fe fefc 	bl	80018a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 fcf8 	bl	80034ae <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0208 	bic.w	r2, r2, #8
 8002acc:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ad6:	2001      	movs	r0, #1
 8002ad8:	f7fe fee6 	bl	80018a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	e00e      	b.n	8002b08 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	3212      	adds	r2, #18
 8002af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002af4:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	3301      	adds	r3, #1
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d9ed      	bls.n	8002aea <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2210      	movs	r2, #16
 8002b18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	e000      	b.n	8002b22 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
  }
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	fffe5f3e 	.word	0xfffe5f3e

08002b30 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d109      	bne.n	8002b54 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b46:	f043 0201 	orr.w	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e045      	b.n	8002be0 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b5a:	2b23      	cmp	r3, #35	@ 0x23
 8002b5c:	d13f      	bne.n	8002bde <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8002b66:	2201      	movs	r2, #1
 8002b68:	6839      	ldr	r1, [r7, #0]
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f000 ff78 	bl	8003a60 <ETH_Prepare_Tx_Descriptors>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d009      	beq.n	8002b8a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b7c:	f043 0202 	orr.w	r2, r3, #2
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e02a      	b.n	8002be0 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002b8a:	f3bf 8f4f 	dsb	sy
}
 8002b8e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b94:	1c5a      	adds	r2, r3, #1
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d904      	bls.n	8002bac <HAL_ETH_Transmit_IT+0x7c>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba6:	1f1a      	subs	r2, r3, #4
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	f003 0304 	and.w	r3, r3, #4
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00d      	beq.n	8002bda <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	2304      	movs	r3, #4
 8002bca:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	e000      	b.n	8002be0 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
  }
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d109      	bne.n	8002c14 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c06:	f043 0201 	orr.w	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e0a4      	b.n	8002d5e <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c1a:	2b23      	cmp	r3, #35	@ 0x23
 8002c1c:	d001      	beq.n	8002c22 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e09d      	b.n	8002d5e <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c26:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	69fa      	ldr	r2, [r7, #28]
 8002c2c:	3212      	adds	r2, #18
 8002c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c32:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c38:	f1c3 0304 	rsb	r3, r3, #4
 8002c3c:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002c3e:	e066      	b.n	8002d0e <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d007      	beq.n	8002c5c <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	69da      	ldr	r2, [r3, #28]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	699a      	ldr	r2, [r3, #24]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d103      	bne.n	8002c70 <HAL_ETH_ReadData+0x88>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d03c      	beq.n	8002cea <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d005      	beq.n	8002c88 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	0c1b      	lsrs	r3, r3, #16
 8002c8e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002c92:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	f003 f801 	bl	8005cd0 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd2:	1c5a      	adds	r2, r3, #1
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	441a      	add	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	3301      	adds	r3, #1
 8002cee:	61fb      	str	r3, [r7, #28]
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	2b03      	cmp	r3, #3
 8002cf4:	d902      	bls.n	8002cfc <HAL_ETH_ReadData+0x114>
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	3b04      	subs	r3, #4
 8002cfa:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	69fa      	ldr	r2, [r7, #28]
 8002d00:	3212      	adds	r2, #18
 8002d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d06:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	db06      	blt.n	8002d24 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d202      	bcs.n	8002d24 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8002d1e:	7cfb      	ldrb	r3, [r7, #19]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d08d      	beq.n	8002c40 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	441a      	add	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d002      	beq.n	8002d3e <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f815 	bl	8002d68 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69fa      	ldr	r2, [r7, #28]
 8002d42:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002d44:	7cfb      	ldrb	r3, [r7, #19]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d108      	bne.n	8002d5c <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	e000      	b.n	8002d5e <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3720      	adds	r7, #32
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
	...

08002d68 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b088      	sub	sp, #32
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002d74:	2301      	movs	r3, #1
 8002d76:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d7c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69fa      	ldr	r2, [r7, #28]
 8002d82:	3212      	adds	r2, #18
 8002d84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d88:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d8e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002d90:	e042      	b.n	8002e18 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d112      	bne.n	8002dc0 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002d9a:	f107 0308 	add.w	r3, r7, #8
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f002 ff66 	bl	8005c70 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d102      	bne.n	8002db0 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002daa:	2300      	movs	r3, #0
 8002dac:	74fb      	strb	r3, [r7, #19]
 8002dae:	e007      	b.n	8002dc0 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	461a      	mov	r2, r3
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	461a      	mov	r2, r3
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002dc0:	7cfb      	ldrb	r3, [r7, #19]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d028      	beq.n	8002e18 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d106      	bne.n	8002ddc <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	695a      	ldr	r2, [r3, #20]
 8002dd2:	4b26      	ldr	r3, [pc, #152]	@ (8002e6c <ETH_UpdateDescriptor+0x104>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	6053      	str	r3, [r2, #4]
 8002dda:	e005      	b.n	8002de8 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	3301      	adds	r3, #1
 8002df8:	61fb      	str	r3, [r7, #28]
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d902      	bls.n	8002e06 <ETH_UpdateDescriptor+0x9e>
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	3b04      	subs	r3, #4
 8002e04:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	3212      	adds	r2, #18
 8002e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e10:	617b      	str	r3, [r7, #20]
      desccount--;
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	3b01      	subs	r3, #1
 8002e16:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <ETH_UpdateDescriptor+0xbc>
 8002e1e:	7cfb      	ldrb	r3, [r7, #19]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1b6      	bne.n	8002d92 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d01a      	beq.n	8002e64 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	3301      	adds	r3, #1
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002e38:	f3bf 8f5f 	dmb	sy
}
 8002e3c:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6919      	ldr	r1, [r3, #16]
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	4613      	mov	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	18ca      	adds	r2, r1, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e56:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002e64:	bf00      	nop
 8002e66:	3720      	adds	r7, #32
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	80004000 	.word	0x80004000

08002e70 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	3318      	adds	r3, #24
 8002e7c:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e82:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e88:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002e8e:	e047      	b.n	8002f20 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8002e90:	2301      	movs	r3, #1
 8002e92:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002e9a:	68ba      	ldr	r2, [r7, #8]
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	3304      	adds	r3, #4
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10a      	bne.n	8002ec0 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	3301      	adds	r3, #1
 8002eae:	613b      	str	r3, [r7, #16]
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d902      	bls.n	8002ebc <HAL_ETH_ReleaseTxPacket+0x4c>
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	3b04      	subs	r3, #4
 8002eba:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8002ec0:	7bbb      	ldrb	r3, [r7, #14]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d02c      	beq.n	8002f20 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68d9      	ldr	r1, [r3, #12]
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	440b      	add	r3, r1
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	db1f      	blt.n	8002f1c <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002edc:	68ba      	ldr	r2, [r7, #8]
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	3304      	adds	r3, #4
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f002 ff33 	bl	8005d54 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	3304      	adds	r3, #4
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	2200      	movs	r2, #0
 8002efa:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	3301      	adds	r3, #1
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	2b03      	cmp	r3, #3
 8002f06:	d902      	bls.n	8002f0e <HAL_ETH_ReleaseTxPacket+0x9e>
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	3b04      	subs	r3, #4
 8002f0c:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	697a      	ldr	r2, [r7, #20]
 8002f12:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f1a:	e001      	b.n	8002f20 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d002      	beq.n	8002f2c <HAL_ETH_ReleaseTxPacket+0xbc>
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1b1      	bne.n	8002e90 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f46:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002f60:	4b4b      	ldr	r3, [pc, #300]	@ (8003090 <HAL_ETH_IRQHandler+0x158>)
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00e      	beq.n	8002f8e <HAL_ETH_IRQHandler+0x56>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d009      	beq.n	8002f8e <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f82:	461a      	mov	r2, r3
 8002f84:	4b43      	ldr	r3, [pc, #268]	@ (8003094 <HAL_ETH_IRQHandler+0x15c>)
 8002f86:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f002 f9f9 	bl	8005380 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00f      	beq.n	8002fb8 <HAL_ETH_IRQHandler+0x80>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00a      	beq.n	8002fb8 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002faa:	461a      	mov	r2, r3
 8002fac:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002fb0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f002 f9f4 	bl	80053a0 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d042      	beq.n	8003048 <HAL_ETH_IRQHandler+0x110>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d03d      	beq.n	8003048 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fd2:	f043 0208 	orr.w	r2, r3, #8
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d01a      	beq.n	800301c <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fee:	695a      	ldr	r2, [r3, #20]
 8002ff0:	4b29      	ldr	r3, [pc, #164]	@ (8003098 <HAL_ETH_IRQHandler+0x160>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003002:	69db      	ldr	r3, [r3, #28]
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 800300c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003010:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	22e0      	movs	r2, #224	@ 0xe0
 8003016:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800301a:	e012      	b.n	8003042 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003024:	695a      	ldr	r2, [r3, #20]
 8003026:	f248 6380 	movw	r3, #34432	@ 0x8680
 800302a:	4013      	ands	r3, r2
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800303a:	461a      	mov	r2, r3
 800303c:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003040:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f002 f9bc 	bl	80053c0 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00e      	beq.n	8003070 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003058:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f81a 	bl	800309c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d006      	beq.n	8003088 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800307a:	4b05      	ldr	r3, [pc, #20]	@ (8003090 <HAL_ETH_IRQHandler+0x158>)
 800307c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003080:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 f814 	bl	80030b0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8003088:	bf00      	nop
 800308a:	3718      	adds	r7, #24
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40013c00 	.word	0x40013c00
 8003094:	00010040 	.word	0x00010040
 8003098:	007e2000 	.word	0x007e2000

0800309c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
 80030d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	f003 031c 	and.w	r3, r3, #28
 80030e0:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	02db      	lsls	r3, r3, #11
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	019b      	lsls	r3, r3, #6
 80030f2:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	f023 0302 	bic.w	r3, r3, #2
 8003102:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f043 0301 	orr.w	r3, r3, #1
 800310a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	697a      	ldr	r2, [r7, #20]
 8003112:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8003114:	f7fe fbbc 	bl	8001890 <HAL_GetTick>
 8003118:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800311a:	e00d      	b.n	8003138 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 800311c:	f7fe fbb8 	bl	8001890 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800312a:	d301      	bcc.n	8003130 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e010      	b.n	8003152 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1ec      	bne.n	800311c <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	b29b      	uxth	r3, r3
 800314a:	461a      	mov	r2, r3
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b086      	sub	sp, #24
 800315e:	af00      	add	r7, sp, #0
 8003160:	60f8      	str	r0, [r7, #12]
 8003162:	60b9      	str	r1, [r7, #8]
 8003164:	607a      	str	r2, [r7, #4]
 8003166:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	f003 031c 	and.w	r3, r3, #28
 8003176:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	02db      	lsls	r3, r3, #11
 800317c:	b29b      	uxth	r3, r3
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	4313      	orrs	r3, r2
 8003182:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	019b      	lsls	r3, r3, #6
 8003188:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800318c:	697a      	ldr	r2, [r7, #20]
 800318e:	4313      	orrs	r3, r2
 8003190:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	f043 0302 	orr.w	r3, r3, #2
 8003198:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031b4:	f7fe fb6c 	bl	8001890 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80031ba:	e00d      	b.n	80031d8 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80031bc:	f7fe fb68 	bl	8001890 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031ca:	d301      	bcc.n	80031d0 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e009      	b.n	80031e4 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1ec      	bne.n	80031bc <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e0e6      	b.n	80033ce <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0310 	and.w	r3, r3, #16
 800320a:	2b00      	cmp	r3, #0
 800320c:	bf14      	ite	ne
 800320e:	2301      	movne	r3, #1
 8003210:	2300      	moveq	r3, #0
 8003212:	b2db      	uxtb	r3, r3
 8003214:	461a      	mov	r2, r3
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003234:	2b00      	cmp	r3, #0
 8003236:	bf0c      	ite	eq
 8003238:	2301      	moveq	r3, #1
 800323a:	2300      	movne	r3, #0
 800323c:	b2db      	uxtb	r3, r3
 800323e:	461a      	mov	r2, r3
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8003250:	2b00      	cmp	r3, #0
 8003252:	bf14      	ite	ne
 8003254:	2301      	movne	r3, #1
 8003256:	2300      	moveq	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800326a:	2b00      	cmp	r3, #0
 800326c:	bf0c      	ite	eq
 800326e:	2301      	moveq	r3, #1
 8003270:	2300      	movne	r3, #0
 8003272:	b2db      	uxtb	r3, r3
 8003274:	461a      	mov	r2, r3
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003284:	2b00      	cmp	r3, #0
 8003286:	bf14      	ite	ne
 8003288:	2301      	movne	r3, #1
 800328a:	2300      	moveq	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	461a      	mov	r2, r3
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	bf0c      	ite	eq
 80032be:	2301      	moveq	r3, #1
 80032c0:	2300      	movne	r3, #0
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	461a      	mov	r2, r3
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	bf0c      	ite	eq
 80032d8:	2301      	moveq	r3, #1
 80032da:	2300      	movne	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	461a      	mov	r2, r3
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	bf14      	ite	ne
 80032f2:	2301      	movne	r3, #1
 80032f4:	2300      	moveq	r3, #0
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	461a      	mov	r2, r3
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003316:	2b00      	cmp	r3, #0
 8003318:	bf14      	ite	ne
 800331a:	2301      	movne	r3, #1
 800331c:	2300      	moveq	r3, #0
 800331e:	b2db      	uxtb	r3, r3
 8003320:	461a      	mov	r2, r3
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	bf14      	ite	ne
 8003334:	2301      	movne	r3, #1
 8003336:	2300      	moveq	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b00      	cmp	r3, #0
 800334c:	bf14      	ite	ne
 800334e:	2301      	movne	r3, #1
 8003350:	2300      	moveq	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	461a      	mov	r2, r3
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003366:	2b00      	cmp	r3, #0
 8003368:	bf0c      	ite	eq
 800336a:	2301      	moveq	r3, #1
 800336c:	2300      	movne	r3, #0
 800336e:	b2db      	uxtb	r3, r3
 8003370:	461a      	mov	r2, r3
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	0c1b      	lsrs	r3, r3, #16
 800338e:	b29a      	uxth	r2, r3
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	bf14      	ite	ne
 80033a2:	2301      	movne	r3, #1
 80033a4:	2300      	moveq	r3, #0
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	461a      	mov	r2, r3
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	bf14      	ite	ne
 80033be:	2301      	movne	r3, #1
 80033c0:	2300      	moveq	r3, #0
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b082      	sub	sp, #8
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
 80033e2:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e00b      	b.n	8003406 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033f4:	2b10      	cmp	r3, #16
 80033f6:	d105      	bne.n	8003404 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80033f8:	6839      	ldr	r1, [r7, #0]
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 f87c 	bl	80034f8 <ETH_SetMACConfig>

    return HAL_OK;
 8003400:	2300      	movs	r3, #0
 8003402:	e000      	b.n	8003406 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
  }
}
 8003406:	4618      	mov	r0, r3
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
	...

08003410 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f023 031c 	bic.w	r3, r3, #28
 8003426:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003428:	f001 fb16 	bl	8004a58 <HAL_RCC_GetHCLKFreq>
 800342c:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	4a14      	ldr	r2, [pc, #80]	@ (8003484 <HAL_ETH_SetMDIOClockRange+0x74>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d804      	bhi.n	8003440 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f043 0308 	orr.w	r3, r3, #8
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	e019      	b.n	8003474 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	4a11      	ldr	r2, [pc, #68]	@ (8003488 <HAL_ETH_SetMDIOClockRange+0x78>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d204      	bcs.n	8003452 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f043 030c 	orr.w	r3, r3, #12
 800344e:	60fb      	str	r3, [r7, #12]
 8003450:	e010      	b.n	8003474 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	4a0d      	ldr	r2, [pc, #52]	@ (800348c <HAL_ETH_SetMDIOClockRange+0x7c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d90c      	bls.n	8003474 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	4a0c      	ldr	r2, [pc, #48]	@ (8003490 <HAL_ETH_SetMDIOClockRange+0x80>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d804      	bhi.n	800346c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f043 0304 	orr.w	r3, r3, #4
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	e003      	b.n	8003474 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f043 0310 	orr.w	r3, r3, #16
 8003472:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	611a      	str	r2, [r3, #16]
}
 800347c:	bf00      	nop
 800347e:	3710      	adds	r7, #16
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	02160ebf 	.word	0x02160ebf
 8003488:	03938700 	.word	0x03938700
 800348c:	05f5e0ff 	.word	0x05f5e0ff
 8003490:	08f0d17f 	.word	0x08f0d17f

08003494 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b084      	sub	sp, #16
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6812      	ldr	r2, [r2, #0]
 80034c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80034d0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80034de:	2001      	movs	r0, #1
 80034e0:	f7fe f9e2 	bl	80018a8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80034ee:	6193      	str	r3, [r2, #24]
}
 80034f0:	bf00      	nop
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	4b53      	ldr	r3, [pc, #332]	@ (800365c <ETH_SetMACConfig+0x164>)
 800350e:	4013      	ands	r3, r2
 8003510:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	7b9b      	ldrb	r3, [r3, #14]
 8003516:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	7c12      	ldrb	r2, [r2, #16]
 800351c:	2a00      	cmp	r2, #0
 800351e:	d102      	bne.n	8003526 <ETH_SetMACConfig+0x2e>
 8003520:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003524:	e000      	b.n	8003528 <ETH_SetMACConfig+0x30>
 8003526:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003528:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	7c52      	ldrb	r2, [r2, #17]
 800352e:	2a00      	cmp	r2, #0
 8003530:	d102      	bne.n	8003538 <ETH_SetMACConfig+0x40>
 8003532:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003536:	e000      	b.n	800353a <ETH_SetMACConfig+0x42>
 8003538:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800353a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003540:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	7fdb      	ldrb	r3, [r3, #31]
 8003546:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003548:	431a      	orrs	r2, r3
                        macconf->Speed |
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800354e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	7f92      	ldrb	r2, [r2, #30]
 8003554:	2a00      	cmp	r2, #0
 8003556:	d102      	bne.n	800355e <ETH_SetMACConfig+0x66>
 8003558:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800355c:	e000      	b.n	8003560 <ETH_SetMACConfig+0x68>
 800355e:	2200      	movs	r2, #0
                        macconf->Speed |
 8003560:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	7f1b      	ldrb	r3, [r3, #28]
 8003566:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003568:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800356e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	791b      	ldrb	r3, [r3, #4]
 8003574:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003576:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800357e:	2a00      	cmp	r2, #0
 8003580:	d102      	bne.n	8003588 <ETH_SetMACConfig+0x90>
 8003582:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003586:	e000      	b.n	800358a <ETH_SetMACConfig+0x92>
 8003588:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800358a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	7bdb      	ldrb	r3, [r3, #15]
 8003590:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003592:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003598:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80035a0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80035a2:	4313      	orrs	r3, r2
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035ba:	2001      	movs	r0, #1
 80035bc:	f7fe f974 	bl	80018a8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80035d6:	4013      	ands	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035de:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80035e6:	2a00      	cmp	r2, #0
 80035e8:	d101      	bne.n	80035ee <ETH_SetMACConfig+0xf6>
 80035ea:	2280      	movs	r2, #128	@ 0x80
 80035ec:	e000      	b.n	80035f0 <ETH_SetMACConfig+0xf8>
 80035ee:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80035f0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80035f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80035fe:	2a01      	cmp	r2, #1
 8003600:	d101      	bne.n	8003606 <ETH_SetMACConfig+0x10e>
 8003602:	2208      	movs	r2, #8
 8003604:	e000      	b.n	8003608 <ETH_SetMACConfig+0x110>
 8003606:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003608:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800360a:	683a      	ldr	r2, [r7, #0]
 800360c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003610:	2a01      	cmp	r2, #1
 8003612:	d101      	bne.n	8003618 <ETH_SetMACConfig+0x120>
 8003614:	2204      	movs	r2, #4
 8003616:	e000      	b.n	800361a <ETH_SetMACConfig+0x122>
 8003618:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800361a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003622:	2a01      	cmp	r2, #1
 8003624:	d101      	bne.n	800362a <ETH_SetMACConfig+0x132>
 8003626:	2202      	movs	r2, #2
 8003628:	e000      	b.n	800362c <ETH_SetMACConfig+0x134>
 800362a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800362c:	4313      	orrs	r3, r2
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	4313      	orrs	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003644:	2001      	movs	r0, #1
 8003646:	f7fe f92f 	bl	80018a8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	619a      	str	r2, [r3, #24]
}
 8003652:	bf00      	nop
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	fd20810f 	.word	0xfd20810f

08003660 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	4b3d      	ldr	r3, [pc, #244]	@ (8003770 <ETH_SetDMAConfig+0x110>)
 800367a:	4013      	ands	r3, r2
 800367c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	7b1b      	ldrb	r3, [r3, #12]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d102      	bne.n	800368c <ETH_SetDMAConfig+0x2c>
 8003686:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800368a:	e000      	b.n	800368e <ETH_SetDMAConfig+0x2e>
 800368c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	7b5b      	ldrb	r3, [r3, #13]
 8003692:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003694:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003696:	683a      	ldr	r2, [r7, #0]
 8003698:	7f52      	ldrb	r2, [r2, #29]
 800369a:	2a00      	cmp	r2, #0
 800369c:	d102      	bne.n	80036a4 <ETH_SetDMAConfig+0x44>
 800369e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80036a2:	e000      	b.n	80036a6 <ETH_SetDMAConfig+0x46>
 80036a4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80036a6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	7b9b      	ldrb	r3, [r3, #14]
 80036ac:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80036ae:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80036b4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	7f1b      	ldrb	r3, [r3, #28]
 80036ba:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80036bc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	7f9b      	ldrb	r3, [r3, #30]
 80036c2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80036c4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80036ca:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036d2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80036d4:	4313      	orrs	r3, r2
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	4313      	orrs	r3, r2
 80036da:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036e4:	461a      	mov	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036f6:	2001      	movs	r0, #1
 80036f8:	f7fe f8d6 	bl	80018a8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003704:	461a      	mov	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	791b      	ldrb	r3, [r3, #4]
 800370e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003714:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800371a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003720:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003728:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800372a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003730:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003732:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003738:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6812      	ldr	r2, [r2, #0]
 800373e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003742:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003746:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003754:	2001      	movs	r0, #1
 8003756:	f7fe f8a7 	bl	80018a8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003762:	461a      	mov	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6013      	str	r3, [r2, #0]
}
 8003768:	bf00      	nop
 800376a:	3710      	adds	r7, #16
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	f8de3f23 	.word	0xf8de3f23

08003774 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b0a6      	sub	sp, #152	@ 0x98
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800377c:	2301      	movs	r3, #1
 800377e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003782:	2301      	movs	r3, #1
 8003784:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003788:	2300      	movs	r3, #0
 800378a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800378c:	2300      	movs	r3, #0
 800378e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003792:	2301      	movs	r3, #1
 8003794:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003798:	2300      	movs	r3, #0
 800379a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800379e:	2301      	movs	r3, #1
 80037a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80037aa:	2300      	movs	r3, #0
 80037ac:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80037b0:	2300      	movs	r3, #0
 80037b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80037b6:	2300      	movs	r3, #0
 80037b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80037ba:	2300      	movs	r3, #0
 80037bc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80037c4:	2300      	movs	r3, #0
 80037c6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80037ca:	2300      	movs	r3, #0
 80037cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80037d0:	2300      	movs	r3, #0
 80037d2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80037d6:	2300      	movs	r3, #0
 80037d8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80037dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80037e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80037e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80037e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80037e8:	2300      	movs	r3, #0
 80037ea:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80037ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80037f2:	4619      	mov	r1, r3
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff fe7f 	bl	80034f8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80037fa:	2301      	movs	r3, #1
 80037fc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80037fe:	2301      	movs	r3, #1
 8003800:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003802:	2301      	movs	r3, #1
 8003804:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003808:	2301      	movs	r3, #1
 800380a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800380c:	2300      	movs	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003810:	2300      	movs	r3, #0
 8003812:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003816:	2300      	movs	r3, #0
 8003818:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800381c:	2300      	movs	r3, #0
 800381e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003820:	2301      	movs	r3, #1
 8003822:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003826:	2301      	movs	r3, #1
 8003828:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800382a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800382e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003830:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003834:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003836:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800383a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800383c:	2301      	movs	r3, #1
 800383e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003842:	2300      	movs	r3, #0
 8003844:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003846:	2300      	movs	r3, #0
 8003848:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800384a:	f107 0308 	add.w	r3, r7, #8
 800384e:	4619      	mov	r1, r3
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff ff05 	bl	8003660 <ETH_SetDMAConfig>
}
 8003856:	bf00      	nop
 8003858:	3798      	adds	r7, #152	@ 0x98
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
	...

08003860 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003860:	b480      	push	{r7}
 8003862:	b087      	sub	sp, #28
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3305      	adds	r3, #5
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	021b      	lsls	r3, r3, #8
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	3204      	adds	r2, #4
 8003878:	7812      	ldrb	r2, [r2, #0]
 800387a:	4313      	orrs	r3, r2
 800387c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800387e:	68ba      	ldr	r2, [r7, #8]
 8003880:	4b11      	ldr	r3, [pc, #68]	@ (80038c8 <ETH_MACAddressConfig+0x68>)
 8003882:	4413      	add	r3, r2
 8003884:	461a      	mov	r2, r3
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3303      	adds	r3, #3
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	061a      	lsls	r2, r3, #24
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	3302      	adds	r3, #2
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	041b      	lsls	r3, r3, #16
 800389a:	431a      	orrs	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3301      	adds	r3, #1
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	021b      	lsls	r3, r3, #8
 80038a4:	4313      	orrs	r3, r2
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	7812      	ldrb	r2, [r2, #0]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <ETH_MACAddressConfig+0x6c>)
 80038b2:	4413      	add	r3, r2
 80038b4:	461a      	mov	r2, r3
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	6013      	str	r3, [r2, #0]
}
 80038ba:	bf00      	nop
 80038bc:	371c      	adds	r7, #28
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	40028040 	.word	0x40028040
 80038cc:	40028044 	.word	0x40028044

080038d0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80038d8:	2300      	movs	r3, #0
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	e03e      	b.n	800395c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	68d9      	ldr	r1, [r3, #12]
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	440b      	add	r3, r1
 80038ee:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	2200      	movs	r2, #0
 80038fa:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2200      	movs	r2, #0
 8003900:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2200      	movs	r2, #0
 8003906:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003908:	68b9      	ldr	r1, [r7, #8]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	3206      	adds	r2, #6
 8003910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2b02      	cmp	r3, #2
 8003924:	d80c      	bhi.n	8003940 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	68d9      	ldr	r1, [r3, #12]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	440b      	add	r3, r1
 8003938:	461a      	mov	r2, r3
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	60da      	str	r2, [r3, #12]
 800393e:	e004      	b.n	800394a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	461a      	mov	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	3301      	adds	r3, #1
 800395a:	60fb      	str	r3, [r7, #12]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2b03      	cmp	r3, #3
 8003960:	d9bd      	bls.n	80038de <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003974:	611a      	str	r2, [r3, #16]
}
 8003976:	bf00      	nop
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003982:	b480      	push	{r7}
 8003984:	b085      	sub	sp, #20
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800398a:	2300      	movs	r3, #0
 800398c:	60fb      	str	r3, [r7, #12]
 800398e:	e048      	b.n	8003a22 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6919      	ldr	r1, [r3, #16]
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	4613      	mov	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	4413      	add	r3, r2
 800399c:	00db      	lsls	r3, r3, #3
 800399e:	440b      	add	r3, r1
 80039a0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2200      	movs	r2, #0
 80039a6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2200      	movs	r2, #0
 80039ac:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2200      	movs	r2, #0
 80039b2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2200      	movs	r2, #0
 80039b8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2200      	movs	r2, #0
 80039be:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	2200      	movs	r2, #0
 80039c4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80039cc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80039e6:	68b9      	ldr	r1, [r7, #8]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	3212      	adds	r2, #18
 80039ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d80c      	bhi.n	8003a12 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6919      	ldr	r1, [r3, #16]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1c5a      	adds	r2, r3, #1
 8003a00:	4613      	mov	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	00db      	lsls	r3, r3, #3
 8003a08:	440b      	add	r3, r1
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	60da      	str	r2, [r3, #12]
 8003a10:	e004      	b.n	8003a1c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	461a      	mov	r2, r3
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2b03      	cmp	r3, #3
 8003a26:	d9b3      	bls.n	8003990 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691a      	ldr	r2, [r3, #16]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a52:	60da      	str	r2, [r3, #12]
}
 8003a54:	bf00      	nop
 8003a56:	3714      	adds	r7, #20
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b091      	sub	sp, #68	@ 0x44
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	3318      	adds	r3, #24
 8003a70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a84:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a8a:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003a92:	2300      	movs	r3, #0
 8003a94:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003a9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003aa2:	d007      	beq.n	8003ab4 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003aa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	e111      	b.n	8003cdc <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003ab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aba:	3301      	adds	r3, #1
 8003abc:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac6:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	4b86      	ldr	r3, [pc, #536]	@ (8003ce8 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003ace:	4013      	ands	r3, r2
 8003ad0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ad2:	6852      	ldr	r2, [r2, #4]
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad8:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d008      	beq.n	8003af8 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	431a      	orrs	r2, r3
 8003af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af6:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0320 	and.w	r3, r3, #32
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d008      	beq.n	8003b16 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	431a      	orrs	r2, r3
 8003b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b14:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0304 	and.w	r3, r3, #4
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d005      	beq.n	8003b2e <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b2c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b38:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003b3a:	e082      	b.n	8003c42 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b46:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d006      	beq.n	8003b5c <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	e005      	b.n	8003b68 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b66:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b70:	2b03      	cmp	r3, #3
 8003b72:	d902      	bls.n	8003b7a <ETH_Prepare_Tx_Descriptors+0x11a>
 8003b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b76:	3b04      	subs	r3, #4
 8003b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b82:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b90:	d007      	beq.n	8003ba2 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b96:	3304      	adds	r3, #4
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4413      	add	r3, r2
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d029      	beq.n	8003bf6 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003ba2:	6a3b      	ldr	r3, [r7, #32]
 8003ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003baa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bae:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bb4:	e019      	b.n	8003bea <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003bb6:	f3bf 8f5f 	dmb	sy
}
 8003bba:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc6:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003bc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bca:	3301      	adds	r3, #1
 8003bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bd0:	2b03      	cmp	r3, #3
 8003bd2:	d902      	bls.n	8003bda <ETH_Prepare_Tx_Descriptors+0x17a>
 8003bd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bd6:	3b04      	subs	r3, #4
 8003bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bdc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003bde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003be2:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be6:	3301      	adds	r3, #1
 8003be8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d3e1      	bcc.n	8003bb6 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e072      	b.n	8003cdc <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c00:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c04:	3301      	adds	r3, #1
 8003c06:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	461a      	mov	r2, r3
 8003c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c16:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	4b32      	ldr	r3, [pc, #200]	@ (8003ce8 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003c1e:	4013      	ands	r3, r2
 8003c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c22:	6852      	ldr	r2, [r2, #4]
 8003c24:	431a      	orrs	r2, r3
 8003c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c28:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003c30:	f3bf 8f5f 	dmb	sy
}
 8003c34:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c40:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f47f af78 	bne.w	8003b3c <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d006      	beq.n	8003c60 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	e005      	b.n	8003c6c <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c6a:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c76:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7a:	6a3a      	ldr	r2, [r7, #32]
 8003c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c80:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003c82:	f3bf 8f5f 	dmb	sy
}
 8003c86:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c92:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c9c:	3304      	adds	r3, #4
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ca8:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003caa:	f3ef 8310 	mrs	r3, PRIMASK
 8003cae:	613b      	str	r3, [r7, #16]
  return(result);
 8003cb0:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003cb2:	61fb      	str	r3, [r7, #28]
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f383 8810 	msr	PRIMASK, r3
}
 8003cbe:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc6:	4413      	add	r3, r2
 8003cc8:	1c5a      	adds	r2, r3, #1
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	f383 8810 	msr	PRIMASK, r3
}
 8003cd8:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3744      	adds	r7, #68	@ 0x44
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	ffffe000 	.word	0xffffe000

08003cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b089      	sub	sp, #36	@ 0x24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003d02:	2300      	movs	r3, #0
 8003d04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003d06:	2300      	movs	r3, #0
 8003d08:	61fb      	str	r3, [r7, #28]
 8003d0a:	e175      	b.n	8003ff8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	f040 8164 	bne.w	8003ff2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f003 0303 	and.w	r3, r3, #3
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d005      	beq.n	8003d42 <HAL_GPIO_Init+0x56>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d130      	bne.n	8003da4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	005b      	lsls	r3, r3, #1
 8003d4c:	2203      	movs	r2, #3
 8003d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d52:	43db      	mvns	r3, r3
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	4013      	ands	r3, r2
 8003d58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	fa02 f303 	lsl.w	r3, r2, r3
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d78:	2201      	movs	r2, #1
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	43db      	mvns	r3, r3
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	4013      	ands	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	091b      	lsrs	r3, r3, #4
 8003d8e:	f003 0201 	and.w	r2, r3, #1
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f003 0303 	and.w	r3, r3, #3
 8003dac:	2b03      	cmp	r3, #3
 8003dae:	d017      	beq.n	8003de0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	2203      	movs	r2, #3
 8003dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc0:	43db      	mvns	r3, r3
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f003 0303 	and.w	r3, r3, #3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d123      	bne.n	8003e34 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	08da      	lsrs	r2, r3, #3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3208      	adds	r2, #8
 8003df4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003df8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	220f      	movs	r2, #15
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	691a      	ldr	r2, [r3, #16]
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	08da      	lsrs	r2, r3, #3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	3208      	adds	r2, #8
 8003e2e:	69b9      	ldr	r1, [r7, #24]
 8003e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	2203      	movs	r2, #3
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	43db      	mvns	r3, r3
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f003 0203 	and.w	r2, r3, #3
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f000 80be 	beq.w	8003ff2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e76:	4b66      	ldr	r3, [pc, #408]	@ (8004010 <HAL_GPIO_Init+0x324>)
 8003e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7a:	4a65      	ldr	r2, [pc, #404]	@ (8004010 <HAL_GPIO_Init+0x324>)
 8003e7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e82:	4b63      	ldr	r3, [pc, #396]	@ (8004010 <HAL_GPIO_Init+0x324>)
 8003e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e8e:	4a61      	ldr	r2, [pc, #388]	@ (8004014 <HAL_GPIO_Init+0x328>)
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	089b      	lsrs	r3, r3, #2
 8003e94:	3302      	adds	r3, #2
 8003e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f003 0303 	and.w	r3, r3, #3
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	220f      	movs	r2, #15
 8003ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eaa:	43db      	mvns	r3, r3
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a58      	ldr	r2, [pc, #352]	@ (8004018 <HAL_GPIO_Init+0x32c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d037      	beq.n	8003f2a <HAL_GPIO_Init+0x23e>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a57      	ldr	r2, [pc, #348]	@ (800401c <HAL_GPIO_Init+0x330>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d031      	beq.n	8003f26 <HAL_GPIO_Init+0x23a>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a56      	ldr	r2, [pc, #344]	@ (8004020 <HAL_GPIO_Init+0x334>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d02b      	beq.n	8003f22 <HAL_GPIO_Init+0x236>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a55      	ldr	r2, [pc, #340]	@ (8004024 <HAL_GPIO_Init+0x338>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d025      	beq.n	8003f1e <HAL_GPIO_Init+0x232>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a54      	ldr	r2, [pc, #336]	@ (8004028 <HAL_GPIO_Init+0x33c>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d01f      	beq.n	8003f1a <HAL_GPIO_Init+0x22e>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a53      	ldr	r2, [pc, #332]	@ (800402c <HAL_GPIO_Init+0x340>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d019      	beq.n	8003f16 <HAL_GPIO_Init+0x22a>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a52      	ldr	r2, [pc, #328]	@ (8004030 <HAL_GPIO_Init+0x344>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d013      	beq.n	8003f12 <HAL_GPIO_Init+0x226>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a51      	ldr	r2, [pc, #324]	@ (8004034 <HAL_GPIO_Init+0x348>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00d      	beq.n	8003f0e <HAL_GPIO_Init+0x222>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a50      	ldr	r2, [pc, #320]	@ (8004038 <HAL_GPIO_Init+0x34c>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d007      	beq.n	8003f0a <HAL_GPIO_Init+0x21e>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a4f      	ldr	r2, [pc, #316]	@ (800403c <HAL_GPIO_Init+0x350>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d101      	bne.n	8003f06 <HAL_GPIO_Init+0x21a>
 8003f02:	2309      	movs	r3, #9
 8003f04:	e012      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f06:	230a      	movs	r3, #10
 8003f08:	e010      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f0a:	2308      	movs	r3, #8
 8003f0c:	e00e      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f0e:	2307      	movs	r3, #7
 8003f10:	e00c      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f12:	2306      	movs	r3, #6
 8003f14:	e00a      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f16:	2305      	movs	r3, #5
 8003f18:	e008      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f1a:	2304      	movs	r3, #4
 8003f1c:	e006      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e004      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f22:	2302      	movs	r3, #2
 8003f24:	e002      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f26:	2301      	movs	r3, #1
 8003f28:	e000      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	69fa      	ldr	r2, [r7, #28]
 8003f2e:	f002 0203 	and.w	r2, r2, #3
 8003f32:	0092      	lsls	r2, r2, #2
 8003f34:	4093      	lsls	r3, r2
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003f3c:	4935      	ldr	r1, [pc, #212]	@ (8004014 <HAL_GPIO_Init+0x328>)
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	089b      	lsrs	r3, r3, #2
 8003f42:	3302      	adds	r3, #2
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f4a:	4b3d      	ldr	r3, [pc, #244]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	43db      	mvns	r3, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4013      	ands	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f6e:	4a34      	ldr	r2, [pc, #208]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f74:	4b32      	ldr	r3, [pc, #200]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f98:	4a29      	ldr	r2, [pc, #164]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f9e:	4b28      	ldr	r3, [pc, #160]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	43db      	mvns	r3, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4013      	ands	r3, r2
 8003fac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d003      	beq.n	8003fc2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fc2:	4a1f      	ldr	r2, [pc, #124]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fec:	4a14      	ldr	r2, [pc, #80]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	2b0f      	cmp	r3, #15
 8003ffc:	f67f ae86 	bls.w	8003d0c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004000:	bf00      	nop
 8004002:	bf00      	nop
 8004004:	3724      	adds	r7, #36	@ 0x24
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40023800 	.word	0x40023800
 8004014:	40013800 	.word	0x40013800
 8004018:	40020000 	.word	0x40020000
 800401c:	40020400 	.word	0x40020400
 8004020:	40020800 	.word	0x40020800
 8004024:	40020c00 	.word	0x40020c00
 8004028:	40021000 	.word	0x40021000
 800402c:	40021400 	.word	0x40021400
 8004030:	40021800 	.word	0x40021800
 8004034:	40021c00 	.word	0x40021c00
 8004038:	40022000 	.word	0x40022000
 800403c:	40022400 	.word	0x40022400
 8004040:	40013c00 	.word	0x40013c00

08004044 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	460b      	mov	r3, r1
 800404e:	807b      	strh	r3, [r7, #2]
 8004050:	4613      	mov	r3, r2
 8004052:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004054:	787b      	ldrb	r3, [r7, #1]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800405a:	887a      	ldrh	r2, [r7, #2]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004060:	e003      	b.n	800406a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004062:	887b      	ldrh	r3, [r7, #2]
 8004064:	041a      	lsls	r2, r3, #16
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	619a      	str	r2, [r3, #24]
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
	...

08004078 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800407e:	2300      	movs	r3, #0
 8004080:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004082:	4b23      	ldr	r3, [pc, #140]	@ (8004110 <HAL_PWREx_EnableOverDrive+0x98>)
 8004084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004086:	4a22      	ldr	r2, [pc, #136]	@ (8004110 <HAL_PWREx_EnableOverDrive+0x98>)
 8004088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800408c:	6413      	str	r3, [r2, #64]	@ 0x40
 800408e:	4b20      	ldr	r3, [pc, #128]	@ (8004110 <HAL_PWREx_EnableOverDrive+0x98>)
 8004090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004096:	603b      	str	r3, [r7, #0]
 8004098:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800409a:	4b1e      	ldr	r3, [pc, #120]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x9c>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a1d      	ldr	r2, [pc, #116]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040a4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040a6:	f7fd fbf3 	bl	8001890 <HAL_GetTick>
 80040aa:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80040ac:	e009      	b.n	80040c2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80040ae:	f7fd fbef 	bl	8001890 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040bc:	d901      	bls.n	80040c2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e022      	b.n	8004108 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80040c2:	4b14      	ldr	r3, [pc, #80]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040ce:	d1ee      	bne.n	80040ae <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80040d0:	4b10      	ldr	r3, [pc, #64]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a0f      	ldr	r2, [pc, #60]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040da:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040dc:	f7fd fbd8 	bl	8001890 <HAL_GetTick>
 80040e0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80040e2:	e009      	b.n	80040f8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80040e4:	f7fd fbd4 	bl	8001890 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040f2:	d901      	bls.n	80040f8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e007      	b.n	8004108 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80040f8:	4b06      	ldr	r3, [pc, #24]	@ (8004114 <HAL_PWREx_EnableOverDrive+0x9c>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004100:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004104:	d1ee      	bne.n	80040e4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3708      	adds	r7, #8
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40023800 	.word	0x40023800
 8004114:	40007000 	.word	0x40007000

08004118 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004120:	2300      	movs	r3, #0
 8004122:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e29b      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 8087 	beq.w	800424a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800413c:	4b96      	ldr	r3, [pc, #600]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f003 030c 	and.w	r3, r3, #12
 8004144:	2b04      	cmp	r3, #4
 8004146:	d00c      	beq.n	8004162 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004148:	4b93      	ldr	r3, [pc, #588]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 030c 	and.w	r3, r3, #12
 8004150:	2b08      	cmp	r3, #8
 8004152:	d112      	bne.n	800417a <HAL_RCC_OscConfig+0x62>
 8004154:	4b90      	ldr	r3, [pc, #576]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800415c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004160:	d10b      	bne.n	800417a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004162:	4b8d      	ldr	r3, [pc, #564]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d06c      	beq.n	8004248 <HAL_RCC_OscConfig+0x130>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d168      	bne.n	8004248 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e275      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004182:	d106      	bne.n	8004192 <HAL_RCC_OscConfig+0x7a>
 8004184:	4b84      	ldr	r3, [pc, #528]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a83      	ldr	r2, [pc, #524]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 800418a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800418e:	6013      	str	r3, [r2, #0]
 8004190:	e02e      	b.n	80041f0 <HAL_RCC_OscConfig+0xd8>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10c      	bne.n	80041b4 <HAL_RCC_OscConfig+0x9c>
 800419a:	4b7f      	ldr	r3, [pc, #508]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a7e      	ldr	r2, [pc, #504]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041a4:	6013      	str	r3, [r2, #0]
 80041a6:	4b7c      	ldr	r3, [pc, #496]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a7b      	ldr	r2, [pc, #492]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041b0:	6013      	str	r3, [r2, #0]
 80041b2:	e01d      	b.n	80041f0 <HAL_RCC_OscConfig+0xd8>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041bc:	d10c      	bne.n	80041d8 <HAL_RCC_OscConfig+0xc0>
 80041be:	4b76      	ldr	r3, [pc, #472]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a75      	ldr	r2, [pc, #468]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041c8:	6013      	str	r3, [r2, #0]
 80041ca:	4b73      	ldr	r3, [pc, #460]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a72      	ldr	r2, [pc, #456]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	e00b      	b.n	80041f0 <HAL_RCC_OscConfig+0xd8>
 80041d8:	4b6f      	ldr	r3, [pc, #444]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a6e      	ldr	r2, [pc, #440]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041e2:	6013      	str	r3, [r2, #0]
 80041e4:	4b6c      	ldr	r3, [pc, #432]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a6b      	ldr	r2, [pc, #428]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80041ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d013      	beq.n	8004220 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f8:	f7fd fb4a 	bl	8001890 <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041fe:	e008      	b.n	8004212 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004200:	f7fd fb46 	bl	8001890 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b64      	cmp	r3, #100	@ 0x64
 800420c:	d901      	bls.n	8004212 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e229      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004212:	4b61      	ldr	r3, [pc, #388]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0f0      	beq.n	8004200 <HAL_RCC_OscConfig+0xe8>
 800421e:	e014      	b.n	800424a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004220:	f7fd fb36 	bl	8001890 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004228:	f7fd fb32 	bl	8001890 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b64      	cmp	r3, #100	@ 0x64
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e215      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800423a:	4b57      	ldr	r3, [pc, #348]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f0      	bne.n	8004228 <HAL_RCC_OscConfig+0x110>
 8004246:	e000      	b.n	800424a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d069      	beq.n	800432a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004256:	4b50      	ldr	r3, [pc, #320]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f003 030c 	and.w	r3, r3, #12
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00b      	beq.n	800427a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004262:	4b4d      	ldr	r3, [pc, #308]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f003 030c 	and.w	r3, r3, #12
 800426a:	2b08      	cmp	r3, #8
 800426c:	d11c      	bne.n	80042a8 <HAL_RCC_OscConfig+0x190>
 800426e:	4b4a      	ldr	r3, [pc, #296]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d116      	bne.n	80042a8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800427a:	4b47      	ldr	r3, [pc, #284]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d005      	beq.n	8004292 <HAL_RCC_OscConfig+0x17a>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d001      	beq.n	8004292 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e1e9      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004292:	4b41      	ldr	r3, [pc, #260]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	493d      	ldr	r1, [pc, #244]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042a6:	e040      	b.n	800432a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d023      	beq.n	80042f8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042b0:	4b39      	ldr	r3, [pc, #228]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a38      	ldr	r2, [pc, #224]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80042b6:	f043 0301 	orr.w	r3, r3, #1
 80042ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042bc:	f7fd fae8 	bl	8001890 <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042c4:	f7fd fae4 	bl	8001890 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e1c7      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042d6:	4b30      	ldr	r3, [pc, #192]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0f0      	beq.n	80042c4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e2:	4b2d      	ldr	r3, [pc, #180]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	4929      	ldr	r1, [pc, #164]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	600b      	str	r3, [r1, #0]
 80042f6:	e018      	b.n	800432a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042f8:	4b27      	ldr	r3, [pc, #156]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a26      	ldr	r2, [pc, #152]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 80042fe:	f023 0301 	bic.w	r3, r3, #1
 8004302:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004304:	f7fd fac4 	bl	8001890 <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800430c:	f7fd fac0 	bl	8001890 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e1a3      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800431e:	4b1e      	ldr	r3, [pc, #120]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f0      	bne.n	800430c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d038      	beq.n	80043a8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d019      	beq.n	8004372 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800433e:	4b16      	ldr	r3, [pc, #88]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004340:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004342:	4a15      	ldr	r2, [pc, #84]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004344:	f043 0301 	orr.w	r3, r3, #1
 8004348:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800434a:	f7fd faa1 	bl	8001890 <HAL_GetTick>
 800434e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004350:	e008      	b.n	8004364 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004352:	f7fd fa9d 	bl	8001890 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b02      	cmp	r3, #2
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e180      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004364:	4b0c      	ldr	r3, [pc, #48]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d0f0      	beq.n	8004352 <HAL_RCC_OscConfig+0x23a>
 8004370:	e01a      	b.n	80043a8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004372:	4b09      	ldr	r3, [pc, #36]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004374:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004376:	4a08      	ldr	r2, [pc, #32]	@ (8004398 <HAL_RCC_OscConfig+0x280>)
 8004378:	f023 0301 	bic.w	r3, r3, #1
 800437c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800437e:	f7fd fa87 	bl	8001890 <HAL_GetTick>
 8004382:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004384:	e00a      	b.n	800439c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004386:	f7fd fa83 	bl	8001890 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	2b02      	cmp	r3, #2
 8004392:	d903      	bls.n	800439c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e166      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
 8004398:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800439c:	4b92      	ldr	r3, [pc, #584]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800439e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1ee      	bne.n	8004386 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0304 	and.w	r3, r3, #4
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 80a4 	beq.w	80044fe <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043b6:	4b8c      	ldr	r3, [pc, #560]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80043b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10d      	bne.n	80043de <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80043c2:	4b89      	ldr	r3, [pc, #548]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80043c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c6:	4a88      	ldr	r2, [pc, #544]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80043c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80043ce:	4b86      	ldr	r3, [pc, #536]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80043d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043d6:	60bb      	str	r3, [r7, #8]
 80043d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043da:	2301      	movs	r3, #1
 80043dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043de:	4b83      	ldr	r3, [pc, #524]	@ (80045ec <HAL_RCC_OscConfig+0x4d4>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d118      	bne.n	800441c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80043ea:	4b80      	ldr	r3, [pc, #512]	@ (80045ec <HAL_RCC_OscConfig+0x4d4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a7f      	ldr	r2, [pc, #508]	@ (80045ec <HAL_RCC_OscConfig+0x4d4>)
 80043f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043f6:	f7fd fa4b 	bl	8001890 <HAL_GetTick>
 80043fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043fc:	e008      	b.n	8004410 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043fe:	f7fd fa47 	bl	8001890 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b64      	cmp	r3, #100	@ 0x64
 800440a:	d901      	bls.n	8004410 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e12a      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004410:	4b76      	ldr	r3, [pc, #472]	@ (80045ec <HAL_RCC_OscConfig+0x4d4>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0f0      	beq.n	80043fe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d106      	bne.n	8004432 <HAL_RCC_OscConfig+0x31a>
 8004424:	4b70      	ldr	r3, [pc, #448]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004428:	4a6f      	ldr	r2, [pc, #444]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800442a:	f043 0301 	orr.w	r3, r3, #1
 800442e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004430:	e02d      	b.n	800448e <HAL_RCC_OscConfig+0x376>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10c      	bne.n	8004454 <HAL_RCC_OscConfig+0x33c>
 800443a:	4b6b      	ldr	r3, [pc, #428]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800443c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443e:	4a6a      	ldr	r2, [pc, #424]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004440:	f023 0301 	bic.w	r3, r3, #1
 8004444:	6713      	str	r3, [r2, #112]	@ 0x70
 8004446:	4b68      	ldr	r3, [pc, #416]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444a:	4a67      	ldr	r2, [pc, #412]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800444c:	f023 0304 	bic.w	r3, r3, #4
 8004450:	6713      	str	r3, [r2, #112]	@ 0x70
 8004452:	e01c      	b.n	800448e <HAL_RCC_OscConfig+0x376>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	2b05      	cmp	r3, #5
 800445a:	d10c      	bne.n	8004476 <HAL_RCC_OscConfig+0x35e>
 800445c:	4b62      	ldr	r3, [pc, #392]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800445e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004460:	4a61      	ldr	r2, [pc, #388]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004462:	f043 0304 	orr.w	r3, r3, #4
 8004466:	6713      	str	r3, [r2, #112]	@ 0x70
 8004468:	4b5f      	ldr	r3, [pc, #380]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800446a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446c:	4a5e      	ldr	r2, [pc, #376]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800446e:	f043 0301 	orr.w	r3, r3, #1
 8004472:	6713      	str	r3, [r2, #112]	@ 0x70
 8004474:	e00b      	b.n	800448e <HAL_RCC_OscConfig+0x376>
 8004476:	4b5c      	ldr	r3, [pc, #368]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447a:	4a5b      	ldr	r2, [pc, #364]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800447c:	f023 0301 	bic.w	r3, r3, #1
 8004480:	6713      	str	r3, [r2, #112]	@ 0x70
 8004482:	4b59      	ldr	r3, [pc, #356]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004486:	4a58      	ldr	r2, [pc, #352]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004488:	f023 0304 	bic.w	r3, r3, #4
 800448c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d015      	beq.n	80044c2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004496:	f7fd f9fb 	bl	8001890 <HAL_GetTick>
 800449a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449c:	e00a      	b.n	80044b4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800449e:	f7fd f9f7 	bl	8001890 <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d901      	bls.n	80044b4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e0d8      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b4:	4b4c      	ldr	r3, [pc, #304]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80044b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0ee      	beq.n	800449e <HAL_RCC_OscConfig+0x386>
 80044c0:	e014      	b.n	80044ec <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c2:	f7fd f9e5 	bl	8001890 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044c8:	e00a      	b.n	80044e0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ca:	f7fd f9e1 	bl	8001890 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044d8:	4293      	cmp	r3, r2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e0c2      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044e0:	4b41      	ldr	r3, [pc, #260]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80044e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1ee      	bne.n	80044ca <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044ec:	7dfb      	ldrb	r3, [r7, #23]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d105      	bne.n	80044fe <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f2:	4b3d      	ldr	r3, [pc, #244]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80044f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f6:	4a3c      	ldr	r2, [pc, #240]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80044f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044fc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	2b00      	cmp	r3, #0
 8004504:	f000 80ae 	beq.w	8004664 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004508:	4b37      	ldr	r3, [pc, #220]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f003 030c 	and.w	r3, r3, #12
 8004510:	2b08      	cmp	r3, #8
 8004512:	d06d      	beq.n	80045f0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	699b      	ldr	r3, [r3, #24]
 8004518:	2b02      	cmp	r3, #2
 800451a:	d14b      	bne.n	80045b4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800451c:	4b32      	ldr	r3, [pc, #200]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a31      	ldr	r2, [pc, #196]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004522:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004526:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004528:	f7fd f9b2 	bl	8001890 <HAL_GetTick>
 800452c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800452e:	e008      	b.n	8004542 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004530:	f7fd f9ae 	bl	8001890 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b02      	cmp	r3, #2
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e091      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004542:	4b29      	ldr	r3, [pc, #164]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1f0      	bne.n	8004530 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69da      	ldr	r2, [r3, #28]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455c:	019b      	lsls	r3, r3, #6
 800455e:	431a      	orrs	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004564:	085b      	lsrs	r3, r3, #1
 8004566:	3b01      	subs	r3, #1
 8004568:	041b      	lsls	r3, r3, #16
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004570:	061b      	lsls	r3, r3, #24
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004578:	071b      	lsls	r3, r3, #28
 800457a:	491b      	ldr	r1, [pc, #108]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 800457c:	4313      	orrs	r3, r2
 800457e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004580:	4b19      	ldr	r3, [pc, #100]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a18      	ldr	r2, [pc, #96]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 8004586:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800458a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458c:	f7fd f980 	bl	8001890 <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004594:	f7fd f97c 	bl	8001890 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e05f      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045a6:	4b10      	ldr	r3, [pc, #64]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d0f0      	beq.n	8004594 <HAL_RCC_OscConfig+0x47c>
 80045b2:	e057      	b.n	8004664 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b4:	4b0c      	ldr	r3, [pc, #48]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a0b      	ldr	r2, [pc, #44]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80045ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c0:	f7fd f966 	bl	8001890 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c8:	f7fd f962 	bl	8001890 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e045      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045da:	4b03      	ldr	r3, [pc, #12]	@ (80045e8 <HAL_RCC_OscConfig+0x4d0>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1f0      	bne.n	80045c8 <HAL_RCC_OscConfig+0x4b0>
 80045e6:	e03d      	b.n	8004664 <HAL_RCC_OscConfig+0x54c>
 80045e8:	40023800 	.word	0x40023800
 80045ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80045f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004670 <HAL_RCC_OscConfig+0x558>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d030      	beq.n	8004660 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004608:	429a      	cmp	r2, r3
 800460a:	d129      	bne.n	8004660 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004616:	429a      	cmp	r2, r3
 8004618:	d122      	bne.n	8004660 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004620:	4013      	ands	r3, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004626:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004628:	4293      	cmp	r3, r2
 800462a:	d119      	bne.n	8004660 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	085b      	lsrs	r3, r3, #1
 8004638:	3b01      	subs	r3, #1
 800463a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800463c:	429a      	cmp	r2, r3
 800463e:	d10f      	bne.n	8004660 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d107      	bne.n	8004660 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800465c:	429a      	cmp	r2, r3
 800465e:	d001      	beq.n	8004664 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	40023800 	.word	0x40023800

08004674 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800467e:	2300      	movs	r3, #0
 8004680:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d101      	bne.n	800468c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e0d0      	b.n	800482e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800468c:	4b6a      	ldr	r3, [pc, #424]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 030f 	and.w	r3, r3, #15
 8004694:	683a      	ldr	r2, [r7, #0]
 8004696:	429a      	cmp	r2, r3
 8004698:	d910      	bls.n	80046bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469a:	4b67      	ldr	r3, [pc, #412]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f023 020f 	bic.w	r2, r3, #15
 80046a2:	4965      	ldr	r1, [pc, #404]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046aa:	4b63      	ldr	r3, [pc, #396]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 030f 	and.w	r3, r3, #15
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d001      	beq.n	80046bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e0b8      	b.n	800482e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d020      	beq.n	800470a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d005      	beq.n	80046e0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046d4:	4b59      	ldr	r3, [pc, #356]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	4a58      	ldr	r2, [pc, #352]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 80046da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0308 	and.w	r3, r3, #8
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d005      	beq.n	80046f8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046ec:	4b53      	ldr	r3, [pc, #332]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	4a52      	ldr	r2, [pc, #328]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 80046f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046f8:	4b50      	ldr	r3, [pc, #320]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	494d      	ldr	r1, [pc, #308]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004706:	4313      	orrs	r3, r2
 8004708:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d040      	beq.n	8004798 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d107      	bne.n	800472e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800471e:	4b47      	ldr	r3, [pc, #284]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d115      	bne.n	8004756 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e07f      	b.n	800482e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2b02      	cmp	r3, #2
 8004734:	d107      	bne.n	8004746 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004736:	4b41      	ldr	r3, [pc, #260]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d109      	bne.n	8004756 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e073      	b.n	800482e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004746:	4b3d      	ldr	r3, [pc, #244]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0302 	and.w	r3, r3, #2
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e06b      	b.n	800482e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004756:	4b39      	ldr	r3, [pc, #228]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f023 0203 	bic.w	r2, r3, #3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	4936      	ldr	r1, [pc, #216]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004764:	4313      	orrs	r3, r2
 8004766:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004768:	f7fd f892 	bl	8001890 <HAL_GetTick>
 800476c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800476e:	e00a      	b.n	8004786 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004770:	f7fd f88e 	bl	8001890 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800477e:	4293      	cmp	r3, r2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e053      	b.n	800482e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004786:	4b2d      	ldr	r3, [pc, #180]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f003 020c 	and.w	r2, r3, #12
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	429a      	cmp	r2, r3
 8004796:	d1eb      	bne.n	8004770 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004798:	4b27      	ldr	r3, [pc, #156]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 030f 	and.w	r3, r3, #15
 80047a0:	683a      	ldr	r2, [r7, #0]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d210      	bcs.n	80047c8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047a6:	4b24      	ldr	r3, [pc, #144]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f023 020f 	bic.w	r2, r3, #15
 80047ae:	4922      	ldr	r1, [pc, #136]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b6:	4b20      	ldr	r3, [pc, #128]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 030f 	and.w	r3, r3, #15
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d001      	beq.n	80047c8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e032      	b.n	800482e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0304 	and.w	r3, r3, #4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d008      	beq.n	80047e6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047d4:	4b19      	ldr	r3, [pc, #100]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	4916      	ldr	r1, [pc, #88]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0308 	and.w	r3, r3, #8
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d009      	beq.n	8004806 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80047f2:	4b12      	ldr	r3, [pc, #72]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	00db      	lsls	r3, r3, #3
 8004800:	490e      	ldr	r1, [pc, #56]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004802:	4313      	orrs	r3, r2
 8004804:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004806:	f000 f821 	bl	800484c <HAL_RCC_GetSysClockFreq>
 800480a:	4602      	mov	r2, r0
 800480c:	4b0b      	ldr	r3, [pc, #44]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	091b      	lsrs	r3, r3, #4
 8004812:	f003 030f 	and.w	r3, r3, #15
 8004816:	490a      	ldr	r1, [pc, #40]	@ (8004840 <HAL_RCC_ClockConfig+0x1cc>)
 8004818:	5ccb      	ldrb	r3, [r1, r3]
 800481a:	fa22 f303 	lsr.w	r3, r2, r3
 800481e:	4a09      	ldr	r2, [pc, #36]	@ (8004844 <HAL_RCC_ClockConfig+0x1d0>)
 8004820:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004822:	4b09      	ldr	r3, [pc, #36]	@ (8004848 <HAL_RCC_ClockConfig+0x1d4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f7fc fd3e 	bl	80012a8 <HAL_InitTick>

  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3710      	adds	r7, #16
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40023c00 	.word	0x40023c00
 800483c:	40023800 	.word	0x40023800
 8004840:	08012e60 	.word	0x08012e60
 8004844:	20000004 	.word	0x20000004
 8004848:	20000008 	.word	0x20000008

0800484c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800484c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004850:	b094      	sub	sp, #80	@ 0x50
 8004852:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004854:	2300      	movs	r3, #0
 8004856:	647b      	str	r3, [r7, #68]	@ 0x44
 8004858:	2300      	movs	r3, #0
 800485a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800485c:	2300      	movs	r3, #0
 800485e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004860:	2300      	movs	r3, #0
 8004862:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004864:	4b79      	ldr	r3, [pc, #484]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f003 030c 	and.w	r3, r3, #12
 800486c:	2b08      	cmp	r3, #8
 800486e:	d00d      	beq.n	800488c <HAL_RCC_GetSysClockFreq+0x40>
 8004870:	2b08      	cmp	r3, #8
 8004872:	f200 80e1 	bhi.w	8004a38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004876:	2b00      	cmp	r3, #0
 8004878:	d002      	beq.n	8004880 <HAL_RCC_GetSysClockFreq+0x34>
 800487a:	2b04      	cmp	r3, #4
 800487c:	d003      	beq.n	8004886 <HAL_RCC_GetSysClockFreq+0x3a>
 800487e:	e0db      	b.n	8004a38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004880:	4b73      	ldr	r3, [pc, #460]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0x204>)
 8004882:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004884:	e0db      	b.n	8004a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004886:	4b73      	ldr	r3, [pc, #460]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x208>)
 8004888:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800488a:	e0d8      	b.n	8004a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800488c:	4b6f      	ldr	r3, [pc, #444]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x200>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004894:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004896:	4b6d      	ldr	r3, [pc, #436]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d063      	beq.n	800496a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a2:	4b6a      	ldr	r3, [pc, #424]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x200>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	2200      	movs	r2, #0
 80048aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80048ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80048b6:	2300      	movs	r3, #0
 80048b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80048ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048be:	4622      	mov	r2, r4
 80048c0:	462b      	mov	r3, r5
 80048c2:	f04f 0000 	mov.w	r0, #0
 80048c6:	f04f 0100 	mov.w	r1, #0
 80048ca:	0159      	lsls	r1, r3, #5
 80048cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048d0:	0150      	lsls	r0, r2, #5
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4621      	mov	r1, r4
 80048d8:	1a51      	subs	r1, r2, r1
 80048da:	6139      	str	r1, [r7, #16]
 80048dc:	4629      	mov	r1, r5
 80048de:	eb63 0301 	sbc.w	r3, r3, r1
 80048e2:	617b      	str	r3, [r7, #20]
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048f0:	4659      	mov	r1, fp
 80048f2:	018b      	lsls	r3, r1, #6
 80048f4:	4651      	mov	r1, sl
 80048f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048fa:	4651      	mov	r1, sl
 80048fc:	018a      	lsls	r2, r1, #6
 80048fe:	4651      	mov	r1, sl
 8004900:	ebb2 0801 	subs.w	r8, r2, r1
 8004904:	4659      	mov	r1, fp
 8004906:	eb63 0901 	sbc.w	r9, r3, r1
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	f04f 0300 	mov.w	r3, #0
 8004912:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004916:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800491a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800491e:	4690      	mov	r8, r2
 8004920:	4699      	mov	r9, r3
 8004922:	4623      	mov	r3, r4
 8004924:	eb18 0303 	adds.w	r3, r8, r3
 8004928:	60bb      	str	r3, [r7, #8]
 800492a:	462b      	mov	r3, r5
 800492c:	eb49 0303 	adc.w	r3, r9, r3
 8004930:	60fb      	str	r3, [r7, #12]
 8004932:	f04f 0200 	mov.w	r2, #0
 8004936:	f04f 0300 	mov.w	r3, #0
 800493a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800493e:	4629      	mov	r1, r5
 8004940:	024b      	lsls	r3, r1, #9
 8004942:	4621      	mov	r1, r4
 8004944:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004948:	4621      	mov	r1, r4
 800494a:	024a      	lsls	r2, r1, #9
 800494c:	4610      	mov	r0, r2
 800494e:	4619      	mov	r1, r3
 8004950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004952:	2200      	movs	r2, #0
 8004954:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004956:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004958:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800495c:	f7fb fcc0 	bl	80002e0 <__aeabi_uldivmod>
 8004960:	4602      	mov	r2, r0
 8004962:	460b      	mov	r3, r1
 8004964:	4613      	mov	r3, r2
 8004966:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004968:	e058      	b.n	8004a1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800496a:	4b38      	ldr	r3, [pc, #224]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x200>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	099b      	lsrs	r3, r3, #6
 8004970:	2200      	movs	r2, #0
 8004972:	4618      	mov	r0, r3
 8004974:	4611      	mov	r1, r2
 8004976:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800497a:	623b      	str	r3, [r7, #32]
 800497c:	2300      	movs	r3, #0
 800497e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004980:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004984:	4642      	mov	r2, r8
 8004986:	464b      	mov	r3, r9
 8004988:	f04f 0000 	mov.w	r0, #0
 800498c:	f04f 0100 	mov.w	r1, #0
 8004990:	0159      	lsls	r1, r3, #5
 8004992:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004996:	0150      	lsls	r0, r2, #5
 8004998:	4602      	mov	r2, r0
 800499a:	460b      	mov	r3, r1
 800499c:	4641      	mov	r1, r8
 800499e:	ebb2 0a01 	subs.w	sl, r2, r1
 80049a2:	4649      	mov	r1, r9
 80049a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	f04f 0300 	mov.w	r3, #0
 80049b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049bc:	ebb2 040a 	subs.w	r4, r2, sl
 80049c0:	eb63 050b 	sbc.w	r5, r3, fp
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	00eb      	lsls	r3, r5, #3
 80049ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049d2:	00e2      	lsls	r2, r4, #3
 80049d4:	4614      	mov	r4, r2
 80049d6:	461d      	mov	r5, r3
 80049d8:	4643      	mov	r3, r8
 80049da:	18e3      	adds	r3, r4, r3
 80049dc:	603b      	str	r3, [r7, #0]
 80049de:	464b      	mov	r3, r9
 80049e0:	eb45 0303 	adc.w	r3, r5, r3
 80049e4:	607b      	str	r3, [r7, #4]
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049f2:	4629      	mov	r1, r5
 80049f4:	028b      	lsls	r3, r1, #10
 80049f6:	4621      	mov	r1, r4
 80049f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049fc:	4621      	mov	r1, r4
 80049fe:	028a      	lsls	r2, r1, #10
 8004a00:	4610      	mov	r0, r2
 8004a02:	4619      	mov	r1, r3
 8004a04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a06:	2200      	movs	r2, #0
 8004a08:	61bb      	str	r3, [r7, #24]
 8004a0a:	61fa      	str	r2, [r7, #28]
 8004a0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a10:	f7fb fc66 	bl	80002e0 <__aeabi_uldivmod>
 8004a14:	4602      	mov	r2, r0
 8004a16:	460b      	mov	r3, r1
 8004a18:	4613      	mov	r3, r2
 8004a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	0c1b      	lsrs	r3, r3, #16
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	3301      	adds	r3, #1
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a36:	e002      	b.n	8004a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a38:	4b05      	ldr	r3, [pc, #20]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3750      	adds	r7, #80	@ 0x50
 8004a44:	46bd      	mov	sp, r7
 8004a46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a4a:	bf00      	nop
 8004a4c:	40023800 	.word	0x40023800
 8004a50:	00f42400 	.word	0x00f42400
 8004a54:	007a1200 	.word	0x007a1200

08004a58 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a5c:	4b03      	ldr	r3, [pc, #12]	@ (8004a6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	20000004 	.word	0x20000004

08004a70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a74:	f7ff fff0 	bl	8004a58 <HAL_RCC_GetHCLKFreq>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	4b05      	ldr	r3, [pc, #20]	@ (8004a90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	0a9b      	lsrs	r3, r3, #10
 8004a80:	f003 0307 	and.w	r3, r3, #7
 8004a84:	4903      	ldr	r1, [pc, #12]	@ (8004a94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a86:	5ccb      	ldrb	r3, [r1, r3]
 8004a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	40023800 	.word	0x40023800
 8004a94:	08012e70 	.word	0x08012e70

08004a98 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	220f      	movs	r2, #15
 8004aa6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004aa8:	4b12      	ldr	r3, [pc, #72]	@ (8004af4 <HAL_RCC_GetClockConfig+0x5c>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f003 0203 	and.w	r2, r3, #3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8004af4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8004af4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004acc:	4b09      	ldr	r3, [pc, #36]	@ (8004af4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	08db      	lsrs	r3, r3, #3
 8004ad2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004ada:	4b07      	ldr	r3, [pc, #28]	@ (8004af8 <HAL_RCC_GetClockConfig+0x60>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 020f 	and.w	r2, r3, #15
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	601a      	str	r2, [r3, #0]
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40023800 	.word	0x40023800
 8004af8:	40023c00 	.word	0x40023c00

08004afc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e049      	b.n	8004ba2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d106      	bne.n	8004b28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f841 	bl	8004baa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3304      	adds	r3, #4
 8004b38:	4619      	mov	r1, r3
 8004b3a:	4610      	mov	r0, r2
 8004b3c:	f000 f9e8 	bl	8004f10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
	...

08004bc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d001      	beq.n	8004bd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e054      	b.n	8004c82 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68da      	ldr	r2, [r3, #12]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a26      	ldr	r2, [pc, #152]	@ (8004c90 <HAL_TIM_Base_Start_IT+0xd0>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d022      	beq.n	8004c40 <HAL_TIM_Base_Start_IT+0x80>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c02:	d01d      	beq.n	8004c40 <HAL_TIM_Base_Start_IT+0x80>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a22      	ldr	r2, [pc, #136]	@ (8004c94 <HAL_TIM_Base_Start_IT+0xd4>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d018      	beq.n	8004c40 <HAL_TIM_Base_Start_IT+0x80>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a21      	ldr	r2, [pc, #132]	@ (8004c98 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d013      	beq.n	8004c40 <HAL_TIM_Base_Start_IT+0x80>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8004c9c <HAL_TIM_Base_Start_IT+0xdc>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d00e      	beq.n	8004c40 <HAL_TIM_Base_Start_IT+0x80>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a1e      	ldr	r2, [pc, #120]	@ (8004ca0 <HAL_TIM_Base_Start_IT+0xe0>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d009      	beq.n	8004c40 <HAL_TIM_Base_Start_IT+0x80>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca4 <HAL_TIM_Base_Start_IT+0xe4>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d004      	beq.n	8004c40 <HAL_TIM_Base_Start_IT+0x80>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ca8 <HAL_TIM_Base_Start_IT+0xe8>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d115      	bne.n	8004c6c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689a      	ldr	r2, [r3, #8]
 8004c46:	4b19      	ldr	r3, [pc, #100]	@ (8004cac <HAL_TIM_Base_Start_IT+0xec>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2b06      	cmp	r3, #6
 8004c50:	d015      	beq.n	8004c7e <HAL_TIM_Base_Start_IT+0xbe>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c58:	d011      	beq.n	8004c7e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f042 0201 	orr.w	r2, r2, #1
 8004c68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c6a:	e008      	b.n	8004c7e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f042 0201 	orr.w	r2, r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]
 8004c7c:	e000      	b.n	8004c80 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c7e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40010000 	.word	0x40010000
 8004c94:	40000400 	.word	0x40000400
 8004c98:	40000800 	.word	0x40000800
 8004c9c:	40000c00 	.word	0x40000c00
 8004ca0:	40010400 	.word	0x40010400
 8004ca4:	40014000 	.word	0x40014000
 8004ca8:	40001800 	.word	0x40001800
 8004cac:	00010007 	.word	0x00010007

08004cb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d020      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d01b      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f06f 0202 	mvn.w	r2, #2
 8004ce4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	f003 0303 	and.w	r3, r3, #3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d003      	beq.n	8004d02 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 f8e9 	bl	8004ed2 <HAL_TIM_IC_CaptureCallback>
 8004d00:	e005      	b.n	8004d0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f8db 	bl	8004ebe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 f8ec 	bl	8004ee6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f003 0304 	and.w	r3, r3, #4
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d020      	beq.n	8004d60 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d01b      	beq.n	8004d60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f06f 0204 	mvn.w	r2, #4
 8004d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2202      	movs	r2, #2
 8004d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f8c3 	bl	8004ed2 <HAL_TIM_IC_CaptureCallback>
 8004d4c:	e005      	b.n	8004d5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f8b5 	bl	8004ebe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 f8c6 	bl	8004ee6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	f003 0308 	and.w	r3, r3, #8
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d020      	beq.n	8004dac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f003 0308 	and.w	r3, r3, #8
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01b      	beq.n	8004dac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f06f 0208 	mvn.w	r2, #8
 8004d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2204      	movs	r2, #4
 8004d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	f003 0303 	and.w	r3, r3, #3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d003      	beq.n	8004d9a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 f89d 	bl	8004ed2 <HAL_TIM_IC_CaptureCallback>
 8004d98:	e005      	b.n	8004da6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 f88f 	bl	8004ebe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 f8a0 	bl	8004ee6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	f003 0310 	and.w	r3, r3, #16
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d020      	beq.n	8004df8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f003 0310 	and.w	r3, r3, #16
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d01b      	beq.n	8004df8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f06f 0210 	mvn.w	r2, #16
 8004dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2208      	movs	r2, #8
 8004dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 f877 	bl	8004ed2 <HAL_TIM_IC_CaptureCallback>
 8004de4:	e005      	b.n	8004df2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 f869 	bl	8004ebe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 f87a 	bl	8004ee6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00c      	beq.n	8004e1c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d007      	beq.n	8004e1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f06f 0201 	mvn.w	r2, #1
 8004e14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7fc f96c 	bl	80010f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d104      	bne.n	8004e30 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00c      	beq.n	8004e4a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d007      	beq.n	8004e4a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004e42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 f919 	bl	800507c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00c      	beq.n	8004e6e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d007      	beq.n	8004e6e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004e66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 f911 	bl	8005090 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00c      	beq.n	8004e92 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d007      	beq.n	8004e92 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f000 f834 	bl	8004efa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	f003 0320 	and.w	r3, r3, #32
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00c      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f003 0320 	and.w	r3, r3, #32
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d007      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f06f 0220 	mvn.w	r2, #32
 8004eae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 f8d9 	bl	8005068 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004eb6:	bf00      	nop
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b083      	sub	sp, #12
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ec6:	bf00      	nop
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr

08004ed2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	b083      	sub	sp, #12
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004eda:	bf00      	nop
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr

08004ee6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ee6:	b480      	push	{r7}
 8004ee8:	b083      	sub	sp, #12
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004eee:	bf00      	nop
 8004ef0:	370c      	adds	r7, #12
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr

08004efa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b083      	sub	sp, #12
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f02:	bf00      	nop
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
	...

08004f10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b085      	sub	sp, #20
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a46      	ldr	r2, [pc, #280]	@ (800503c <TIM_Base_SetConfig+0x12c>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d013      	beq.n	8004f50 <TIM_Base_SetConfig+0x40>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f2e:	d00f      	beq.n	8004f50 <TIM_Base_SetConfig+0x40>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a43      	ldr	r2, [pc, #268]	@ (8005040 <TIM_Base_SetConfig+0x130>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d00b      	beq.n	8004f50 <TIM_Base_SetConfig+0x40>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a42      	ldr	r2, [pc, #264]	@ (8005044 <TIM_Base_SetConfig+0x134>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d007      	beq.n	8004f50 <TIM_Base_SetConfig+0x40>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a41      	ldr	r2, [pc, #260]	@ (8005048 <TIM_Base_SetConfig+0x138>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d003      	beq.n	8004f50 <TIM_Base_SetConfig+0x40>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a40      	ldr	r2, [pc, #256]	@ (800504c <TIM_Base_SetConfig+0x13c>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d108      	bne.n	8004f62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a35      	ldr	r2, [pc, #212]	@ (800503c <TIM_Base_SetConfig+0x12c>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d02b      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f70:	d027      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a32      	ldr	r2, [pc, #200]	@ (8005040 <TIM_Base_SetConfig+0x130>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d023      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a31      	ldr	r2, [pc, #196]	@ (8005044 <TIM_Base_SetConfig+0x134>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d01f      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a30      	ldr	r2, [pc, #192]	@ (8005048 <TIM_Base_SetConfig+0x138>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d01b      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a2f      	ldr	r2, [pc, #188]	@ (800504c <TIM_Base_SetConfig+0x13c>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d017      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a2e      	ldr	r2, [pc, #184]	@ (8005050 <TIM_Base_SetConfig+0x140>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d013      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8005054 <TIM_Base_SetConfig+0x144>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d00f      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8005058 <TIM_Base_SetConfig+0x148>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00b      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a2b      	ldr	r2, [pc, #172]	@ (800505c <TIM_Base_SetConfig+0x14c>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d007      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a2a      	ldr	r2, [pc, #168]	@ (8005060 <TIM_Base_SetConfig+0x150>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d003      	beq.n	8004fc2 <TIM_Base_SetConfig+0xb2>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a29      	ldr	r2, [pc, #164]	@ (8005064 <TIM_Base_SetConfig+0x154>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d108      	bne.n	8004fd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	689a      	ldr	r2, [r3, #8]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a10      	ldr	r2, [pc, #64]	@ (800503c <TIM_Base_SetConfig+0x12c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d003      	beq.n	8005008 <TIM_Base_SetConfig+0xf8>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a12      	ldr	r2, [pc, #72]	@ (800504c <TIM_Base_SetConfig+0x13c>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d103      	bne.n	8005010 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	691a      	ldr	r2, [r3, #16]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b01      	cmp	r3, #1
 8005020:	d105      	bne.n	800502e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	f023 0201 	bic.w	r2, r3, #1
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	611a      	str	r2, [r3, #16]
  }
}
 800502e:	bf00      	nop
 8005030:	3714      	adds	r7, #20
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	40010000 	.word	0x40010000
 8005040:	40000400 	.word	0x40000400
 8005044:	40000800 	.word	0x40000800
 8005048:	40000c00 	.word	0x40000c00
 800504c:	40010400 	.word	0x40010400
 8005050:	40014000 	.word	0x40014000
 8005054:	40014400 	.word	0x40014400
 8005058:	40014800 	.word	0x40014800
 800505c:	40001800 	.word	0x40001800
 8005060:	40001c00 	.word	0x40001c00
 8005064:	40002000 	.word	0x40002000

08005068 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80050a4:	b5b0      	push	{r4, r5, r7, lr}
 80050a6:	b08c      	sub	sp, #48	@ 0x30
 80050a8:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 80050aa:	4b8f      	ldr	r3, [pc, #572]	@ (80052e8 <MX_LWIP_Init+0x244>)
 80050ac:	22c0      	movs	r2, #192	@ 0xc0
 80050ae:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 80050b0:	4b8d      	ldr	r3, [pc, #564]	@ (80052e8 <MX_LWIP_Init+0x244>)
 80050b2:	22a8      	movs	r2, #168	@ 0xa8
 80050b4:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 21;
 80050b6:	4b8c      	ldr	r3, [pc, #560]	@ (80052e8 <MX_LWIP_Init+0x244>)
 80050b8:	2215      	movs	r2, #21
 80050ba:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 111;
 80050bc:	4b8a      	ldr	r3, [pc, #552]	@ (80052e8 <MX_LWIP_Init+0x244>)
 80050be:	226f      	movs	r2, #111	@ 0x6f
 80050c0:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80050c2:	4b8a      	ldr	r3, [pc, #552]	@ (80052ec <MX_LWIP_Init+0x248>)
 80050c4:	22ff      	movs	r2, #255	@ 0xff
 80050c6:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80050c8:	4b88      	ldr	r3, [pc, #544]	@ (80052ec <MX_LWIP_Init+0x248>)
 80050ca:	22ff      	movs	r2, #255	@ 0xff
 80050cc:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 80050ce:	4b87      	ldr	r3, [pc, #540]	@ (80052ec <MX_LWIP_Init+0x248>)
 80050d0:	22ff      	movs	r2, #255	@ 0xff
 80050d2:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80050d4:	4b85      	ldr	r3, [pc, #532]	@ (80052ec <MX_LWIP_Init+0x248>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 80050da:	4b85      	ldr	r3, [pc, #532]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 80050dc:	22c0      	movs	r2, #192	@ 0xc0
 80050de:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 80050e0:	4b83      	ldr	r3, [pc, #524]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 80050e2:	22a8      	movs	r2, #168	@ 0xa8
 80050e4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 21;
 80050e6:	4b82      	ldr	r3, [pc, #520]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 80050e8:	2215      	movs	r2, #21
 80050ea:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 80050ec:	4b80      	ldr	r3, [pc, #512]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 80050ee:	2201      	movs	r2, #1
 80050f0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80050f2:	2100      	movs	r1, #0
 80050f4:	2000      	movs	r0, #0
 80050f6:	f005 fbb9 	bl	800a86c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80050fa:	4b7b      	ldr	r3, [pc, #492]	@ (80052e8 <MX_LWIP_Init+0x244>)
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	061a      	lsls	r2, r3, #24
 8005100:	4b79      	ldr	r3, [pc, #484]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005102:	785b      	ldrb	r3, [r3, #1]
 8005104:	041b      	lsls	r3, r3, #16
 8005106:	431a      	orrs	r2, r3
 8005108:	4b77      	ldr	r3, [pc, #476]	@ (80052e8 <MX_LWIP_Init+0x244>)
 800510a:	789b      	ldrb	r3, [r3, #2]
 800510c:	021b      	lsls	r3, r3, #8
 800510e:	4313      	orrs	r3, r2
 8005110:	4a75      	ldr	r2, [pc, #468]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005112:	78d2      	ldrb	r2, [r2, #3]
 8005114:	4313      	orrs	r3, r2
 8005116:	061a      	lsls	r2, r3, #24
 8005118:	4b73      	ldr	r3, [pc, #460]	@ (80052e8 <MX_LWIP_Init+0x244>)
 800511a:	781b      	ldrb	r3, [r3, #0]
 800511c:	0619      	lsls	r1, r3, #24
 800511e:	4b72      	ldr	r3, [pc, #456]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005120:	785b      	ldrb	r3, [r3, #1]
 8005122:	041b      	lsls	r3, r3, #16
 8005124:	4319      	orrs	r1, r3
 8005126:	4b70      	ldr	r3, [pc, #448]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005128:	789b      	ldrb	r3, [r3, #2]
 800512a:	021b      	lsls	r3, r3, #8
 800512c:	430b      	orrs	r3, r1
 800512e:	496e      	ldr	r1, [pc, #440]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005130:	78c9      	ldrb	r1, [r1, #3]
 8005132:	430b      	orrs	r3, r1
 8005134:	021b      	lsls	r3, r3, #8
 8005136:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800513a:	431a      	orrs	r2, r3
 800513c:	4b6a      	ldr	r3, [pc, #424]	@ (80052e8 <MX_LWIP_Init+0x244>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	0619      	lsls	r1, r3, #24
 8005142:	4b69      	ldr	r3, [pc, #420]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005144:	785b      	ldrb	r3, [r3, #1]
 8005146:	041b      	lsls	r3, r3, #16
 8005148:	4319      	orrs	r1, r3
 800514a:	4b67      	ldr	r3, [pc, #412]	@ (80052e8 <MX_LWIP_Init+0x244>)
 800514c:	789b      	ldrb	r3, [r3, #2]
 800514e:	021b      	lsls	r3, r3, #8
 8005150:	430b      	orrs	r3, r1
 8005152:	4965      	ldr	r1, [pc, #404]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005154:	78c9      	ldrb	r1, [r1, #3]
 8005156:	430b      	orrs	r3, r1
 8005158:	0a1b      	lsrs	r3, r3, #8
 800515a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800515e:	431a      	orrs	r2, r3
 8005160:	4b61      	ldr	r3, [pc, #388]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	0619      	lsls	r1, r3, #24
 8005166:	4b60      	ldr	r3, [pc, #384]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005168:	785b      	ldrb	r3, [r3, #1]
 800516a:	041b      	lsls	r3, r3, #16
 800516c:	4319      	orrs	r1, r3
 800516e:	4b5e      	ldr	r3, [pc, #376]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005170:	789b      	ldrb	r3, [r3, #2]
 8005172:	021b      	lsls	r3, r3, #8
 8005174:	430b      	orrs	r3, r1
 8005176:	495c      	ldr	r1, [pc, #368]	@ (80052e8 <MX_LWIP_Init+0x244>)
 8005178:	78c9      	ldrb	r1, [r1, #3]
 800517a:	430b      	orrs	r3, r1
 800517c:	0e1b      	lsrs	r3, r3, #24
 800517e:	4313      	orrs	r3, r2
 8005180:	4a5c      	ldr	r2, [pc, #368]	@ (80052f4 <MX_LWIP_Init+0x250>)
 8005182:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8005184:	4b59      	ldr	r3, [pc, #356]	@ (80052ec <MX_LWIP_Init+0x248>)
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	061a      	lsls	r2, r3, #24
 800518a:	4b58      	ldr	r3, [pc, #352]	@ (80052ec <MX_LWIP_Init+0x248>)
 800518c:	785b      	ldrb	r3, [r3, #1]
 800518e:	041b      	lsls	r3, r3, #16
 8005190:	431a      	orrs	r2, r3
 8005192:	4b56      	ldr	r3, [pc, #344]	@ (80052ec <MX_LWIP_Init+0x248>)
 8005194:	789b      	ldrb	r3, [r3, #2]
 8005196:	021b      	lsls	r3, r3, #8
 8005198:	4313      	orrs	r3, r2
 800519a:	4a54      	ldr	r2, [pc, #336]	@ (80052ec <MX_LWIP_Init+0x248>)
 800519c:	78d2      	ldrb	r2, [r2, #3]
 800519e:	4313      	orrs	r3, r2
 80051a0:	061a      	lsls	r2, r3, #24
 80051a2:	4b52      	ldr	r3, [pc, #328]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	0619      	lsls	r1, r3, #24
 80051a8:	4b50      	ldr	r3, [pc, #320]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051aa:	785b      	ldrb	r3, [r3, #1]
 80051ac:	041b      	lsls	r3, r3, #16
 80051ae:	4319      	orrs	r1, r3
 80051b0:	4b4e      	ldr	r3, [pc, #312]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051b2:	789b      	ldrb	r3, [r3, #2]
 80051b4:	021b      	lsls	r3, r3, #8
 80051b6:	430b      	orrs	r3, r1
 80051b8:	494c      	ldr	r1, [pc, #304]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051ba:	78c9      	ldrb	r1, [r1, #3]
 80051bc:	430b      	orrs	r3, r1
 80051be:	021b      	lsls	r3, r3, #8
 80051c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80051c4:	431a      	orrs	r2, r3
 80051c6:	4b49      	ldr	r3, [pc, #292]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	0619      	lsls	r1, r3, #24
 80051cc:	4b47      	ldr	r3, [pc, #284]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051ce:	785b      	ldrb	r3, [r3, #1]
 80051d0:	041b      	lsls	r3, r3, #16
 80051d2:	4319      	orrs	r1, r3
 80051d4:	4b45      	ldr	r3, [pc, #276]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051d6:	789b      	ldrb	r3, [r3, #2]
 80051d8:	021b      	lsls	r3, r3, #8
 80051da:	430b      	orrs	r3, r1
 80051dc:	4943      	ldr	r1, [pc, #268]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051de:	78c9      	ldrb	r1, [r1, #3]
 80051e0:	430b      	orrs	r3, r1
 80051e2:	0a1b      	lsrs	r3, r3, #8
 80051e4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80051e8:	431a      	orrs	r2, r3
 80051ea:	4b40      	ldr	r3, [pc, #256]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051ec:	781b      	ldrb	r3, [r3, #0]
 80051ee:	0619      	lsls	r1, r3, #24
 80051f0:	4b3e      	ldr	r3, [pc, #248]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051f2:	785b      	ldrb	r3, [r3, #1]
 80051f4:	041b      	lsls	r3, r3, #16
 80051f6:	4319      	orrs	r1, r3
 80051f8:	4b3c      	ldr	r3, [pc, #240]	@ (80052ec <MX_LWIP_Init+0x248>)
 80051fa:	789b      	ldrb	r3, [r3, #2]
 80051fc:	021b      	lsls	r3, r3, #8
 80051fe:	430b      	orrs	r3, r1
 8005200:	493a      	ldr	r1, [pc, #232]	@ (80052ec <MX_LWIP_Init+0x248>)
 8005202:	78c9      	ldrb	r1, [r1, #3]
 8005204:	430b      	orrs	r3, r1
 8005206:	0e1b      	lsrs	r3, r3, #24
 8005208:	4313      	orrs	r3, r2
 800520a:	4a3b      	ldr	r2, [pc, #236]	@ (80052f8 <MX_LWIP_Init+0x254>)
 800520c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800520e:	4b38      	ldr	r3, [pc, #224]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	061a      	lsls	r2, r3, #24
 8005214:	4b36      	ldr	r3, [pc, #216]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005216:	785b      	ldrb	r3, [r3, #1]
 8005218:	041b      	lsls	r3, r3, #16
 800521a:	431a      	orrs	r2, r3
 800521c:	4b34      	ldr	r3, [pc, #208]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 800521e:	789b      	ldrb	r3, [r3, #2]
 8005220:	021b      	lsls	r3, r3, #8
 8005222:	4313      	orrs	r3, r2
 8005224:	4a32      	ldr	r2, [pc, #200]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005226:	78d2      	ldrb	r2, [r2, #3]
 8005228:	4313      	orrs	r3, r2
 800522a:	061a      	lsls	r2, r3, #24
 800522c:	4b30      	ldr	r3, [pc, #192]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	0619      	lsls	r1, r3, #24
 8005232:	4b2f      	ldr	r3, [pc, #188]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005234:	785b      	ldrb	r3, [r3, #1]
 8005236:	041b      	lsls	r3, r3, #16
 8005238:	4319      	orrs	r1, r3
 800523a:	4b2d      	ldr	r3, [pc, #180]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 800523c:	789b      	ldrb	r3, [r3, #2]
 800523e:	021b      	lsls	r3, r3, #8
 8005240:	430b      	orrs	r3, r1
 8005242:	492b      	ldr	r1, [pc, #172]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005244:	78c9      	ldrb	r1, [r1, #3]
 8005246:	430b      	orrs	r3, r1
 8005248:	021b      	lsls	r3, r3, #8
 800524a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800524e:	431a      	orrs	r2, r3
 8005250:	4b27      	ldr	r3, [pc, #156]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	0619      	lsls	r1, r3, #24
 8005256:	4b26      	ldr	r3, [pc, #152]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005258:	785b      	ldrb	r3, [r3, #1]
 800525a:	041b      	lsls	r3, r3, #16
 800525c:	4319      	orrs	r1, r3
 800525e:	4b24      	ldr	r3, [pc, #144]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005260:	789b      	ldrb	r3, [r3, #2]
 8005262:	021b      	lsls	r3, r3, #8
 8005264:	430b      	orrs	r3, r1
 8005266:	4922      	ldr	r1, [pc, #136]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005268:	78c9      	ldrb	r1, [r1, #3]
 800526a:	430b      	orrs	r3, r1
 800526c:	0a1b      	lsrs	r3, r3, #8
 800526e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005272:	431a      	orrs	r2, r3
 8005274:	4b1e      	ldr	r3, [pc, #120]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	0619      	lsls	r1, r3, #24
 800527a:	4b1d      	ldr	r3, [pc, #116]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 800527c:	785b      	ldrb	r3, [r3, #1]
 800527e:	041b      	lsls	r3, r3, #16
 8005280:	4319      	orrs	r1, r3
 8005282:	4b1b      	ldr	r3, [pc, #108]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 8005284:	789b      	ldrb	r3, [r3, #2]
 8005286:	021b      	lsls	r3, r3, #8
 8005288:	430b      	orrs	r3, r1
 800528a:	4919      	ldr	r1, [pc, #100]	@ (80052f0 <MX_LWIP_Init+0x24c>)
 800528c:	78c9      	ldrb	r1, [r1, #3]
 800528e:	430b      	orrs	r3, r1
 8005290:	0e1b      	lsrs	r3, r3, #24
 8005292:	4313      	orrs	r3, r2
 8005294:	4a19      	ldr	r2, [pc, #100]	@ (80052fc <MX_LWIP_Init+0x258>)
 8005296:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8005298:	4b19      	ldr	r3, [pc, #100]	@ (8005300 <MX_LWIP_Init+0x25c>)
 800529a:	9302      	str	r3, [sp, #8]
 800529c:	4b19      	ldr	r3, [pc, #100]	@ (8005304 <MX_LWIP_Init+0x260>)
 800529e:	9301      	str	r3, [sp, #4]
 80052a0:	2300      	movs	r3, #0
 80052a2:	9300      	str	r3, [sp, #0]
 80052a4:	4b15      	ldr	r3, [pc, #84]	@ (80052fc <MX_LWIP_Init+0x258>)
 80052a6:	4a14      	ldr	r2, [pc, #80]	@ (80052f8 <MX_LWIP_Init+0x254>)
 80052a8:	4912      	ldr	r1, [pc, #72]	@ (80052f4 <MX_LWIP_Init+0x250>)
 80052aa:	4817      	ldr	r0, [pc, #92]	@ (8005308 <MX_LWIP_Init+0x264>)
 80052ac:	f006 f8a6 	bl	800b3fc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 80052b0:	4815      	ldr	r0, [pc, #84]	@ (8005308 <MX_LWIP_Init+0x264>)
 80052b2:	f006 fa51 	bl	800b758 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 80052b6:	4814      	ldr	r0, [pc, #80]	@ (8005308 <MX_LWIP_Init+0x264>)
 80052b8:	f006 fa5e 	bl	800b778 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 80052bc:	4913      	ldr	r1, [pc, #76]	@ (800530c <MX_LWIP_Init+0x268>)
 80052be:	4812      	ldr	r0, [pc, #72]	@ (8005308 <MX_LWIP_Init+0x264>)
 80052c0:	f006 fb5c 	bl	800b97c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 80052c4:	4b12      	ldr	r3, [pc, #72]	@ (8005310 <MX_LWIP_Init+0x26c>)
 80052c6:	1d3c      	adds	r4, r7, #4
 80052c8:	461d      	mov	r5, r3
 80052ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80052cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80052ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80052d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 80052d6:	1d3b      	adds	r3, r7, #4
 80052d8:	490b      	ldr	r1, [pc, #44]	@ (8005308 <MX_LWIP_Init+0x264>)
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 fdbb 	bl	8005e56 <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80052e0:	bf00      	nop
 80052e2:	3720      	adds	r7, #32
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bdb0      	pop	{r4, r5, r7, pc}
 80052e8:	200014e8 	.word	0x200014e8
 80052ec:	200014ec 	.word	0x200014ec
 80052f0:	200014f0 	.word	0x200014f0
 80052f4:	200014dc 	.word	0x200014dc
 80052f8:	200014e0 	.word	0x200014e0
 80052fc:	200014e4 	.word	0x200014e4
 8005300:	0800a7fd 	.word	0x0800a7fd
 8005304:	08005885 	.word	0x08005885
 8005308:	200014a8 	.word	0x200014a8
 800530c:	08005315 	.word	0x08005315
 8005310:	08010dc0 	.word	0x08010dc0

08005314 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8005328:	b480      	push	{r7}
 800532a:	b087      	sub	sp, #28
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800533a:	2320      	movs	r3, #32
 800533c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800533e:	f3bf 8f4f 	dsb	sy
}
 8005342:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8005344:	e00b      	b.n	800535e <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8005346:	4a0d      	ldr	r2, [pc, #52]	@ (800537c <SCB_InvalidateDCache_by_Addr+0x54>)
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	4413      	add	r3, r2
 8005354:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	2b00      	cmp	r3, #0
 8005362:	dcf0      	bgt.n	8005346 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8005364:	f3bf 8f4f 	dsb	sy
}
 8005368:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800536a:	f3bf 8f6f 	isb	sy
}
 800536e:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8005370:	bf00      	nop
 8005372:	371c      	adds	r7, #28
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr
 800537c:	e000ed00 	.word	0xe000ed00

08005380 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8005388:	4b04      	ldr	r3, [pc, #16]	@ (800539c <HAL_ETH_RxCpltCallback+0x1c>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4618      	mov	r0, r3
 800538e:	f000 feeb 	bl	8006168 <osSemaphoreRelease>
}
 8005392:	bf00      	nop
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	20005e80 	.word	0x20005e80

080053a0 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 80053a8:	4b04      	ldr	r3, [pc, #16]	@ (80053bc <HAL_ETH_TxCpltCallback+0x1c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4618      	mov	r0, r3
 80053ae:	f000 fedb 	bl	8006168 <osSemaphoreRelease>
}
 80053b2:	bf00      	nop
 80053b4:	3708      	adds	r7, #8
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	20005e84 	.word	0x20005e84

080053c0 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f7fe f863 	bl	8003494 <HAL_ETH_GetDMAError>
 80053ce:	4603      	mov	r3, r0
 80053d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d4:	2b80      	cmp	r3, #128	@ 0x80
 80053d6:	d104      	bne.n	80053e2 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 80053d8:	4b04      	ldr	r3, [pc, #16]	@ (80053ec <HAL_ETH_ErrorCallback+0x2c>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4618      	mov	r0, r3
 80053de:	f000 fec3 	bl	8006168 <osSemaphoreRelease>
  }
}
 80053e2:	bf00      	nop
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	20005e80 	.word	0x20005e80

080053f0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80053f0:	b5b0      	push	{r4, r5, r7, lr}
 80053f2:	b0b4      	sub	sp, #208	@ 0xd0
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 80053f8:	2300      	movs	r3, #0
 80053fa:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 80053fe:	2300      	movs	r3, #0
 8005400:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8005404:	2300      	movs	r3, #0
 8005406:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 800540a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800540e:	2264      	movs	r2, #100	@ 0x64
 8005410:	2100      	movs	r1, #0
 8005412:	4618      	mov	r0, r3
 8005414:	f00a fe03 	bl	801001e <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8005418:	4b9f      	ldr	r3, [pc, #636]	@ (8005698 <low_level_init+0x2a8>)
 800541a:	4aa0      	ldr	r2, [pc, #640]	@ (800569c <low_level_init+0x2ac>)
 800541c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800541e:	2300      	movs	r3, #0
 8005420:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8005424:	2380      	movs	r3, #128	@ 0x80
 8005426:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 800542a:	23e1      	movs	r3, #225	@ 0xe1
 800542c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8005430:	2300      	movs	r3, #0
 8005432:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 8005436:	2300      	movs	r3, #0
 8005438:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 800543c:	2300      	movs	r3, #0
 800543e:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8005442:	4a95      	ldr	r2, [pc, #596]	@ (8005698 <low_level_init+0x2a8>)
 8005444:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005448:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800544a:	4b93      	ldr	r3, [pc, #588]	@ (8005698 <low_level_init+0x2a8>)
 800544c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005450:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8005452:	4b91      	ldr	r3, [pc, #580]	@ (8005698 <low_level_init+0x2a8>)
 8005454:	4a92      	ldr	r2, [pc, #584]	@ (80056a0 <low_level_init+0x2b0>)
 8005456:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8005458:	4b8f      	ldr	r3, [pc, #572]	@ (8005698 <low_level_init+0x2a8>)
 800545a:	4a92      	ldr	r2, [pc, #584]	@ (80056a4 <low_level_init+0x2b4>)
 800545c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800545e:	4b8e      	ldr	r3, [pc, #568]	@ (8005698 <low_level_init+0x2a8>)
 8005460:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8005464:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8005466:	488c      	ldr	r0, [pc, #560]	@ (8005698 <low_level_init+0x2a8>)
 8005468:	f7fd f9d8 	bl	800281c <HAL_ETH_Init>
 800546c:	4603      	mov	r3, r0
 800546e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8005472:	2238      	movs	r2, #56	@ 0x38
 8005474:	2100      	movs	r1, #0
 8005476:	488c      	ldr	r0, [pc, #560]	@ (80056a8 <low_level_init+0x2b8>)
 8005478:	f00a fdd1 	bl	801001e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800547c:	4b8a      	ldr	r3, [pc, #552]	@ (80056a8 <low_level_init+0x2b8>)
 800547e:	2221      	movs	r2, #33	@ 0x21
 8005480:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8005482:	4b89      	ldr	r3, [pc, #548]	@ (80056a8 <low_level_init+0x2b8>)
 8005484:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8005488:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800548a:	4b87      	ldr	r3, [pc, #540]	@ (80056a8 <low_level_init+0x2b8>)
 800548c:	2200      	movs	r2, #0
 800548e:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8005490:	4886      	ldr	r0, [pc, #536]	@ (80056ac <low_level_init+0x2bc>)
 8005492:	f005 fe6d 	bl	800b170 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2206      	movs	r2, #6
 800549a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800549e:	4b7e      	ldr	r3, [pc, #504]	@ (8005698 <low_level_init+0x2a8>)
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	781a      	ldrb	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80054aa:	4b7b      	ldr	r3, [pc, #492]	@ (8005698 <low_level_init+0x2a8>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	785a      	ldrb	r2, [r3, #1]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80054b6:	4b78      	ldr	r3, [pc, #480]	@ (8005698 <low_level_init+0x2a8>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	789a      	ldrb	r2, [r3, #2]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80054c2:	4b75      	ldr	r3, [pc, #468]	@ (8005698 <low_level_init+0x2a8>)
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	78da      	ldrb	r2, [r3, #3]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80054ce:	4b72      	ldr	r3, [pc, #456]	@ (8005698 <low_level_init+0x2a8>)
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	791a      	ldrb	r2, [r3, #4]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80054da:	4b6f      	ldr	r3, [pc, #444]	@ (8005698 <low_level_init+0x2a8>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	795a      	ldrb	r2, [r3, #5]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80054ec:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80054f4:	f043 030a 	orr.w	r3, r3, #10
 80054f8:	b2da      	uxtb	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8005500:	2300      	movs	r3, #0
 8005502:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005504:	2300      	movs	r3, #0
 8005506:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 8005508:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800550c:	2101      	movs	r1, #1
 800550e:	4618      	mov	r0, r3
 8005510:	f000 fdaa 	bl	8006068 <osSemaphoreCreate>
 8005514:	4603      	mov	r3, r0
 8005516:	4a66      	ldr	r2, [pc, #408]	@ (80056b0 <low_level_init+0x2c0>)
 8005518:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800551a:	2300      	movs	r3, #0
 800551c:	647b      	str	r3, [r7, #68]	@ 0x44
 800551e:	2300      	movs	r3, #0
 8005520:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8005522:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8005526:	2101      	movs	r1, #1
 8005528:	4618      	mov	r0, r3
 800552a:	f000 fd9d 	bl	8006068 <osSemaphoreCreate>
 800552e:	4603      	mov	r3, r0
 8005530:	4a60      	ldr	r2, [pc, #384]	@ (80056b4 <low_level_init+0x2c4>)
 8005532:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 8005534:	4b5e      	ldr	r3, [pc, #376]	@ (80056b0 <low_level_init+0x2c0>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2100      	movs	r1, #0
 800553a:	4618      	mov	r0, r3
 800553c:	f000 fdc6 	bl	80060cc <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 8005540:	4b5c      	ldr	r3, [pc, #368]	@ (80056b4 <low_level_init+0x2c4>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2100      	movs	r1, #0
 8005546:	4618      	mov	r0, r3
 8005548:	f000 fdc0 	bl	80060cc <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800554c:	4b5a      	ldr	r3, [pc, #360]	@ (80056b8 <low_level_init+0x2c8>)
 800554e:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8005552:	461d      	mov	r5, r3
 8005554:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005556:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005558:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800555c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8005560:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005564:	6879      	ldr	r1, [r7, #4]
 8005566:	4618      	mov	r0, r3
 8005568:	f000 fc75 	bl	8005e56 <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800556c:	4953      	ldr	r1, [pc, #332]	@ (80056bc <low_level_init+0x2cc>)
 800556e:	4854      	ldr	r0, [pc, #336]	@ (80056c0 <low_level_init+0x2d0>)
 8005570:	f7fc f867 	bl	8001642 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8005574:	4852      	ldr	r0, [pc, #328]	@ (80056c0 <low_level_init+0x2d0>)
 8005576:	f7fc f896 	bl	80016a6 <LAN8742_Init>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d006      	beq.n	800558e <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f006 f9cb 	bl	800b91c <netif_set_link_down>
    netif_set_down(netif);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f006 f962 	bl	800b850 <netif_set_down>
 800558c:	e081      	b.n	8005692 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800558e:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8005592:	2b00      	cmp	r3, #0
 8005594:	d165      	bne.n	8005662 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8005596:	484a      	ldr	r0, [pc, #296]	@ (80056c0 <low_level_init+0x2d0>)
 8005598:	f7fc f8d2 	bl	8001740 <LAN8742_GetLinkState>
 800559c:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 80055a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	dc06      	bgt.n	80055b6 <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f006 f9b7 	bl	800b91c <netif_set_link_down>
      netif_set_down(netif);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f006 f94e 	bl	800b850 <netif_set_down>
 80055b4:	e057      	b.n	8005666 <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 80055b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80055ba:	3b02      	subs	r3, #2
 80055bc:	2b03      	cmp	r3, #3
 80055be:	d82b      	bhi.n	8005618 <low_level_init+0x228>
 80055c0:	a201      	add	r2, pc, #4	@ (adr r2, 80055c8 <low_level_init+0x1d8>)
 80055c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c6:	bf00      	nop
 80055c8:	080055d9 	.word	0x080055d9
 80055cc:	080055eb 	.word	0x080055eb
 80055d0:	080055fb 	.word	0x080055fb
 80055d4:	0800560b 	.word	0x0800560b
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 80055d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80055dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 80055e0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80055e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 80055e8:	e01f      	b.n	800562a <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 80055ea:	2300      	movs	r3, #0
 80055ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 80055f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80055f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 80055f8:	e017      	b.n	800562a <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 80055fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80055fe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8005602:	2300      	movs	r3, #0
 8005604:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8005608:	e00f      	b.n	800562a <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800560a:	2300      	movs	r3, #0
 800560c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8005610:	2300      	movs	r3, #0
 8005612:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8005616:	e008      	b.n	800562a <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8005618:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800561c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8005620:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005624:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8005628:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800562a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800562e:	4619      	mov	r1, r3
 8005630:	4819      	ldr	r0, [pc, #100]	@ (8005698 <low_level_init+0x2a8>)
 8005632:	f7fd fddb 	bl	80031ec <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8005636:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800563a:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 800563c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005640:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8005642:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005646:	4619      	mov	r1, r3
 8005648:	4813      	ldr	r0, [pc, #76]	@ (8005698 <low_level_init+0x2a8>)
 800564a:	f7fd fec6 	bl	80033da <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800564e:	4812      	ldr	r0, [pc, #72]	@ (8005698 <low_level_init+0x2a8>)
 8005650:	f7fd f97e 	bl	8002950 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f006 f88f 	bl	800b778 <netif_set_up>
    netif_set_link_up(netif);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f006 f92a 	bl	800b8b4 <netif_set_link_up>
 8005660:	e001      	b.n	8005666 <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 8005662:	f7fb fd59 	bl	8001118 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 8005666:	f7fc f943 	bl	80018f0 <HAL_GetREVID>
 800566a:	4603      	mov	r3, r0
 800566c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005670:	d10f      	bne.n	8005692 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 8005672:	4b14      	ldr	r3, [pc, #80]	@ (80056c4 <low_level_init+0x2d4>)
 8005674:	f107 040c 	add.w	r4, r7, #12
 8005678:	461d      	mov	r5, r3
 800567a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800567c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800567e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005682:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 8005686:	f107 030c 	add.w	r3, r7, #12
 800568a:	2100      	movs	r1, #0
 800568c:	4618      	mov	r0, r3
 800568e:	f000 fbe2 	bl	8005e56 <osThreadCreate>
  }
}
 8005692:	37d0      	adds	r7, #208	@ 0xd0
 8005694:	46bd      	mov	sp, r7
 8005696:	bdb0      	pop	{r4, r5, r7, pc}
 8005698:	20005e88 	.word	0x20005e88
 800569c:	40028000 	.word	0x40028000
 80056a0:	20000128 	.word	0x20000128
 80056a4:	20000088 	.word	0x20000088
 80056a8:	20005f38 	.word	0x20005f38
 80056ac:	08012e78 	.word	0x08012e78
 80056b0:	20005e80 	.word	0x20005e80
 80056b4:	20005e84 	.word	0x20005e84
 80056b8:	08010de4 	.word	0x08010de4
 80056bc:	20000010 	.word	0x20000010
 80056c0:	20005f70 	.word	0x20005f70
 80056c4:	08010e10 	.word	0x08010e10

080056c8 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b092      	sub	sp, #72	@ 0x48
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 80056d6:	2300      	movs	r3, #0
 80056d8:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 80056da:	2300      	movs	r3, #0
 80056dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 80056e0:	f107 030c 	add.w	r3, r7, #12
 80056e4:	2230      	movs	r2, #48	@ 0x30
 80056e6:	2100      	movs	r1, #0
 80056e8:	4618      	mov	r0, r3
 80056ea:	f00a fc98 	bl	801001e <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 80056ee:	f107 030c 	add.w	r3, r7, #12
 80056f2:	2230      	movs	r2, #48	@ 0x30
 80056f4:	2100      	movs	r1, #0
 80056f6:	4618      	mov	r0, r3
 80056f8:	f00a fc91 	bl	801001e <memset>

  for(q = p; q != NULL; q = q->next)
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8005700:	e045      	b.n	800578e <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8005702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005704:	2b03      	cmp	r3, #3
 8005706:	d902      	bls.n	800570e <low_level_output+0x46>
      return ERR_IF;
 8005708:	f06f 030b 	mvn.w	r3, #11
 800570c:	e06c      	b.n	80057e8 <low_level_output+0x120>

    Txbuffer[i].buffer = q->payload;
 800570e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005710:	6859      	ldr	r1, [r3, #4]
 8005712:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005714:	4613      	mov	r3, r2
 8005716:	005b      	lsls	r3, r3, #1
 8005718:	4413      	add	r3, r2
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	3348      	adds	r3, #72	@ 0x48
 800571e:	443b      	add	r3, r7
 8005720:	3b3c      	subs	r3, #60	@ 0x3c
 8005722:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8005724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005726:	895b      	ldrh	r3, [r3, #10]
 8005728:	4619      	mov	r1, r3
 800572a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800572c:	4613      	mov	r3, r2
 800572e:	005b      	lsls	r3, r3, #1
 8005730:	4413      	add	r3, r2
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	3348      	adds	r3, #72	@ 0x48
 8005736:	443b      	add	r3, r7
 8005738:	3b38      	subs	r3, #56	@ 0x38
 800573a:	6019      	str	r1, [r3, #0]

    if(i>0)
 800573c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800573e:	2b00      	cmp	r3, #0
 8005740:	d011      	beq.n	8005766 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8005742:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005744:	1e5a      	subs	r2, r3, #1
 8005746:	f107 000c 	add.w	r0, r7, #12
 800574a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800574c:	460b      	mov	r3, r1
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	440b      	add	r3, r1
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	18c1      	adds	r1, r0, r3
 8005756:	4613      	mov	r3, r2
 8005758:	005b      	lsls	r3, r3, #1
 800575a:	4413      	add	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	3348      	adds	r3, #72	@ 0x48
 8005760:	443b      	add	r3, r7
 8005762:	3b34      	subs	r3, #52	@ 0x34
 8005764:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8005766:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d109      	bne.n	8005782 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800576e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005770:	4613      	mov	r3, r2
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	4413      	add	r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	3348      	adds	r3, #72	@ 0x48
 800577a:	443b      	add	r3, r7
 800577c:	3b34      	subs	r3, #52	@ 0x34
 800577e:	2200      	movs	r2, #0
 8005780:	601a      	str	r2, [r3, #0]
    }

    i++;
 8005782:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005784:	3301      	adds	r3, #1
 8005786:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8005788:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	643b      	str	r3, [r7, #64]	@ 0x40
 800578e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1b6      	bne.n	8005702 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	891b      	ldrh	r3, [r3, #8]
 8005798:	461a      	mov	r2, r3
 800579a:	4b15      	ldr	r3, [pc, #84]	@ (80057f0 <low_level_output+0x128>)
 800579c:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800579e:	4a14      	ldr	r2, [pc, #80]	@ (80057f0 <low_level_output+0x128>)
 80057a0:	f107 030c 	add.w	r3, r7, #12
 80057a4:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 80057a6:	4a12      	ldr	r2, [pc, #72]	@ (80057f0 <low_level_output+0x128>)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 80057ac:	6838      	ldr	r0, [r7, #0]
 80057ae:	f006 fcdd 	bl	800c16c <pbuf_ref>

  if (HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK) {
 80057b2:	490f      	ldr	r1, [pc, #60]	@ (80057f0 <low_level_output+0x128>)
 80057b4:	480f      	ldr	r0, [pc, #60]	@ (80057f4 <low_level_output+0x12c>)
 80057b6:	f7fd f9bb 	bl	8002b30 <HAL_ETH_Transmit_IT>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10e      	bne.n	80057de <low_level_output+0x116>
    while(osSemaphoreWait(TxPktSemaphore, TIME_WAITING_FOR_INPUT)!=osOK)
 80057c0:	bf00      	nop
 80057c2:	4b0d      	ldr	r3, [pc, #52]	@ (80057f8 <low_level_output+0x130>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f04f 31ff 	mov.w	r1, #4294967295
 80057ca:	4618      	mov	r0, r3
 80057cc:	f000 fc7e 	bl	80060cc <osSemaphoreWait>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1f5      	bne.n	80057c2 <low_level_output+0xfa>

    {
    }

    HAL_ETH_ReleaseTxPacket(&heth);
 80057d6:	4807      	ldr	r0, [pc, #28]	@ (80057f4 <low_level_output+0x12c>)
 80057d8:	f7fd fb4a 	bl	8002e70 <HAL_ETH_ReleaseTxPacket>
 80057dc:	e002      	b.n	80057e4 <low_level_output+0x11c>
  } else {
    pbuf_free(p);
 80057de:	6838      	ldr	r0, [r7, #0]
 80057e0:	f006 fc1e 	bl	800c020 <pbuf_free>
  }

  return errval;
 80057e4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3748      	adds	r7, #72	@ 0x48
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	20005f38 	.word	0x20005f38
 80057f4:	20005e88 	.word	0x20005e88
 80057f8:	20005e84 	.word	0x20005e84

080057fc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8005804:	2300      	movs	r3, #0
 8005806:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8005808:	4b07      	ldr	r3, [pc, #28]	@ (8005828 <low_level_input+0x2c>)
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d105      	bne.n	800581c <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8005810:	f107 030c 	add.w	r3, r7, #12
 8005814:	4619      	mov	r1, r3
 8005816:	4805      	ldr	r0, [pc, #20]	@ (800582c <low_level_input+0x30>)
 8005818:	f7fd f9e6 	bl	8002be8 <HAL_ETH_ReadData>
  }

  return p;
 800581c:	68fb      	ldr	r3, [r7, #12]
}
 800581e:	4618      	mov	r0, r3
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	20005e7c 	.word	0x20005e7c
 800582c:	20005e88 	.word	0x20005e88

08005830 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8005838:	2300      	movs	r3, #0
 800583a:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8005840:	4b0f      	ldr	r3, [pc, #60]	@ (8005880 <ethernetif_input+0x50>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f04f 31ff 	mov.w	r1, #4294967295
 8005848:	4618      	mov	r0, r3
 800584a:	f000 fc3f 	bl	80060cc <osSemaphoreWait>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1f5      	bne.n	8005840 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8005854:	68b8      	ldr	r0, [r7, #8]
 8005856:	f7ff ffd1 	bl	80057fc <low_level_input>
 800585a:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d00a      	beq.n	8005878 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	68b9      	ldr	r1, [r7, #8]
 8005868:	68f8      	ldr	r0, [r7, #12]
 800586a:	4798      	blx	r3
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d002      	beq.n	8005878 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	f006 fbd4 	bl	800c020 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1ea      	bne.n	8005854 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800587e:	e7df      	b.n	8005840 <ethernetif_input+0x10>
 8005880:	20005e80 	.word	0x20005e80

08005884 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d106      	bne.n	80058a0 <ethernetif_init+0x1c>
 8005892:	4b0e      	ldr	r3, [pc, #56]	@ (80058cc <ethernetif_init+0x48>)
 8005894:	f240 2207 	movw	r2, #519	@ 0x207
 8005898:	490d      	ldr	r1, [pc, #52]	@ (80058d0 <ethernetif_init+0x4c>)
 800589a:	480e      	ldr	r0, [pc, #56]	@ (80058d4 <ethernetif_init+0x50>)
 800589c:	f00a fb5a 	bl	800ff54 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2273      	movs	r2, #115	@ 0x73
 80058a4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2274      	movs	r2, #116	@ 0x74
 80058ac:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a09      	ldr	r2, [pc, #36]	@ (80058d8 <ethernetif_init+0x54>)
 80058b4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a08      	ldr	r2, [pc, #32]	@ (80058dc <ethernetif_init+0x58>)
 80058ba:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f7ff fd97 	bl	80053f0 <low_level_init>

  return ERR_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3708      	adds	r7, #8
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	08010e2c 	.word	0x08010e2c
 80058d0:	08010e48 	.word	0x08010e48
 80058d4:	08010e58 	.word	0x08010e58
 80058d8:	0800da95 	.word	0x0800da95
 80058dc:	080056c9 	.word	0x080056c9

080058e0 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80058ec:	68f9      	ldr	r1, [r7, #12]
 80058ee:	4809      	ldr	r0, [pc, #36]	@ (8005914 <pbuf_free_custom+0x34>)
 80058f0:	f005 fd2e 	bl	800b350 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 80058f4:	4b08      	ldr	r3, [pc, #32]	@ (8005918 <pbuf_free_custom+0x38>)
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d107      	bne.n	800590c <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 80058fc:	4b06      	ldr	r3, [pc, #24]	@ (8005918 <pbuf_free_custom+0x38>)
 80058fe:	2200      	movs	r2, #0
 8005900:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8005902:	4b06      	ldr	r3, [pc, #24]	@ (800591c <pbuf_free_custom+0x3c>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4618      	mov	r0, r3
 8005908:	f000 fc2e 	bl	8006168 <osSemaphoreRelease>
  }
}
 800590c:	bf00      	nop
 800590e:	3710      	adds	r7, #16
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	08012e78 	.word	0x08012e78
 8005918:	20005e7c 	.word	0x20005e7c
 800591c:	20005e80 	.word	0x20005e80

08005920 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005924:	f7fb ffb4 	bl	8001890 <HAL_GetTick>
 8005928:	4603      	mov	r3, r0
}
 800592a:	4618      	mov	r0, r3
 800592c:	bd80      	pop	{r7, pc}
	...

08005930 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b08e      	sub	sp, #56	@ 0x38
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005938:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800593c:	2200      	movs	r2, #0
 800593e:	601a      	str	r2, [r3, #0]
 8005940:	605a      	str	r2, [r3, #4]
 8005942:	609a      	str	r2, [r3, #8]
 8005944:	60da      	str	r2, [r3, #12]
 8005946:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a52      	ldr	r2, [pc, #328]	@ (8005a98 <HAL_ETH_MspInit+0x168>)
 800594e:	4293      	cmp	r3, r2
 8005950:	f040 809e 	bne.w	8005a90 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8005954:	4b51      	ldr	r3, [pc, #324]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 8005956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005958:	4a50      	ldr	r2, [pc, #320]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 800595a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800595e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005960:	4b4e      	ldr	r3, [pc, #312]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 8005962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005968:	623b      	str	r3, [r7, #32]
 800596a:	6a3b      	ldr	r3, [r7, #32]
 800596c:	4b4b      	ldr	r3, [pc, #300]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 800596e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005970:	4a4a      	ldr	r2, [pc, #296]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 8005972:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005976:	6313      	str	r3, [r2, #48]	@ 0x30
 8005978:	4b48      	ldr	r3, [pc, #288]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 800597a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005980:	61fb      	str	r3, [r7, #28]
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	4b45      	ldr	r3, [pc, #276]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 8005986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005988:	4a44      	ldr	r2, [pc, #272]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 800598a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800598e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005990:	4b42      	ldr	r3, [pc, #264]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 8005992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005994:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005998:	61bb      	str	r3, [r7, #24]
 800599a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800599c:	4b3f      	ldr	r3, [pc, #252]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 800599e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059a0:	4a3e      	ldr	r2, [pc, #248]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059a2:	f043 0304 	orr.w	r3, r3, #4
 80059a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80059a8:	4b3c      	ldr	r3, [pc, #240]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	617b      	str	r3, [r7, #20]
 80059b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059b4:	4b39      	ldr	r3, [pc, #228]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b8:	4a38      	ldr	r2, [pc, #224]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059ba:	f043 0301 	orr.w	r3, r3, #1
 80059be:	6313      	str	r3, [r2, #48]	@ 0x30
 80059c0:	4b36      	ldr	r3, [pc, #216]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	613b      	str	r3, [r7, #16]
 80059ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059cc:	4b33      	ldr	r3, [pc, #204]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d0:	4a32      	ldr	r2, [pc, #200]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059d2:	f043 0302 	orr.w	r3, r3, #2
 80059d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80059d8:	4b30      	ldr	r3, [pc, #192]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059dc:	f003 0302 	and.w	r3, r3, #2
 80059e0:	60fb      	str	r3, [r7, #12]
 80059e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80059e4:	4b2d      	ldr	r3, [pc, #180]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e8:	4a2c      	ldr	r2, [pc, #176]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80059f0:	4b2a      	ldr	r3, [pc, #168]	@ (8005a9c <HAL_ETH_MspInit+0x16c>)
 80059f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f8:	60bb      	str	r3, [r7, #8]
 80059fa:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80059fc:	2332      	movs	r3, #50	@ 0x32
 80059fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a00:	2302      	movs	r3, #2
 8005a02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a04:	2300      	movs	r3, #0
 8005a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005a0c:	230b      	movs	r3, #11
 8005a0e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a14:	4619      	mov	r1, r3
 8005a16:	4822      	ldr	r0, [pc, #136]	@ (8005aa0 <HAL_ETH_MspInit+0x170>)
 8005a18:	f7fe f968 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8005a1c:	2386      	movs	r3, #134	@ 0x86
 8005a1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a20:	2302      	movs	r3, #2
 8005a22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a24:	2300      	movs	r3, #0
 8005a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005a2c:	230b      	movs	r3, #11
 8005a2e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a34:	4619      	mov	r1, r3
 8005a36:	481b      	ldr	r0, [pc, #108]	@ (8005aa4 <HAL_ETH_MspInit+0x174>)
 8005a38:	f7fe f958 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|RMII_TXD0_Pin|RMII_TXD1_Pin;
 8005a3c:	f243 0301 	movw	r3, #12289	@ 0x3001
 8005a40:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a42:	2302      	movs	r3, #2
 8005a44:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a46:	2300      	movs	r3, #0
 8005a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005a4e:	230b      	movs	r3, #11
 8005a50:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a56:	4619      	mov	r1, r3
 8005a58:	4813      	ldr	r0, [pc, #76]	@ (8005aa8 <HAL_ETH_MspInit+0x178>)
 8005a5a:	f7fe f947 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin;
 8005a5e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005a62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a64:	2302      	movs	r3, #2
 8005a66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005a70:	230b      	movs	r3, #11
 8005a72:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TX_EN_GPIO_Port, &GPIO_InitStruct);
 8005a74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a78:	4619      	mov	r1, r3
 8005a7a:	480c      	ldr	r0, [pc, #48]	@ (8005aac <HAL_ETH_MspInit+0x17c>)
 8005a7c:	f7fe f936 	bl	8003cec <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8005a80:	2200      	movs	r2, #0
 8005a82:	2105      	movs	r1, #5
 8005a84:	203d      	movs	r0, #61	@ 0x3d
 8005a86:	f7fc fe9f 	bl	80027c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8005a8a:	203d      	movs	r0, #61	@ 0x3d
 8005a8c:	f7fc feb8 	bl	8002800 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8005a90:	bf00      	nop
 8005a92:	3738      	adds	r7, #56	@ 0x38
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	40028000 	.word	0x40028000
 8005a9c:	40023800 	.word	0x40023800
 8005aa0:	40020800 	.word	0x40020800
 8005aa4:	40020000 	.word	0x40020000
 8005aa8:	40020400 	.word	0x40020400
 8005aac:	40021800 	.word	0x40021800

08005ab0 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8005ab4:	4802      	ldr	r0, [pc, #8]	@ (8005ac0 <ETH_PHY_IO_Init+0x10>)
 8005ab6:	f7fd fcab 	bl	8003410 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	20005e88 	.word	0x20005e88

08005ac4 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	af00      	add	r7, sp, #0
  return 0;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	68f9      	ldr	r1, [r7, #12]
 8005ae6:	4807      	ldr	r0, [pc, #28]	@ (8005b04 <ETH_PHY_IO_ReadReg+0x30>)
 8005ae8:	f7fd faec 	bl	80030c4 <HAL_ETH_ReadPHYRegister>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8005af2:	f04f 33ff 	mov.w	r3, #4294967295
 8005af6:	e000      	b.n	8005afa <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	20005e88 	.word	0x20005e88

08005b08 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	68f9      	ldr	r1, [r7, #12]
 8005b1a:	4807      	ldr	r0, [pc, #28]	@ (8005b38 <ETH_PHY_IO_WriteReg+0x30>)
 8005b1c:	f7fd fb1d 	bl	800315a <HAL_ETH_WritePHYRegister>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d002      	beq.n	8005b2c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8005b26:	f04f 33ff 	mov.w	r3, #4294967295
 8005b2a:	e000      	b.n	8005b2e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20005e88 	.word	0x20005e88

08005b3c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	af00      	add	r7, sp, #0
	HAL_Delay(600);
 8005b40:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8005b44:	f7fb feb0 	bl	80018a8 <HAL_Delay>
  return HAL_GetTick();
 8005b48:	f7fb fea2 	bl	8001890 <HAL_GetTick>
 8005b4c:	4603      	mov	r3, r0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	bd80      	pop	{r7, pc}
	...

08005b54 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b0a0      	sub	sp, #128	@ 0x80
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8005b5c:	f107 0308 	add.w	r3, r7, #8
 8005b60:	2264      	movs	r2, #100	@ 0x64
 8005b62:	2100      	movs	r1, #0
 8005b64:	4618      	mov	r0, r3
 8005b66:	f00a fa5a 	bl	801001e <memset>
  int32_t PHYLinkState = 0;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b72:	2300      	movs	r3, #0
 8005b74:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b76:	2300      	movs	r3, #0
 8005b78:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8005b7e:	483a      	ldr	r0, [pc, #232]	@ (8005c68 <ethernet_link_thread+0x114>)
 8005b80:	f7fb fdde 	bl	8001740 <LAN8742_GetLinkState>
 8005b84:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8005b86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b88:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005b8c:	089b      	lsrs	r3, r3, #2
 8005b8e:	f003 0301 	and.w	r3, r3, #1
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d00c      	beq.n	8005bb2 <ethernet_link_thread+0x5e>
 8005b98:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	dc09      	bgt.n	8005bb2 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8005b9e:	4833      	ldr	r0, [pc, #204]	@ (8005c6c <ethernet_link_thread+0x118>)
 8005ba0:	f7fc ff46 	bl	8002a30 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8005ba4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005ba6:	f005 fe53 	bl	800b850 <netif_set_down>
    netif_set_link_down(netif);
 8005baa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005bac:	f005 feb6 	bl	800b91c <netif_set_link_down>
 8005bb0:	e055      	b.n	8005c5e <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8005bb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bb4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005bb8:	f003 0304 	and.w	r3, r3, #4
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d14e      	bne.n	8005c5e <ethernet_link_thread+0x10a>
 8005bc0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	dd4b      	ble.n	8005c5e <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 8005bc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005bc8:	3b02      	subs	r3, #2
 8005bca:	2b03      	cmp	r3, #3
 8005bcc:	d82a      	bhi.n	8005c24 <ethernet_link_thread+0xd0>
 8005bce:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd4 <ethernet_link_thread+0x80>)
 8005bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bd4:	08005be5 	.word	0x08005be5
 8005bd8:	08005bf7 	.word	0x08005bf7
 8005bdc:	08005c07 	.word	0x08005c07
 8005be0:	08005c17 	.word	0x08005c17
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8005be4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005be8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8005bea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005bee:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005bf4:	e017      	b.n	8005c26 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8005bfa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005bfe:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005c00:	2301      	movs	r3, #1
 8005c02:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005c04:	e00f      	b.n	8005c26 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8005c06:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005c0a:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005c10:	2301      	movs	r3, #1
 8005c12:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005c14:	e007      	b.n	8005c26 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8005c16:	2300      	movs	r3, #0
 8005c18:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005c22:	e000      	b.n	8005c26 <ethernet_link_thread+0xd2>
    default:
      break;
 8005c24:	bf00      	nop
    }

    if(linkchanged)
 8005c26:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d018      	beq.n	8005c5e <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8005c2c:	f107 0308 	add.w	r3, r7, #8
 8005c30:	4619      	mov	r1, r3
 8005c32:	480e      	ldr	r0, [pc, #56]	@ (8005c6c <ethernet_link_thread+0x118>)
 8005c34:	f7fd fada 	bl	80031ec <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8005c38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c3a:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8005c3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c3e:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8005c40:	f107 0308 	add.w	r3, r7, #8
 8005c44:	4619      	mov	r1, r3
 8005c46:	4809      	ldr	r0, [pc, #36]	@ (8005c6c <ethernet_link_thread+0x118>)
 8005c48:	f7fd fbc7 	bl	80033da <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8005c4c:	4807      	ldr	r0, [pc, #28]	@ (8005c6c <ethernet_link_thread+0x118>)
 8005c4e:	f7fc fe7f 	bl	8002950 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8005c52:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005c54:	f005 fd90 	bl	800b778 <netif_set_up>
      netif_set_link_up(netif);
 8005c58:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005c5a:	f005 fe2b 	bl	800b8b4 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8005c5e:	2064      	movs	r0, #100	@ 0x64
 8005c60:	f000 f951 	bl	8005f06 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8005c64:	e78b      	b.n	8005b7e <ethernet_link_thread+0x2a>
 8005c66:	bf00      	nop
 8005c68:	20005f70 	.word	0x20005f70
 8005c6c:	20005e88 	.word	0x20005e88

08005c70 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b086      	sub	sp, #24
 8005c74:	af02      	add	r7, sp, #8
 8005c76:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8005c78:	4812      	ldr	r0, [pc, #72]	@ (8005cc4 <HAL_ETH_RxAllocateCallback+0x54>)
 8005c7a:	f005 faf5 	bl	800b268 <memp_malloc_pool>
 8005c7e:	60f8      	str	r0, [r7, #12]
  if (p)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d014      	beq.n	8005cb0 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f103 0220 	add.w	r2, r3, #32
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	4a0d      	ldr	r2, [pc, #52]	@ (8005cc8 <HAL_ETH_RxAllocateCallback+0x58>)
 8005c94:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8005c9e:	9201      	str	r2, [sp, #4]
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2241      	movs	r2, #65	@ 0x41
 8005ca6:	2100      	movs	r1, #0
 8005ca8:	2000      	movs	r0, #0
 8005caa:	f005 ffff 	bl	800bcac <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8005cae:	e005      	b.n	8005cbc <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8005cb0:	4b06      	ldr	r3, [pc, #24]	@ (8005ccc <HAL_ETH_RxAllocateCallback+0x5c>)
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	601a      	str	r2, [r3, #0]
}
 8005cbc:	bf00      	nop
 8005cbe:	3710      	adds	r7, #16
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	08012e78 	.word	0x08012e78
 8005cc8:	080058e1 	.word	0x080058e1
 8005ccc:	20005e7c 	.word	0x20005e7c

08005cd0 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b088      	sub	sp, #32
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
 8005cdc:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	3b20      	subs	r3, #32
 8005cee:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	887a      	ldrh	r2, [r7, #2]
 8005d00:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d103      	bne.n	8005d12 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	69fa      	ldr	r2, [r7, #28]
 8005d0e:	601a      	str	r2, [r3, #0]
 8005d10:	e003      	b.n	8005d1a <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69fa      	ldr	r2, [r7, #28]
 8005d18:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	69fa      	ldr	r2, [r7, #28]
 8005d1e:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	61fb      	str	r3, [r7, #28]
 8005d26:	e009      	b.n	8005d3c <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	891a      	ldrh	r2, [r3, #8]
 8005d2c:	887b      	ldrh	r3, [r7, #2]
 8005d2e:	4413      	add	r3, r2
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	61fb      	str	r3, [r7, #28]
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1f2      	bne.n	8005d28 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8005d42:	887b      	ldrh	r3, [r7, #2]
 8005d44:	4619      	mov	r1, r3
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f7ff faee 	bl	8005328 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 8005d4c:	bf00      	nop
 8005d4e:	3720      	adds	r7, #32
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f006 f95f 	bl	800c020 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8005d62:	bf00      	nop
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
	...

08005d6c <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 8005d74:	4b15      	ldr	r3, [pc, #84]	@ (8005dcc <RMII_Thread+0x60>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d003      	beq.n	8005d88 <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 8005d80:	2000      	movs	r0, #0
 8005d82:	f000 f8b4 	bl	8005eee <osThreadTerminate>
 8005d86:	e7f5      	b.n	8005d74 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 8005d88:	4b10      	ldr	r3, [pc, #64]	@ (8005dcc <RMII_Thread+0x60>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8005d90:	2b0a      	cmp	r3, #10
 8005d92:	d916      	bls.n	8005dc2 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 8005d94:	4b0e      	ldr	r3, [pc, #56]	@ (8005dd0 <RMII_Thread+0x64>)
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	4a0d      	ldr	r2, [pc, #52]	@ (8005dd0 <RMII_Thread+0x64>)
 8005d9a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005d9e:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8005da0:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd0 <RMII_Thread+0x64>)
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	4a0a      	ldr	r2, [pc, #40]	@ (8005dd0 <RMII_Thread+0x64>)
 8005da6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005daa:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 8005dac:	4b07      	ldr	r3, [pc, #28]	@ (8005dcc <RMII_Thread+0x60>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8005db4:	4b05      	ldr	r3, [pc, #20]	@ (8005dcc <RMII_Thread+0x60>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f042 0201 	orr.w	r2, r2, #1
 8005dbc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005dc0:	e7d8      	b.n	8005d74 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 8005dc2:	20c8      	movs	r0, #200	@ 0xc8
 8005dc4:	f000 f89f 	bl	8005f06 <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 8005dc8:	e7d4      	b.n	8005d74 <RMII_Thread+0x8>
 8005dca:	bf00      	nop
 8005dcc:	20005e88 	.word	0x20005e88
 8005dd0:	40013800 	.word	0x40013800

08005dd4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	4603      	mov	r3, r0
 8005ddc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005dde:	2300      	movs	r3, #0
 8005de0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005de2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005de6:	2b84      	cmp	r3, #132	@ 0x84
 8005de8:	d005      	beq.n	8005df6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005dea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	4413      	add	r3, r2
 8005df2:	3303      	adds	r3, #3
 8005df4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005df6:	68fb      	ldr	r3, [r7, #12]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e0a:	f3ef 8305 	mrs	r3, IPSR
 8005e0e:	607b      	str	r3, [r7, #4]
  return(result);
 8005e10:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	bf14      	ite	ne
 8005e16:	2301      	movne	r3, #1
 8005e18:	2300      	moveq	r3, #0
 8005e1a:	b2db      	uxtb	r3, r3
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005e2c:	f001 fe34 	bl	8007a98 <vTaskStartScheduler>
  
  return osOK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8005e36:	b580      	push	{r7, lr}
 8005e38:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8005e3a:	f7ff ffe3 	bl	8005e04 <inHandlerMode>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d003      	beq.n	8005e4c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8005e44:	f001 ff4c 	bl	8007ce0 <xTaskGetTickCountFromISR>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	e002      	b.n	8005e52 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8005e4c:	f001 ff38 	bl	8007cc0 <xTaskGetTickCount>
 8005e50:	4603      	mov	r3, r0
  }
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005e56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e58:	b089      	sub	sp, #36	@ 0x24
 8005e5a:	af04      	add	r7, sp, #16
 8005e5c:	6078      	str	r0, [r7, #4]
 8005e5e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d020      	beq.n	8005eaa <osThreadCreate+0x54>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d01c      	beq.n	8005eaa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685c      	ldr	r4, [r3, #4]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	691e      	ldr	r6, [r3, #16]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7ff ffa6 	bl	8005dd4 <makeFreeRtosPriority>
 8005e88:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e92:	9202      	str	r2, [sp, #8]
 8005e94:	9301      	str	r3, [sp, #4]
 8005e96:	9100      	str	r1, [sp, #0]
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	4632      	mov	r2, r6
 8005e9c:	4629      	mov	r1, r5
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	f001 fb90 	bl	80075c4 <xTaskCreateStatic>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	60fb      	str	r3, [r7, #12]
 8005ea8:	e01c      	b.n	8005ee4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685c      	ldr	r4, [r3, #4]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005eb6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7ff ff88 	bl	8005dd4 <makeFreeRtosPriority>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	f107 030c 	add.w	r3, r7, #12
 8005eca:	9301      	str	r3, [sp, #4]
 8005ecc:	9200      	str	r2, [sp, #0]
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	4632      	mov	r2, r6
 8005ed2:	4629      	mov	r1, r5
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	f001 fbdb 	bl	8007690 <xTaskCreate>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d001      	beq.n	8005ee4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	e000      	b.n	8005ee6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3714      	adds	r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005eee <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b082      	sub	sp, #8
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f001 fd04 	bl	8007904 <vTaskDelete>
  return osOK;
 8005efc:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3708      	adds	r7, #8
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005f06:	b580      	push	{r7, lr}
 8005f08:	b084      	sub	sp, #16
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d001      	beq.n	8005f1c <osDelay+0x16>
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	e000      	b.n	8005f1e <osDelay+0x18>
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f001 fd82 	bl	8007a28 <vTaskDelay>
  
  return osOK;
 8005f24:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b082      	sub	sp, #8
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d007      	beq.n	8005f4e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	4619      	mov	r1, r3
 8005f44:	2001      	movs	r0, #1
 8005f46:	f000 fc9a 	bl	800687e <xQueueCreateMutexStatic>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	e003      	b.n	8005f56 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005f4e:	2001      	movs	r0, #1
 8005f50:	f000 fc7d 	bl	800684e <xQueueCreateMutex>
 8005f54:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
	...

08005f60 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <osMutexWait+0x18>
    return osErrorParameter;
 8005f74:	2380      	movs	r3, #128	@ 0x80
 8005f76:	e03a      	b.n	8005fee <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f82:	d103      	bne.n	8005f8c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8005f84:	f04f 33ff 	mov.w	r3, #4294967295
 8005f88:	60fb      	str	r3, [r7, #12]
 8005f8a:	e009      	b.n	8005fa0 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d006      	beq.n	8005fa0 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <osMutexWait+0x40>
      ticks = 1;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005fa0:	f7ff ff30 	bl	8005e04 <inHandlerMode>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d017      	beq.n	8005fda <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005faa:	f107 0308 	add.w	r3, r7, #8
 8005fae:	461a      	mov	r2, r3
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f001 f8c4 	bl	8007140 <xQueueReceiveFromISR>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d001      	beq.n	8005fc2 <osMutexWait+0x62>
      return osErrorOS;
 8005fbe:	23ff      	movs	r3, #255	@ 0xff
 8005fc0:	e015      	b.n	8005fee <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d011      	beq.n	8005fec <osMutexWait+0x8c>
 8005fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff8 <osMutexWait+0x98>)
 8005fca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	e008      	b.n	8005fec <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8005fda:	68f9      	ldr	r1, [r7, #12]
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 ff97 	bl	8006f10 <xQueueSemaphoreTake>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d001      	beq.n	8005fec <osMutexWait+0x8c>
    return osErrorOS;
 8005fe8:	23ff      	movs	r3, #255	@ 0xff
 8005fea:	e000      	b.n	8005fee <osMutexWait+0x8e>
  }
  
  return osOK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3710      	adds	r7, #16
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	e000ed04 	.word	0xe000ed04

08005ffc <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006004:	2300      	movs	r3, #0
 8006006:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006008:	2300      	movs	r3, #0
 800600a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800600c:	f7ff fefa 	bl	8005e04 <inHandlerMode>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d016      	beq.n	8006044 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006016:	f107 0308 	add.w	r3, r7, #8
 800601a:	4619      	mov	r1, r3
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 fdf6 	bl	8006c0e <xQueueGiveFromISR>
 8006022:	4603      	mov	r3, r0
 8006024:	2b01      	cmp	r3, #1
 8006026:	d001      	beq.n	800602c <osMutexRelease+0x30>
      return osErrorOS;
 8006028:	23ff      	movs	r3, #255	@ 0xff
 800602a:	e017      	b.n	800605c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d013      	beq.n	800605a <osMutexRelease+0x5e>
 8006032:	4b0c      	ldr	r3, [pc, #48]	@ (8006064 <osMutexRelease+0x68>)
 8006034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	f3bf 8f4f 	dsb	sy
 800603e:	f3bf 8f6f 	isb	sy
 8006042:	e00a      	b.n	800605a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8006044:	2300      	movs	r3, #0
 8006046:	2200      	movs	r2, #0
 8006048:	2100      	movs	r1, #0
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 fc32 	bl	80068b4 <xQueueGenericSend>
 8006050:	4603      	mov	r3, r0
 8006052:	2b01      	cmp	r3, #1
 8006054:	d001      	beq.n	800605a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8006056:	23ff      	movs	r3, #255	@ 0xff
 8006058:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800605a:	68fb      	ldr	r3, [r7, #12]
}
 800605c:	4618      	mov	r0, r3
 800605e:	3710      	adds	r7, #16
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	e000ed04 	.word	0xe000ed04

08006068 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006068:	b580      	push	{r7, lr}
 800606a:	b086      	sub	sp, #24
 800606c:	af02      	add	r7, sp, #8
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00f      	beq.n	800609a <osSemaphoreCreate+0x32>
    if (count == 1) {
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d10a      	bne.n	8006096 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	2203      	movs	r2, #3
 8006086:	9200      	str	r2, [sp, #0]
 8006088:	2200      	movs	r2, #0
 800608a:	2100      	movs	r1, #0
 800608c:	2001      	movs	r0, #1
 800608e:	f000 fadb 	bl	8006648 <xQueueGenericCreateStatic>
 8006092:	4603      	mov	r3, r0
 8006094:	e016      	b.n	80060c4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8006096:	2300      	movs	r3, #0
 8006098:	e014      	b.n	80060c4 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	2b01      	cmp	r3, #1
 800609e:	d110      	bne.n	80060c2 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80060a0:	2203      	movs	r2, #3
 80060a2:	2100      	movs	r1, #0
 80060a4:	2001      	movs	r0, #1
 80060a6:	f000 fb56 	bl	8006756 <xQueueGenericCreate>
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d005      	beq.n	80060be <osSemaphoreCreate+0x56>
 80060b2:	2300      	movs	r3, #0
 80060b4:	2200      	movs	r2, #0
 80060b6:	2100      	movs	r1, #0
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f000 fbfb 	bl	80068b4 <xQueueGenericSend>
      return sema;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	e000      	b.n	80060c4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80060c2:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80060d6:	2300      	movs	r3, #0
 80060d8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80060e0:	2380      	movs	r3, #128	@ 0x80
 80060e2:	e03a      	b.n	800615a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80060e4:	2300      	movs	r3, #0
 80060e6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ee:	d103      	bne.n	80060f8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80060f0:	f04f 33ff 	mov.w	r3, #4294967295
 80060f4:	60fb      	str	r3, [r7, #12]
 80060f6:	e009      	b.n	800610c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d006      	beq.n	800610c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <osSemaphoreWait+0x40>
      ticks = 1;
 8006108:	2301      	movs	r3, #1
 800610a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800610c:	f7ff fe7a 	bl	8005e04 <inHandlerMode>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d017      	beq.n	8006146 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006116:	f107 0308 	add.w	r3, r7, #8
 800611a:	461a      	mov	r2, r3
 800611c:	2100      	movs	r1, #0
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f001 f80e 	bl	8007140 <xQueueReceiveFromISR>
 8006124:	4603      	mov	r3, r0
 8006126:	2b01      	cmp	r3, #1
 8006128:	d001      	beq.n	800612e <osSemaphoreWait+0x62>
      return osErrorOS;
 800612a:	23ff      	movs	r3, #255	@ 0xff
 800612c:	e015      	b.n	800615a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d011      	beq.n	8006158 <osSemaphoreWait+0x8c>
 8006134:	4b0b      	ldr	r3, [pc, #44]	@ (8006164 <osSemaphoreWait+0x98>)
 8006136:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	f3bf 8f4f 	dsb	sy
 8006140:	f3bf 8f6f 	isb	sy
 8006144:	e008      	b.n	8006158 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006146:	68f9      	ldr	r1, [r7, #12]
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 fee1 	bl	8006f10 <xQueueSemaphoreTake>
 800614e:	4603      	mov	r3, r0
 8006150:	2b01      	cmp	r3, #1
 8006152:	d001      	beq.n	8006158 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8006154:	23ff      	movs	r3, #255	@ 0xff
 8006156:	e000      	b.n	800615a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3710      	adds	r7, #16
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	e000ed04 	.word	0xe000ed04

08006168 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006170:	2300      	movs	r3, #0
 8006172:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006174:	2300      	movs	r3, #0
 8006176:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006178:	f7ff fe44 	bl	8005e04 <inHandlerMode>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d016      	beq.n	80061b0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006182:	f107 0308 	add.w	r3, r7, #8
 8006186:	4619      	mov	r1, r3
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f000 fd40 	bl	8006c0e <xQueueGiveFromISR>
 800618e:	4603      	mov	r3, r0
 8006190:	2b01      	cmp	r3, #1
 8006192:	d001      	beq.n	8006198 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8006194:	23ff      	movs	r3, #255	@ 0xff
 8006196:	e017      	b.n	80061c8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d013      	beq.n	80061c6 <osSemaphoreRelease+0x5e>
 800619e:	4b0c      	ldr	r3, [pc, #48]	@ (80061d0 <osSemaphoreRelease+0x68>)
 80061a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	f3bf 8f4f 	dsb	sy
 80061aa:	f3bf 8f6f 	isb	sy
 80061ae:	e00a      	b.n	80061c6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80061b0:	2300      	movs	r3, #0
 80061b2:	2200      	movs	r2, #0
 80061b4:	2100      	movs	r1, #0
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 fb7c 	bl	80068b4 <xQueueGenericSend>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d001      	beq.n	80061c6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80061c2:	23ff      	movs	r3, #255	@ 0xff
 80061c4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80061c6:	68fb      	ldr	r3, [r7, #12]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3710      	adds	r7, #16
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	e000ed04 	.word	0xe000ed04

080061d4 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80061dc:	f7ff fe12 	bl	8005e04 <inHandlerMode>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d001      	beq.n	80061ea <osSemaphoreDelete+0x16>
    return osErrorISR;
 80061e6:	2382      	movs	r3, #130	@ 0x82
 80061e8:	e003      	b.n	80061f2 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f001 f872 	bl	80072d4 <vQueueDelete>

  return osOK; 
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80061fa:	b590      	push	{r4, r7, lr}
 80061fc:	b085      	sub	sp, #20
 80061fe:	af02      	add	r7, sp, #8
 8006200:	6078      	str	r0, [r7, #4]
 8006202:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d011      	beq.n	8006230 <osMessageCreate+0x36>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00d      	beq.n	8006230 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6818      	ldr	r0, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6859      	ldr	r1, [r3, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689a      	ldr	r2, [r3, #8]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	2400      	movs	r4, #0
 8006226:	9400      	str	r4, [sp, #0]
 8006228:	f000 fa0e 	bl	8006648 <xQueueGenericCreateStatic>
 800622c:	4603      	mov	r3, r0
 800622e:	e008      	b.n	8006242 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6818      	ldr	r0, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	4619      	mov	r1, r3
 800623c:	f000 fa8b 	bl	8006756 <xQueueGenericCreate>
 8006240:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006242:	4618      	mov	r0, r3
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	bd90      	pop	{r4, r7, pc}
	...

0800624c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b086      	sub	sp, #24
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006258:	2300      	movs	r3, #0
 800625a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <osMessagePut+0x1e>
    ticks = 1;
 8006266:	2301      	movs	r3, #1
 8006268:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800626a:	f7ff fdcb 	bl	8005e04 <inHandlerMode>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d018      	beq.n	80062a6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006274:	f107 0210 	add.w	r2, r7, #16
 8006278:	f107 0108 	add.w	r1, r7, #8
 800627c:	2300      	movs	r3, #0
 800627e:	68f8      	ldr	r0, [r7, #12]
 8006280:	f000 fc22 	bl	8006ac8 <xQueueGenericSendFromISR>
 8006284:	4603      	mov	r3, r0
 8006286:	2b01      	cmp	r3, #1
 8006288:	d001      	beq.n	800628e <osMessagePut+0x42>
      return osErrorOS;
 800628a:	23ff      	movs	r3, #255	@ 0xff
 800628c:	e018      	b.n	80062c0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d014      	beq.n	80062be <osMessagePut+0x72>
 8006294:	4b0c      	ldr	r3, [pc, #48]	@ (80062c8 <osMessagePut+0x7c>)
 8006296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800629a:	601a      	str	r2, [r3, #0]
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	e00b      	b.n	80062be <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80062a6:	f107 0108 	add.w	r1, r7, #8
 80062aa:	2300      	movs	r3, #0
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	68f8      	ldr	r0, [r7, #12]
 80062b0:	f000 fb00 	bl	80068b4 <xQueueGenericSend>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d001      	beq.n	80062be <osMessagePut+0x72>
      return osErrorOS;
 80062ba:	23ff      	movs	r3, #255	@ 0xff
 80062bc:	e000      	b.n	80062c0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3718      	adds	r7, #24
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	e000ed04 	.word	0xe000ed04

080062cc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80062cc:	b590      	push	{r4, r7, lr}
 80062ce:	b08b      	sub	sp, #44	@ 0x2c
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80062dc:	2300      	movs	r3, #0
 80062de:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10a      	bne.n	80062fc <osMessageGet+0x30>
    event.status = osErrorParameter;
 80062e6:	2380      	movs	r3, #128	@ 0x80
 80062e8:	617b      	str	r3, [r7, #20]
    return event;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	461c      	mov	r4, r3
 80062ee:	f107 0314 	add.w	r3, r7, #20
 80062f2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80062f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80062fa:	e054      	b.n	80063a6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80062fc:	2300      	movs	r3, #0
 80062fe:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8006300:	2300      	movs	r3, #0
 8006302:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800630a:	d103      	bne.n	8006314 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800630c:	f04f 33ff 	mov.w	r3, #4294967295
 8006310:	627b      	str	r3, [r7, #36]	@ 0x24
 8006312:	e009      	b.n	8006328 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d006      	beq.n	8006328 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	2b00      	cmp	r3, #0
 8006322:	d101      	bne.n	8006328 <osMessageGet+0x5c>
      ticks = 1;
 8006324:	2301      	movs	r3, #1
 8006326:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006328:	f7ff fd6c 	bl	8005e04 <inHandlerMode>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d01c      	beq.n	800636c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8006332:	f107 0220 	add.w	r2, r7, #32
 8006336:	f107 0314 	add.w	r3, r7, #20
 800633a:	3304      	adds	r3, #4
 800633c:	4619      	mov	r1, r3
 800633e:	68b8      	ldr	r0, [r7, #8]
 8006340:	f000 fefe 	bl	8007140 <xQueueReceiveFromISR>
 8006344:	4603      	mov	r3, r0
 8006346:	2b01      	cmp	r3, #1
 8006348:	d102      	bne.n	8006350 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800634a:	2310      	movs	r3, #16
 800634c:	617b      	str	r3, [r7, #20]
 800634e:	e001      	b.n	8006354 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8006350:	2300      	movs	r3, #0
 8006352:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006354:	6a3b      	ldr	r3, [r7, #32]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d01d      	beq.n	8006396 <osMessageGet+0xca>
 800635a:	4b15      	ldr	r3, [pc, #84]	@ (80063b0 <osMessageGet+0xe4>)
 800635c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	e014      	b.n	8006396 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800636c:	f107 0314 	add.w	r3, r7, #20
 8006370:	3304      	adds	r3, #4
 8006372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006374:	4619      	mov	r1, r3
 8006376:	68b8      	ldr	r0, [r7, #8]
 8006378:	f000 fce2 	bl	8006d40 <xQueueReceive>
 800637c:	4603      	mov	r3, r0
 800637e:	2b01      	cmp	r3, #1
 8006380:	d102      	bne.n	8006388 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8006382:	2310      	movs	r3, #16
 8006384:	617b      	str	r3, [r7, #20]
 8006386:	e006      	b.n	8006396 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638a:	2b00      	cmp	r3, #0
 800638c:	d101      	bne.n	8006392 <osMessageGet+0xc6>
 800638e:	2300      	movs	r3, #0
 8006390:	e000      	b.n	8006394 <osMessageGet+0xc8>
 8006392:	2340      	movs	r3, #64	@ 0x40
 8006394:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	461c      	mov	r4, r3
 800639a:	f107 0314 	add.w	r3, r7, #20
 800639e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80063a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	372c      	adds	r7, #44	@ 0x2c
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd90      	pop	{r4, r7, pc}
 80063ae:	bf00      	nop
 80063b0:	e000ed04 	.word	0xe000ed04

080063b4 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80063bc:	f7ff fd22 	bl	8005e04 <inHandlerMode>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d004      	beq.n	80063d0 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 ff63 	bl	8007292 <uxQueueMessagesWaitingFromISR>
 80063cc:	4603      	mov	r3, r0
 80063ce:	e003      	b.n	80063d8 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 ff3d 	bl	8007250 <uxQueueMessagesWaiting>
 80063d6:	4603      	mov	r3, r0
  }
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b082      	sub	sp, #8
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80063e8:	f7ff fd0c 	bl	8005e04 <inHandlerMode>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d001      	beq.n	80063f6 <osMessageDelete+0x16>
    return osErrorISR;
 80063f2:	2382      	movs	r3, #130	@ 0x82
 80063f4:	e003      	b.n	80063fe <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 ff6c 	bl	80072d4 <vQueueDelete>

  return osOK; 
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3708      	adds	r7, #8
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006406:	b480      	push	{r7}
 8006408:	b083      	sub	sp, #12
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f103 0208 	add.w	r2, r3, #8
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f04f 32ff 	mov.w	r2, #4294967295
 800641e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f103 0208 	add.w	r2, r3, #8
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f103 0208 	add.w	r2, r3, #8
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800643a:	bf00      	nop
 800643c:	370c      	adds	r7, #12
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006446:	b480      	push	{r7}
 8006448:	b083      	sub	sp, #12
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	689a      	ldr	r2, [r3, #8]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	1c5a      	adds	r2, r3, #1
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	601a      	str	r2, [r3, #0]
}
 800649c:	bf00      	nop
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064be:	d103      	bne.n	80064c8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	60fb      	str	r3, [r7, #12]
 80064c6:	e00c      	b.n	80064e2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	3308      	adds	r3, #8
 80064cc:	60fb      	str	r3, [r7, #12]
 80064ce:	e002      	b.n	80064d6 <vListInsert+0x2e>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d2f6      	bcs.n	80064d0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	685a      	ldr	r2, [r3, #4]
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	683a      	ldr	r2, [r7, #0]
 80064f0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	683a      	ldr	r2, [r7, #0]
 80064fc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	1c5a      	adds	r2, r3, #1
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	601a      	str	r2, [r3, #0]
}
 800650e:	bf00      	nop
 8006510:	3714      	adds	r7, #20
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800651a:	b480      	push	{r7}
 800651c:	b085      	sub	sp, #20
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	6892      	ldr	r2, [r2, #8]
 8006530:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	6852      	ldr	r2, [r2, #4]
 800653a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	429a      	cmp	r2, r3
 8006544:	d103      	bne.n	800654e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	689a      	ldr	r2, [r3, #8]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	1e5a      	subs	r2, r3, #1
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
}
 8006562:	4618      	mov	r0, r3
 8006564:	3714      	adds	r7, #20
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
	...

08006570 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d10d      	bne.n	80065a0 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006588:	b672      	cpsid	i
 800658a:	f383 8811 	msr	BASEPRI, r3
 800658e:	f3bf 8f6f 	isb	sy
 8006592:	f3bf 8f4f 	dsb	sy
 8006596:	b662      	cpsie	i
 8006598:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800659a:	bf00      	nop
 800659c:	bf00      	nop
 800659e:	e7fd      	b.n	800659c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80065a0:	f002 fa0c 	bl	80089bc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ac:	68f9      	ldr	r1, [r7, #12]
 80065ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80065b0:	fb01 f303 	mul.w	r3, r1, r3
 80065b4:	441a      	add	r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065d0:	3b01      	subs	r3, #1
 80065d2:	68f9      	ldr	r1, [r7, #12]
 80065d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80065d6:	fb01 f303 	mul.w	r3, r1, r3
 80065da:	441a      	add	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	22ff      	movs	r2, #255	@ 0xff
 80065e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	22ff      	movs	r2, #255	@ 0xff
 80065ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d114      	bne.n	8006620 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d01a      	beq.n	8006634 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	3310      	adds	r3, #16
 8006602:	4618      	mov	r0, r3
 8006604:	f001 fcc0 	bl	8007f88 <xTaskRemoveFromEventList>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d012      	beq.n	8006634 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800660e:	4b0d      	ldr	r3, [pc, #52]	@ (8006644 <xQueueGenericReset+0xd4>)
 8006610:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006614:	601a      	str	r2, [r3, #0]
 8006616:	f3bf 8f4f 	dsb	sy
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	e009      	b.n	8006634 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	3310      	adds	r3, #16
 8006624:	4618      	mov	r0, r3
 8006626:	f7ff feee 	bl	8006406 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	3324      	adds	r3, #36	@ 0x24
 800662e:	4618      	mov	r0, r3
 8006630:	f7ff fee9 	bl	8006406 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006634:	f002 f9f8 	bl	8008a28 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006638:	2301      	movs	r3, #1
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	e000ed04 	.word	0xe000ed04

08006648 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006648:	b580      	push	{r7, lr}
 800664a:	b08e      	sub	sp, #56	@ 0x38
 800664c:	af02      	add	r7, sp, #8
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10d      	bne.n	8006678 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006660:	b672      	cpsid	i
 8006662:	f383 8811 	msr	BASEPRI, r3
 8006666:	f3bf 8f6f 	isb	sy
 800666a:	f3bf 8f4f 	dsb	sy
 800666e:	b662      	cpsie	i
 8006670:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006672:	bf00      	nop
 8006674:	bf00      	nop
 8006676:	e7fd      	b.n	8006674 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10d      	bne.n	800669a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006682:	b672      	cpsid	i
 8006684:	f383 8811 	msr	BASEPRI, r3
 8006688:	f3bf 8f6f 	isb	sy
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	b662      	cpsie	i
 8006692:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop
 8006698:	e7fd      	b.n	8006696 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d002      	beq.n	80066a6 <xQueueGenericCreateStatic+0x5e>
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d001      	beq.n	80066aa <xQueueGenericCreateStatic+0x62>
 80066a6:	2301      	movs	r3, #1
 80066a8:	e000      	b.n	80066ac <xQueueGenericCreateStatic+0x64>
 80066aa:	2300      	movs	r3, #0
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10d      	bne.n	80066cc <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80066b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b4:	b672      	cpsid	i
 80066b6:	f383 8811 	msr	BASEPRI, r3
 80066ba:	f3bf 8f6f 	isb	sy
 80066be:	f3bf 8f4f 	dsb	sy
 80066c2:	b662      	cpsie	i
 80066c4:	623b      	str	r3, [r7, #32]
}
 80066c6:	bf00      	nop
 80066c8:	bf00      	nop
 80066ca:	e7fd      	b.n	80066c8 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d102      	bne.n	80066d8 <xQueueGenericCreateStatic+0x90>
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d101      	bne.n	80066dc <xQueueGenericCreateStatic+0x94>
 80066d8:	2301      	movs	r3, #1
 80066da:	e000      	b.n	80066de <xQueueGenericCreateStatic+0x96>
 80066dc:	2300      	movs	r3, #0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d10d      	bne.n	80066fe <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80066e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e6:	b672      	cpsid	i
 80066e8:	f383 8811 	msr	BASEPRI, r3
 80066ec:	f3bf 8f6f 	isb	sy
 80066f0:	f3bf 8f4f 	dsb	sy
 80066f4:	b662      	cpsie	i
 80066f6:	61fb      	str	r3, [r7, #28]
}
 80066f8:	bf00      	nop
 80066fa:	bf00      	nop
 80066fc:	e7fd      	b.n	80066fa <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80066fe:	2348      	movs	r3, #72	@ 0x48
 8006700:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	2b48      	cmp	r3, #72	@ 0x48
 8006706:	d00d      	beq.n	8006724 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8006708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800670c:	b672      	cpsid	i
 800670e:	f383 8811 	msr	BASEPRI, r3
 8006712:	f3bf 8f6f 	isb	sy
 8006716:	f3bf 8f4f 	dsb	sy
 800671a:	b662      	cpsie	i
 800671c:	61bb      	str	r3, [r7, #24]
}
 800671e:	bf00      	nop
 8006720:	bf00      	nop
 8006722:	e7fd      	b.n	8006720 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006724:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800672a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00d      	beq.n	800674c <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006732:	2201      	movs	r2, #1
 8006734:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006738:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800673c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	4613      	mov	r3, r2
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	68b9      	ldr	r1, [r7, #8]
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f000 f848 	bl	80067dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800674c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800674e:	4618      	mov	r0, r3
 8006750:	3730      	adds	r7, #48	@ 0x30
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006756:	b580      	push	{r7, lr}
 8006758:	b08a      	sub	sp, #40	@ 0x28
 800675a:	af02      	add	r7, sp, #8
 800675c:	60f8      	str	r0, [r7, #12]
 800675e:	60b9      	str	r1, [r7, #8]
 8006760:	4613      	mov	r3, r2
 8006762:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10d      	bne.n	8006786 <xQueueGenericCreate+0x30>
	__asm volatile
 800676a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800676e:	b672      	cpsid	i
 8006770:	f383 8811 	msr	BASEPRI, r3
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	b662      	cpsie	i
 800677e:	613b      	str	r3, [r7, #16]
}
 8006780:	bf00      	nop
 8006782:	bf00      	nop
 8006784:	e7fd      	b.n	8006782 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d102      	bne.n	8006792 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800678c:	2300      	movs	r3, #0
 800678e:	61fb      	str	r3, [r7, #28]
 8006790:	e004      	b.n	800679c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	68ba      	ldr	r2, [r7, #8]
 8006796:	fb02 f303 	mul.w	r3, r2, r3
 800679a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	3348      	adds	r3, #72	@ 0x48
 80067a0:	4618      	mov	r0, r3
 80067a2:	f002 fa39 	bl	8008c18 <pvPortMalloc>
 80067a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d011      	beq.n	80067d2 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80067ae:	69bb      	ldr	r3, [r7, #24]
 80067b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	3348      	adds	r3, #72	@ 0x48
 80067b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80067c0:	79fa      	ldrb	r2, [r7, #7]
 80067c2:	69bb      	ldr	r3, [r7, #24]
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	4613      	mov	r3, r2
 80067c8:	697a      	ldr	r2, [r7, #20]
 80067ca:	68b9      	ldr	r1, [r7, #8]
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 f805 	bl	80067dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80067d2:	69bb      	ldr	r3, [r7, #24]
	}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3720      	adds	r7, #32
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b084      	sub	sp, #16
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
 80067e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d103      	bne.n	80067f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80067f0:	69bb      	ldr	r3, [r7, #24]
 80067f2:	69ba      	ldr	r2, [r7, #24]
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	e002      	b.n	80067fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	68ba      	ldr	r2, [r7, #8]
 8006808:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800680a:	2101      	movs	r1, #1
 800680c:	69b8      	ldr	r0, [r7, #24]
 800680e:	f7ff feaf 	bl	8006570 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006812:	bf00      	nop
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800681a:	b580      	push	{r7, lr}
 800681c:	b082      	sub	sp, #8
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00e      	beq.n	8006846 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800683a:	2300      	movs	r3, #0
 800683c:	2200      	movs	r2, #0
 800683e:	2100      	movs	r1, #0
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 f837 	bl	80068b4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006846:	bf00      	nop
 8006848:	3708      	adds	r7, #8
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800684e:	b580      	push	{r7, lr}
 8006850:	b086      	sub	sp, #24
 8006852:	af00      	add	r7, sp, #0
 8006854:	4603      	mov	r3, r0
 8006856:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006858:	2301      	movs	r3, #1
 800685a:	617b      	str	r3, [r7, #20]
 800685c:	2300      	movs	r3, #0
 800685e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006860:	79fb      	ldrb	r3, [r7, #7]
 8006862:	461a      	mov	r2, r3
 8006864:	6939      	ldr	r1, [r7, #16]
 8006866:	6978      	ldr	r0, [r7, #20]
 8006868:	f7ff ff75 	bl	8006756 <xQueueGenericCreate>
 800686c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800686e:	68f8      	ldr	r0, [r7, #12]
 8006870:	f7ff ffd3 	bl	800681a <prvInitialiseMutex>

		return xNewQueue;
 8006874:	68fb      	ldr	r3, [r7, #12]
	}
 8006876:	4618      	mov	r0, r3
 8006878:	3718      	adds	r7, #24
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800687e:	b580      	push	{r7, lr}
 8006880:	b088      	sub	sp, #32
 8006882:	af02      	add	r7, sp, #8
 8006884:	4603      	mov	r3, r0
 8006886:	6039      	str	r1, [r7, #0]
 8006888:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800688a:	2301      	movs	r3, #1
 800688c:	617b      	str	r3, [r7, #20]
 800688e:	2300      	movs	r3, #0
 8006890:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006892:	79fb      	ldrb	r3, [r7, #7]
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2200      	movs	r2, #0
 800689a:	6939      	ldr	r1, [r7, #16]
 800689c:	6978      	ldr	r0, [r7, #20]
 800689e:	f7ff fed3 	bl	8006648 <xQueueGenericCreateStatic>
 80068a2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f7ff ffb8 	bl	800681a <prvInitialiseMutex>

		return xNewQueue;
 80068aa:	68fb      	ldr	r3, [r7, #12]
	}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b08e      	sub	sp, #56	@ 0x38
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
 80068c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80068c2:	2300      	movs	r3, #0
 80068c4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80068ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10d      	bne.n	80068ec <xQueueGenericSend+0x38>
	__asm volatile
 80068d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d4:	b672      	cpsid	i
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	b662      	cpsie	i
 80068e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80068e6:	bf00      	nop
 80068e8:	bf00      	nop
 80068ea:	e7fd      	b.n	80068e8 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d103      	bne.n	80068fa <xQueueGenericSend+0x46>
 80068f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <xQueueGenericSend+0x4a>
 80068fa:	2301      	movs	r3, #1
 80068fc:	e000      	b.n	8006900 <xQueueGenericSend+0x4c>
 80068fe:	2300      	movs	r3, #0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10d      	bne.n	8006920 <xQueueGenericSend+0x6c>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006908:	b672      	cpsid	i
 800690a:	f383 8811 	msr	BASEPRI, r3
 800690e:	f3bf 8f6f 	isb	sy
 8006912:	f3bf 8f4f 	dsb	sy
 8006916:	b662      	cpsie	i
 8006918:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800691a:	bf00      	nop
 800691c:	bf00      	nop
 800691e:	e7fd      	b.n	800691c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d103      	bne.n	800692e <xQueueGenericSend+0x7a>
 8006926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800692a:	2b01      	cmp	r3, #1
 800692c:	d101      	bne.n	8006932 <xQueueGenericSend+0x7e>
 800692e:	2301      	movs	r3, #1
 8006930:	e000      	b.n	8006934 <xQueueGenericSend+0x80>
 8006932:	2300      	movs	r3, #0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10d      	bne.n	8006954 <xQueueGenericSend+0xa0>
	__asm volatile
 8006938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693c:	b672      	cpsid	i
 800693e:	f383 8811 	msr	BASEPRI, r3
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	b662      	cpsie	i
 800694c:	623b      	str	r3, [r7, #32]
}
 800694e:	bf00      	nop
 8006950:	bf00      	nop
 8006952:	e7fd      	b.n	8006950 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006954:	f001 fce0 	bl	8008318 <xTaskGetSchedulerState>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d102      	bne.n	8006964 <xQueueGenericSend+0xb0>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <xQueueGenericSend+0xb4>
 8006964:	2301      	movs	r3, #1
 8006966:	e000      	b.n	800696a <xQueueGenericSend+0xb6>
 8006968:	2300      	movs	r3, #0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d10d      	bne.n	800698a <xQueueGenericSend+0xd6>
	__asm volatile
 800696e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006972:	b672      	cpsid	i
 8006974:	f383 8811 	msr	BASEPRI, r3
 8006978:	f3bf 8f6f 	isb	sy
 800697c:	f3bf 8f4f 	dsb	sy
 8006980:	b662      	cpsie	i
 8006982:	61fb      	str	r3, [r7, #28]
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop
 8006988:	e7fd      	b.n	8006986 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800698a:	f002 f817 	bl	80089bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800698e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006990:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006996:	429a      	cmp	r2, r3
 8006998:	d302      	bcc.n	80069a0 <xQueueGenericSend+0xec>
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	2b02      	cmp	r3, #2
 800699e:	d129      	bne.n	80069f4 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	68b9      	ldr	r1, [r7, #8]
 80069a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069a6:	f000 fcd3 	bl	8007350 <prvCopyDataToQueue>
 80069aa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80069ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d010      	beq.n	80069d6 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80069b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b6:	3324      	adds	r3, #36	@ 0x24
 80069b8:	4618      	mov	r0, r3
 80069ba:	f001 fae5 	bl	8007f88 <xTaskRemoveFromEventList>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d013      	beq.n	80069ec <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80069c4:	4b3f      	ldr	r3, [pc, #252]	@ (8006ac4 <xQueueGenericSend+0x210>)
 80069c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	f3bf 8f6f 	isb	sy
 80069d4:	e00a      	b.n	80069ec <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80069d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d007      	beq.n	80069ec <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80069dc:	4b39      	ldr	r3, [pc, #228]	@ (8006ac4 <xQueueGenericSend+0x210>)
 80069de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069e2:	601a      	str	r2, [r3, #0]
 80069e4:	f3bf 8f4f 	dsb	sy
 80069e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80069ec:	f002 f81c 	bl	8008a28 <vPortExitCritical>
				return pdPASS;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e063      	b.n	8006abc <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d103      	bne.n	8006a02 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80069fa:	f002 f815 	bl	8008a28 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80069fe:	2300      	movs	r3, #0
 8006a00:	e05c      	b.n	8006abc <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d106      	bne.n	8006a16 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a08:	f107 0314 	add.w	r3, r7, #20
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f001 fb21 	bl	8008054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a12:	2301      	movs	r3, #1
 8006a14:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a16:	f002 f807 	bl	8008a28 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a1a:	f001 f8a3 	bl	8007b64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a1e:	f001 ffcd 	bl	80089bc <vPortEnterCritical>
 8006a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a28:	b25b      	sxtb	r3, r3
 8006a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2e:	d103      	bne.n	8006a38 <xQueueGenericSend+0x184>
 8006a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a3e:	b25b      	sxtb	r3, r3
 8006a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a44:	d103      	bne.n	8006a4e <xQueueGenericSend+0x19a>
 8006a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a4e:	f001 ffeb 	bl	8008a28 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a52:	1d3a      	adds	r2, r7, #4
 8006a54:	f107 0314 	add.w	r3, r7, #20
 8006a58:	4611      	mov	r1, r2
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f001 fb10 	bl	8008080 <xTaskCheckForTimeOut>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d124      	bne.n	8006ab0 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006a66:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006a68:	f000 fd6a 	bl	8007540 <prvIsQueueFull>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d018      	beq.n	8006aa4 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a74:	3310      	adds	r3, #16
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	4611      	mov	r1, r2
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f001 fa5c 	bl	8007f38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006a80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006a82:	f000 fcf5 	bl	8007470 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006a86:	f001 f87b 	bl	8007b80 <xTaskResumeAll>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f47f af7c 	bne.w	800698a <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8006a92:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac4 <xQueueGenericSend+0x210>)
 8006a94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a98:	601a      	str	r2, [r3, #0]
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	f3bf 8f6f 	isb	sy
 8006aa2:	e772      	b.n	800698a <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006aa4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006aa6:	f000 fce3 	bl	8007470 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006aaa:	f001 f869 	bl	8007b80 <xTaskResumeAll>
 8006aae:	e76c      	b.n	800698a <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006ab0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ab2:	f000 fcdd 	bl	8007470 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ab6:	f001 f863 	bl	8007b80 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006aba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3738      	adds	r7, #56	@ 0x38
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	e000ed04 	.word	0xe000ed04

08006ac8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b08e      	sub	sp, #56	@ 0x38
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	60b9      	str	r1, [r7, #8]
 8006ad2:	607a      	str	r2, [r7, #4]
 8006ad4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d10d      	bne.n	8006afc <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8006ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae4:	b672      	cpsid	i
 8006ae6:	f383 8811 	msr	BASEPRI, r3
 8006aea:	f3bf 8f6f 	isb	sy
 8006aee:	f3bf 8f4f 	dsb	sy
 8006af2:	b662      	cpsie	i
 8006af4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006af6:	bf00      	nop
 8006af8:	bf00      	nop
 8006afa:	e7fd      	b.n	8006af8 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d103      	bne.n	8006b0a <xQueueGenericSendFromISR+0x42>
 8006b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <xQueueGenericSendFromISR+0x46>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e000      	b.n	8006b10 <xQueueGenericSendFromISR+0x48>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d10d      	bne.n	8006b30 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8006b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b18:	b672      	cpsid	i
 8006b1a:	f383 8811 	msr	BASEPRI, r3
 8006b1e:	f3bf 8f6f 	isb	sy
 8006b22:	f3bf 8f4f 	dsb	sy
 8006b26:	b662      	cpsie	i
 8006b28:	623b      	str	r3, [r7, #32]
}
 8006b2a:	bf00      	nop
 8006b2c:	bf00      	nop
 8006b2e:	e7fd      	b.n	8006b2c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d103      	bne.n	8006b3e <xQueueGenericSendFromISR+0x76>
 8006b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d101      	bne.n	8006b42 <xQueueGenericSendFromISR+0x7a>
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e000      	b.n	8006b44 <xQueueGenericSendFromISR+0x7c>
 8006b42:	2300      	movs	r3, #0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10d      	bne.n	8006b64 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8006b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b4c:	b672      	cpsid	i
 8006b4e:	f383 8811 	msr	BASEPRI, r3
 8006b52:	f3bf 8f6f 	isb	sy
 8006b56:	f3bf 8f4f 	dsb	sy
 8006b5a:	b662      	cpsie	i
 8006b5c:	61fb      	str	r3, [r7, #28]
}
 8006b5e:	bf00      	nop
 8006b60:	bf00      	nop
 8006b62:	e7fd      	b.n	8006b60 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b64:	f002 f812 	bl	8008b8c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006b68:	f3ef 8211 	mrs	r2, BASEPRI
 8006b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b70:	b672      	cpsid	i
 8006b72:	f383 8811 	msr	BASEPRI, r3
 8006b76:	f3bf 8f6f 	isb	sy
 8006b7a:	f3bf 8f4f 	dsb	sy
 8006b7e:	b662      	cpsie	i
 8006b80:	61ba      	str	r2, [r7, #24]
 8006b82:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006b84:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d302      	bcc.n	8006b9a <xQueueGenericSendFromISR+0xd2>
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d12c      	bne.n	8006bf4 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ba0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ba4:	683a      	ldr	r2, [r7, #0]
 8006ba6:	68b9      	ldr	r1, [r7, #8]
 8006ba8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006baa:	f000 fbd1 	bl	8007350 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006bae:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8006bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb6:	d112      	bne.n	8006bde <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d016      	beq.n	8006bee <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc2:	3324      	adds	r3, #36	@ 0x24
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f001 f9df 	bl	8007f88 <xTaskRemoveFromEventList>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d00e      	beq.n	8006bee <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00b      	beq.n	8006bee <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	601a      	str	r2, [r3, #0]
 8006bdc:	e007      	b.n	8006bee <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006bde:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006be2:	3301      	adds	r3, #1
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	b25a      	sxtb	r2, r3
 8006be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8006bf2:	e001      	b.n	8006bf8 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bfa:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c02:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3738      	adds	r7, #56	@ 0x38
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006c0e:	b580      	push	{r7, lr}
 8006c10:	b08e      	sub	sp, #56	@ 0x38
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
 8006c16:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d10d      	bne.n	8006c3e <xQueueGiveFromISR+0x30>
	__asm volatile
 8006c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c26:	b672      	cpsid	i
 8006c28:	f383 8811 	msr	BASEPRI, r3
 8006c2c:	f3bf 8f6f 	isb	sy
 8006c30:	f3bf 8f4f 	dsb	sy
 8006c34:	b662      	cpsie	i
 8006c36:	623b      	str	r3, [r7, #32]
}
 8006c38:	bf00      	nop
 8006c3a:	bf00      	nop
 8006c3c:	e7fd      	b.n	8006c3a <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d00d      	beq.n	8006c62 <xQueueGiveFromISR+0x54>
	__asm volatile
 8006c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4a:	b672      	cpsid	i
 8006c4c:	f383 8811 	msr	BASEPRI, r3
 8006c50:	f3bf 8f6f 	isb	sy
 8006c54:	f3bf 8f4f 	dsb	sy
 8006c58:	b662      	cpsie	i
 8006c5a:	61fb      	str	r3, [r7, #28]
}
 8006c5c:	bf00      	nop
 8006c5e:	bf00      	nop
 8006c60:	e7fd      	b.n	8006c5e <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d103      	bne.n	8006c72 <xQueueGiveFromISR+0x64>
 8006c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <xQueueGiveFromISR+0x68>
 8006c72:	2301      	movs	r3, #1
 8006c74:	e000      	b.n	8006c78 <xQueueGiveFromISR+0x6a>
 8006c76:	2300      	movs	r3, #0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d10d      	bne.n	8006c98 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c80:	b672      	cpsid	i
 8006c82:	f383 8811 	msr	BASEPRI, r3
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	f3bf 8f4f 	dsb	sy
 8006c8e:	b662      	cpsie	i
 8006c90:	61bb      	str	r3, [r7, #24]
}
 8006c92:	bf00      	nop
 8006c94:	bf00      	nop
 8006c96:	e7fd      	b.n	8006c94 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c98:	f001 ff78 	bl	8008b8c <vPortValidateInterruptPriority>
	__asm volatile
 8006c9c:	f3ef 8211 	mrs	r2, BASEPRI
 8006ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca4:	b672      	cpsid	i
 8006ca6:	f383 8811 	msr	BASEPRI, r3
 8006caa:	f3bf 8f6f 	isb	sy
 8006cae:	f3bf 8f4f 	dsb	sy
 8006cb2:	b662      	cpsie	i
 8006cb4:	617a      	str	r2, [r7, #20]
 8006cb6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006cb8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc0:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d22b      	bcs.n	8006d24 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd8:	1c5a      	adds	r2, r3, #1
 8006cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cdc:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006cde:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ce6:	d112      	bne.n	8006d0e <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d016      	beq.n	8006d1e <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf2:	3324      	adds	r3, #36	@ 0x24
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f001 f947 	bl	8007f88 <xTaskRemoveFromEventList>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d00e      	beq.n	8006d1e <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00b      	beq.n	8006d1e <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	601a      	str	r2, [r3, #0]
 8006d0c:	e007      	b.n	8006d1e <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006d0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d12:	3301      	adds	r3, #1
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	b25a      	sxtb	r2, r3
 8006d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d22:	e001      	b.n	8006d28 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006d24:	2300      	movs	r3, #0
 8006d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d2a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f383 8811 	msr	BASEPRI, r3
}
 8006d32:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006d34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3738      	adds	r7, #56	@ 0x38
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
	...

08006d40 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b08c      	sub	sp, #48	@ 0x30
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d10d      	bne.n	8006d76 <xQueueReceive+0x36>
	__asm volatile
 8006d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5e:	b672      	cpsid	i
 8006d60:	f383 8811 	msr	BASEPRI, r3
 8006d64:	f3bf 8f6f 	isb	sy
 8006d68:	f3bf 8f4f 	dsb	sy
 8006d6c:	b662      	cpsie	i
 8006d6e:	623b      	str	r3, [r7, #32]
}
 8006d70:	bf00      	nop
 8006d72:	bf00      	nop
 8006d74:	e7fd      	b.n	8006d72 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d103      	bne.n	8006d84 <xQueueReceive+0x44>
 8006d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d101      	bne.n	8006d88 <xQueueReceive+0x48>
 8006d84:	2301      	movs	r3, #1
 8006d86:	e000      	b.n	8006d8a <xQueueReceive+0x4a>
 8006d88:	2300      	movs	r3, #0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10d      	bne.n	8006daa <xQueueReceive+0x6a>
	__asm volatile
 8006d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d92:	b672      	cpsid	i
 8006d94:	f383 8811 	msr	BASEPRI, r3
 8006d98:	f3bf 8f6f 	isb	sy
 8006d9c:	f3bf 8f4f 	dsb	sy
 8006da0:	b662      	cpsie	i
 8006da2:	61fb      	str	r3, [r7, #28]
}
 8006da4:	bf00      	nop
 8006da6:	bf00      	nop
 8006da8:	e7fd      	b.n	8006da6 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006daa:	f001 fab5 	bl	8008318 <xTaskGetSchedulerState>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d102      	bne.n	8006dba <xQueueReceive+0x7a>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d101      	bne.n	8006dbe <xQueueReceive+0x7e>
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e000      	b.n	8006dc0 <xQueueReceive+0x80>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10d      	bne.n	8006de0 <xQueueReceive+0xa0>
	__asm volatile
 8006dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc8:	b672      	cpsid	i
 8006dca:	f383 8811 	msr	BASEPRI, r3
 8006dce:	f3bf 8f6f 	isb	sy
 8006dd2:	f3bf 8f4f 	dsb	sy
 8006dd6:	b662      	cpsie	i
 8006dd8:	61bb      	str	r3, [r7, #24]
}
 8006dda:	bf00      	nop
 8006ddc:	bf00      	nop
 8006dde:	e7fd      	b.n	8006ddc <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006de0:	f001 fdec 	bl	80089bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d01f      	beq.n	8006e30 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006df0:	68b9      	ldr	r1, [r7, #8]
 8006df2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006df4:	f000 fb16 	bl	8007424 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfa:	1e5a      	subs	r2, r3, #1
 8006dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dfe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d00f      	beq.n	8006e28 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0a:	3310      	adds	r3, #16
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f001 f8bb 	bl	8007f88 <xTaskRemoveFromEventList>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d007      	beq.n	8006e28 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006e18:	4b3c      	ldr	r3, [pc, #240]	@ (8006f0c <xQueueReceive+0x1cc>)
 8006e1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e1e:	601a      	str	r2, [r3, #0]
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006e28:	f001 fdfe 	bl	8008a28 <vPortExitCritical>
				return pdPASS;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e069      	b.n	8006f04 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d103      	bne.n	8006e3e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006e36:	f001 fdf7 	bl	8008a28 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	e062      	b.n	8006f04 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d106      	bne.n	8006e52 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e44:	f107 0310 	add.w	r3, r7, #16
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f001 f903 	bl	8008054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e52:	f001 fde9 	bl	8008a28 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e56:	f000 fe85 	bl	8007b64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e5a:	f001 fdaf 	bl	80089bc <vPortEnterCritical>
 8006e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e64:	b25b      	sxtb	r3, r3
 8006e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e6a:	d103      	bne.n	8006e74 <xQueueReceive+0x134>
 8006e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e7a:	b25b      	sxtb	r3, r3
 8006e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e80:	d103      	bne.n	8006e8a <xQueueReceive+0x14a>
 8006e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e84:	2200      	movs	r2, #0
 8006e86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e8a:	f001 fdcd 	bl	8008a28 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e8e:	1d3a      	adds	r2, r7, #4
 8006e90:	f107 0310 	add.w	r3, r7, #16
 8006e94:	4611      	mov	r1, r2
 8006e96:	4618      	mov	r0, r3
 8006e98:	f001 f8f2 	bl	8008080 <xTaskCheckForTimeOut>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d123      	bne.n	8006eea <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ea2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ea4:	f000 fb36 	bl	8007514 <prvIsQueueEmpty>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d017      	beq.n	8006ede <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb0:	3324      	adds	r3, #36	@ 0x24
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f001 f83e 	bl	8007f38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006ebc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ebe:	f000 fad7 	bl	8007470 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006ec2:	f000 fe5d 	bl	8007b80 <xTaskResumeAll>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d189      	bne.n	8006de0 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8006f0c <xQueueReceive+0x1cc>)
 8006ece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ed2:	601a      	str	r2, [r3, #0]
 8006ed4:	f3bf 8f4f 	dsb	sy
 8006ed8:	f3bf 8f6f 	isb	sy
 8006edc:	e780      	b.n	8006de0 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006ede:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ee0:	f000 fac6 	bl	8007470 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ee4:	f000 fe4c 	bl	8007b80 <xTaskResumeAll>
 8006ee8:	e77a      	b.n	8006de0 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006eea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006eec:	f000 fac0 	bl	8007470 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ef0:	f000 fe46 	bl	8007b80 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ef4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ef6:	f000 fb0d 	bl	8007514 <prvIsQueueEmpty>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f43f af6f 	beq.w	8006de0 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006f02:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3730      	adds	r7, #48	@ 0x30
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	e000ed04 	.word	0xe000ed04

08006f10 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b08e      	sub	sp, #56	@ 0x38
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d10d      	bne.n	8006f48 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8006f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f30:	b672      	cpsid	i
 8006f32:	f383 8811 	msr	BASEPRI, r3
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	b662      	cpsie	i
 8006f40:	623b      	str	r3, [r7, #32]
}
 8006f42:	bf00      	nop
 8006f44:	bf00      	nop
 8006f46:	e7fd      	b.n	8006f44 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00d      	beq.n	8006f6c <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8006f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f54:	b672      	cpsid	i
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	b662      	cpsie	i
 8006f64:	61fb      	str	r3, [r7, #28]
}
 8006f66:	bf00      	nop
 8006f68:	bf00      	nop
 8006f6a:	e7fd      	b.n	8006f68 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f6c:	f001 f9d4 	bl	8008318 <xTaskGetSchedulerState>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d102      	bne.n	8006f7c <xQueueSemaphoreTake+0x6c>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d101      	bne.n	8006f80 <xQueueSemaphoreTake+0x70>
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e000      	b.n	8006f82 <xQueueSemaphoreTake+0x72>
 8006f80:	2300      	movs	r3, #0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d10d      	bne.n	8006fa2 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8006f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f8a:	b672      	cpsid	i
 8006f8c:	f383 8811 	msr	BASEPRI, r3
 8006f90:	f3bf 8f6f 	isb	sy
 8006f94:	f3bf 8f4f 	dsb	sy
 8006f98:	b662      	cpsie	i
 8006f9a:	61bb      	str	r3, [r7, #24]
}
 8006f9c:	bf00      	nop
 8006f9e:	bf00      	nop
 8006fa0:	e7fd      	b.n	8006f9e <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006fa2:	f001 fd0b 	bl	80089bc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006faa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d024      	beq.n	8006ffc <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fb4:	1e5a      	subs	r2, r3, #1
 8006fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fb8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d104      	bne.n	8006fcc <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006fc2:	f001 fb73 	bl	80086ac <pvTaskIncrementMutexHeldCount>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fca:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00f      	beq.n	8006ff4 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd6:	3310      	adds	r3, #16
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f000 ffd5 	bl	8007f88 <xTaskRemoveFromEventList>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d007      	beq.n	8006ff4 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006fe4:	4b55      	ldr	r3, [pc, #340]	@ (800713c <xQueueSemaphoreTake+0x22c>)
 8006fe6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fea:	601a      	str	r2, [r3, #0]
 8006fec:	f3bf 8f4f 	dsb	sy
 8006ff0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ff4:	f001 fd18 	bl	8008a28 <vPortExitCritical>
				return pdPASS;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e09a      	b.n	8007132 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d114      	bne.n	800702c <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007004:	2b00      	cmp	r3, #0
 8007006:	d00d      	beq.n	8007024 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8007008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700c:	b672      	cpsid	i
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	b662      	cpsie	i
 800701c:	617b      	str	r3, [r7, #20]
}
 800701e:	bf00      	nop
 8007020:	bf00      	nop
 8007022:	e7fd      	b.n	8007020 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007024:	f001 fd00 	bl	8008a28 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007028:	2300      	movs	r3, #0
 800702a:	e082      	b.n	8007132 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800702c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800702e:	2b00      	cmp	r3, #0
 8007030:	d106      	bne.n	8007040 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007032:	f107 030c 	add.w	r3, r7, #12
 8007036:	4618      	mov	r0, r3
 8007038:	f001 f80c 	bl	8008054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800703c:	2301      	movs	r3, #1
 800703e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007040:	f001 fcf2 	bl	8008a28 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007044:	f000 fd8e 	bl	8007b64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007048:	f001 fcb8 	bl	80089bc <vPortEnterCritical>
 800704c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800704e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007052:	b25b      	sxtb	r3, r3
 8007054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007058:	d103      	bne.n	8007062 <xQueueSemaphoreTake+0x152>
 800705a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007064:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007068:	b25b      	sxtb	r3, r3
 800706a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800706e:	d103      	bne.n	8007078 <xQueueSemaphoreTake+0x168>
 8007070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007072:	2200      	movs	r2, #0
 8007074:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007078:	f001 fcd6 	bl	8008a28 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800707c:	463a      	mov	r2, r7
 800707e:	f107 030c 	add.w	r3, r7, #12
 8007082:	4611      	mov	r1, r2
 8007084:	4618      	mov	r0, r3
 8007086:	f000 fffb 	bl	8008080 <xTaskCheckForTimeOut>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d132      	bne.n	80070f6 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007090:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007092:	f000 fa3f 	bl	8007514 <prvIsQueueEmpty>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d026      	beq.n	80070ea <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800709c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d109      	bne.n	80070b8 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80070a4:	f001 fc8a 	bl	80089bc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80070a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	4618      	mov	r0, r3
 80070ae:	f001 f951 	bl	8008354 <xTaskPriorityInherit>
 80070b2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80070b4:	f001 fcb8 	bl	8008a28 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80070b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ba:	3324      	adds	r3, #36	@ 0x24
 80070bc:	683a      	ldr	r2, [r7, #0]
 80070be:	4611      	mov	r1, r2
 80070c0:	4618      	mov	r0, r3
 80070c2:	f000 ff39 	bl	8007f38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80070c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80070c8:	f000 f9d2 	bl	8007470 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80070cc:	f000 fd58 	bl	8007b80 <xTaskResumeAll>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f47f af65 	bne.w	8006fa2 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 80070d8:	4b18      	ldr	r3, [pc, #96]	@ (800713c <xQueueSemaphoreTake+0x22c>)
 80070da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	f3bf 8f4f 	dsb	sy
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	e75b      	b.n	8006fa2 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80070ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80070ec:	f000 f9c0 	bl	8007470 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80070f0:	f000 fd46 	bl	8007b80 <xTaskResumeAll>
 80070f4:	e755      	b.n	8006fa2 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80070f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80070f8:	f000 f9ba 	bl	8007470 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80070fc:	f000 fd40 	bl	8007b80 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007100:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007102:	f000 fa07 	bl	8007514 <prvIsQueueEmpty>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	f43f af4a 	beq.w	8006fa2 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800710e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00d      	beq.n	8007130 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8007114:	f001 fc52 	bl	80089bc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007118:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800711a:	f000 f901 	bl	8007320 <prvGetDisinheritPriorityAfterTimeout>
 800711e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007126:	4618      	mov	r0, r3
 8007128:	f001 fa20 	bl	800856c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800712c:	f001 fc7c 	bl	8008a28 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007130:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007132:	4618      	mov	r0, r3
 8007134:	3738      	adds	r7, #56	@ 0x38
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	e000ed04 	.word	0xe000ed04

08007140 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b08e      	sub	sp, #56	@ 0x38
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007152:	2b00      	cmp	r3, #0
 8007154:	d10d      	bne.n	8007172 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8007156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800715a:	b672      	cpsid	i
 800715c:	f383 8811 	msr	BASEPRI, r3
 8007160:	f3bf 8f6f 	isb	sy
 8007164:	f3bf 8f4f 	dsb	sy
 8007168:	b662      	cpsie	i
 800716a:	623b      	str	r3, [r7, #32]
}
 800716c:	bf00      	nop
 800716e:	bf00      	nop
 8007170:	e7fd      	b.n	800716e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d103      	bne.n	8007180 <xQueueReceiveFromISR+0x40>
 8007178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800717c:	2b00      	cmp	r3, #0
 800717e:	d101      	bne.n	8007184 <xQueueReceiveFromISR+0x44>
 8007180:	2301      	movs	r3, #1
 8007182:	e000      	b.n	8007186 <xQueueReceiveFromISR+0x46>
 8007184:	2300      	movs	r3, #0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d10d      	bne.n	80071a6 <xQueueReceiveFromISR+0x66>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718e:	b672      	cpsid	i
 8007190:	f383 8811 	msr	BASEPRI, r3
 8007194:	f3bf 8f6f 	isb	sy
 8007198:	f3bf 8f4f 	dsb	sy
 800719c:	b662      	cpsie	i
 800719e:	61fb      	str	r3, [r7, #28]
}
 80071a0:	bf00      	nop
 80071a2:	bf00      	nop
 80071a4:	e7fd      	b.n	80071a2 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071a6:	f001 fcf1 	bl	8008b8c <vPortValidateInterruptPriority>
	__asm volatile
 80071aa:	f3ef 8211 	mrs	r2, BASEPRI
 80071ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b2:	b672      	cpsid	i
 80071b4:	f383 8811 	msr	BASEPRI, r3
 80071b8:	f3bf 8f6f 	isb	sy
 80071bc:	f3bf 8f4f 	dsb	sy
 80071c0:	b662      	cpsie	i
 80071c2:	61ba      	str	r2, [r7, #24]
 80071c4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80071c6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80071c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ce:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d02f      	beq.n	8007236 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80071d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80071e0:	68b9      	ldr	r1, [r7, #8]
 80071e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071e4:	f000 f91e 	bl	8007424 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80071e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ea:	1e5a      	subs	r2, r3, #1
 80071ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80071f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80071f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f8:	d112      	bne.n	8007220 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d016      	beq.n	8007230 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007204:	3310      	adds	r3, #16
 8007206:	4618      	mov	r0, r3
 8007208:	f000 febe 	bl	8007f88 <xTaskRemoveFromEventList>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00e      	beq.n	8007230 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00b      	beq.n	8007230 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	601a      	str	r2, [r3, #0]
 800721e:	e007      	b.n	8007230 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007224:	3301      	adds	r3, #1
 8007226:	b2db      	uxtb	r3, r3
 8007228:	b25a      	sxtb	r2, r3
 800722a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007230:	2301      	movs	r3, #1
 8007232:	637b      	str	r3, [r7, #52]	@ 0x34
 8007234:	e001      	b.n	800723a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8007236:	2300      	movs	r3, #0
 8007238:	637b      	str	r3, [r7, #52]	@ 0x34
 800723a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800723c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f383 8811 	msr	BASEPRI, r3
}
 8007244:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007248:	4618      	mov	r0, r3
 800724a:	3738      	adds	r7, #56	@ 0x38
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d10d      	bne.n	800727a <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800725e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007262:	b672      	cpsid	i
 8007264:	f383 8811 	msr	BASEPRI, r3
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	b662      	cpsie	i
 8007272:	60bb      	str	r3, [r7, #8]
}
 8007274:	bf00      	nop
 8007276:	bf00      	nop
 8007278:	e7fd      	b.n	8007276 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800727a:	f001 fb9f 	bl	80089bc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007282:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8007284:	f001 fbd0 	bl	8008a28 <vPortExitCritical>

	return uxReturn;
 8007288:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8007292:	b480      	push	{r7}
 8007294:	b087      	sub	sp, #28
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10d      	bne.n	80072c0 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 80072a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072a8:	b672      	cpsid	i
 80072aa:	f383 8811 	msr	BASEPRI, r3
 80072ae:	f3bf 8f6f 	isb	sy
 80072b2:	f3bf 8f4f 	dsb	sy
 80072b6:	b662      	cpsie	i
 80072b8:	60fb      	str	r3, [r7, #12]
}
 80072ba:	bf00      	nop
 80072bc:	bf00      	nop
 80072be:	e7fd      	b.n	80072bc <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80072c6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80072c8:	4618      	mov	r0, r3
 80072ca:	371c      	adds	r7, #28
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10d      	bne.n	8007302 <vQueueDelete+0x2e>
	__asm volatile
 80072e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ea:	b672      	cpsid	i
 80072ec:	f383 8811 	msr	BASEPRI, r3
 80072f0:	f3bf 8f6f 	isb	sy
 80072f4:	f3bf 8f4f 	dsb	sy
 80072f8:	b662      	cpsie	i
 80072fa:	60bb      	str	r3, [r7, #8]
}
 80072fc:	bf00      	nop
 80072fe:	bf00      	nop
 8007300:	e7fd      	b.n	80072fe <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f000 f934 	bl	8007570 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800730e:	2b00      	cmp	r3, #0
 8007310:	d102      	bne.n	8007318 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8007312:	68f8      	ldr	r0, [r7, #12]
 8007314:	f001 fd4e 	bl	8008db4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007318:	bf00      	nop
 800731a:	3710      	adds	r7, #16
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800732c:	2b00      	cmp	r3, #0
 800732e:	d006      	beq.n	800733e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f1c3 0307 	rsb	r3, r3, #7
 800733a:	60fb      	str	r3, [r7, #12]
 800733c:	e001      	b.n	8007342 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800733e:	2300      	movs	r3, #0
 8007340:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007342:	68fb      	ldr	r3, [r7, #12]
	}
 8007344:	4618      	mov	r0, r3
 8007346:	3714      	adds	r7, #20
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	60b9      	str	r1, [r7, #8]
 800735a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800735c:	2300      	movs	r3, #0
 800735e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007364:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800736a:	2b00      	cmp	r3, #0
 800736c:	d10d      	bne.n	800738a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d14d      	bne.n	8007412 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	4618      	mov	r0, r3
 800737c:	f001 f86a 	bl	8008454 <xTaskPriorityDisinherit>
 8007380:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	609a      	str	r2, [r3, #8]
 8007388:	e043      	b.n	8007412 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d119      	bne.n	80073c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6858      	ldr	r0, [r3, #4]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007398:	461a      	mov	r2, r3
 800739a:	68b9      	ldr	r1, [r7, #8]
 800739c:	f008 feb5 	bl	801010a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	685a      	ldr	r2, [r3, #4]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a8:	441a      	add	r2, r3
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d32b      	bcc.n	8007412 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	605a      	str	r2, [r3, #4]
 80073c2:	e026      	b.n	8007412 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	68d8      	ldr	r0, [r3, #12]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073cc:	461a      	mov	r2, r3
 80073ce:	68b9      	ldr	r1, [r7, #8]
 80073d0:	f008 fe9b 	bl	801010a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	68da      	ldr	r2, [r3, #12]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073dc:	425b      	negs	r3, r3
 80073de:	441a      	add	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	68da      	ldr	r2, [r3, #12]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d207      	bcs.n	8007400 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	689a      	ldr	r2, [r3, #8]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f8:	425b      	negs	r3, r3
 80073fa:	441a      	add	r2, r3
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2b02      	cmp	r3, #2
 8007404:	d105      	bne.n	8007412 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d002      	beq.n	8007412 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	3b01      	subs	r3, #1
 8007410:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	1c5a      	adds	r2, r3, #1
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800741a:	697b      	ldr	r3, [r7, #20]
}
 800741c:	4618      	mov	r0, r3
 800741e:	3718      	adds	r7, #24
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007432:	2b00      	cmp	r3, #0
 8007434:	d018      	beq.n	8007468 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	68da      	ldr	r2, [r3, #12]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800743e:	441a      	add	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	68da      	ldr	r2, [r3, #12]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	429a      	cmp	r2, r3
 800744e:	d303      	bcc.n	8007458 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68d9      	ldr	r1, [r3, #12]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007460:	461a      	mov	r2, r3
 8007462:	6838      	ldr	r0, [r7, #0]
 8007464:	f008 fe51 	bl	801010a <memcpy>
	}
}
 8007468:	bf00      	nop
 800746a:	3708      	adds	r7, #8
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007478:	f001 faa0 	bl	80089bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007482:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007484:	e011      	b.n	80074aa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748a:	2b00      	cmp	r3, #0
 800748c:	d012      	beq.n	80074b4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	3324      	adds	r3, #36	@ 0x24
 8007492:	4618      	mov	r0, r3
 8007494:	f000 fd78 	bl	8007f88 <xTaskRemoveFromEventList>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d001      	beq.n	80074a2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800749e:	f000 fe57 	bl	8008150 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80074a2:	7bfb      	ldrb	r3, [r7, #15]
 80074a4:	3b01      	subs	r3, #1
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	dce9      	bgt.n	8007486 <prvUnlockQueue+0x16>
 80074b2:	e000      	b.n	80074b6 <prvUnlockQueue+0x46>
					break;
 80074b4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	22ff      	movs	r2, #255	@ 0xff
 80074ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80074be:	f001 fab3 	bl	8008a28 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80074c2:	f001 fa7b 	bl	80089bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074cc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074ce:	e011      	b.n	80074f4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d012      	beq.n	80074fe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	3310      	adds	r3, #16
 80074dc:	4618      	mov	r0, r3
 80074de:	f000 fd53 	bl	8007f88 <xTaskRemoveFromEventList>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d001      	beq.n	80074ec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80074e8:	f000 fe32 	bl	8008150 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80074ec:	7bbb      	ldrb	r3, [r7, #14]
 80074ee:	3b01      	subs	r3, #1
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dce9      	bgt.n	80074d0 <prvUnlockQueue+0x60>
 80074fc:	e000      	b.n	8007500 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80074fe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	22ff      	movs	r2, #255	@ 0xff
 8007504:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007508:	f001 fa8e 	bl	8008a28 <vPortExitCritical>
}
 800750c:	bf00      	nop
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800751c:	f001 fa4e 	bl	80089bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007524:	2b00      	cmp	r3, #0
 8007526:	d102      	bne.n	800752e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007528:	2301      	movs	r3, #1
 800752a:	60fb      	str	r3, [r7, #12]
 800752c:	e001      	b.n	8007532 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800752e:	2300      	movs	r3, #0
 8007530:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007532:	f001 fa79 	bl	8008a28 <vPortExitCritical>

	return xReturn;
 8007536:	68fb      	ldr	r3, [r7, #12]
}
 8007538:	4618      	mov	r0, r3
 800753a:	3710      	adds	r7, #16
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007548:	f001 fa38 	bl	80089bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007554:	429a      	cmp	r2, r3
 8007556:	d102      	bne.n	800755e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007558:	2301      	movs	r3, #1
 800755a:	60fb      	str	r3, [r7, #12]
 800755c:	e001      	b.n	8007562 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800755e:	2300      	movs	r3, #0
 8007560:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007562:	f001 fa61 	bl	8008a28 <vPortExitCritical>

	return xReturn;
 8007566:	68fb      	ldr	r3, [r7, #12]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3710      	adds	r7, #16
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007570:	b480      	push	{r7}
 8007572:	b085      	sub	sp, #20
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007578:	2300      	movs	r3, #0
 800757a:	60fb      	str	r3, [r7, #12]
 800757c:	e016      	b.n	80075ac <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800757e:	4a10      	ldr	r2, [pc, #64]	@ (80075c0 <vQueueUnregisterQueue+0x50>)
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	00db      	lsls	r3, r3, #3
 8007584:	4413      	add	r3, r2
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	429a      	cmp	r2, r3
 800758c:	d10b      	bne.n	80075a6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800758e:	4a0c      	ldr	r2, [pc, #48]	@ (80075c0 <vQueueUnregisterQueue+0x50>)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2100      	movs	r1, #0
 8007594:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007598:	4a09      	ldr	r2, [pc, #36]	@ (80075c0 <vQueueUnregisterQueue+0x50>)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	00db      	lsls	r3, r3, #3
 800759e:	4413      	add	r3, r2
 80075a0:	2200      	movs	r2, #0
 80075a2:	605a      	str	r2, [r3, #4]
				break;
 80075a4:	e006      	b.n	80075b4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	3301      	adds	r3, #1
 80075aa:	60fb      	str	r3, [r7, #12]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2b07      	cmp	r3, #7
 80075b0:	d9e5      	bls.n	800757e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80075b2:	bf00      	nop
 80075b4:	bf00      	nop
 80075b6:	3714      	adds	r7, #20
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr
 80075c0:	20005f90 	.word	0x20005f90

080075c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b08e      	sub	sp, #56	@ 0x38
 80075c8:	af04      	add	r7, sp, #16
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
 80075d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80075d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d10d      	bne.n	80075f4 <xTaskCreateStatic+0x30>
	__asm volatile
 80075d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075dc:	b672      	cpsid	i
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	b662      	cpsie	i
 80075ec:	623b      	str	r3, [r7, #32]
}
 80075ee:	bf00      	nop
 80075f0:	bf00      	nop
 80075f2:	e7fd      	b.n	80075f0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80075f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d10d      	bne.n	8007616 <xTaskCreateStatic+0x52>
	__asm volatile
 80075fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075fe:	b672      	cpsid	i
 8007600:	f383 8811 	msr	BASEPRI, r3
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	f3bf 8f4f 	dsb	sy
 800760c:	b662      	cpsie	i
 800760e:	61fb      	str	r3, [r7, #28]
}
 8007610:	bf00      	nop
 8007612:	bf00      	nop
 8007614:	e7fd      	b.n	8007612 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007616:	2354      	movs	r3, #84	@ 0x54
 8007618:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	2b54      	cmp	r3, #84	@ 0x54
 800761e:	d00d      	beq.n	800763c <xTaskCreateStatic+0x78>
	__asm volatile
 8007620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007624:	b672      	cpsid	i
 8007626:	f383 8811 	msr	BASEPRI, r3
 800762a:	f3bf 8f6f 	isb	sy
 800762e:	f3bf 8f4f 	dsb	sy
 8007632:	b662      	cpsie	i
 8007634:	61bb      	str	r3, [r7, #24]
}
 8007636:	bf00      	nop
 8007638:	bf00      	nop
 800763a:	e7fd      	b.n	8007638 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800763c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800763e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007640:	2b00      	cmp	r3, #0
 8007642:	d01e      	beq.n	8007682 <xTaskCreateStatic+0xbe>
 8007644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007646:	2b00      	cmp	r3, #0
 8007648:	d01b      	beq.n	8007682 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800764a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800764c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800764e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007650:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007652:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007656:	2202      	movs	r2, #2
 8007658:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800765c:	2300      	movs	r3, #0
 800765e:	9303      	str	r3, [sp, #12]
 8007660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007662:	9302      	str	r3, [sp, #8]
 8007664:	f107 0314 	add.w	r3, r7, #20
 8007668:	9301      	str	r3, [sp, #4]
 800766a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766c:	9300      	str	r3, [sp, #0]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	68b9      	ldr	r1, [r7, #8]
 8007674:	68f8      	ldr	r0, [r7, #12]
 8007676:	f000 f850 	bl	800771a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800767a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800767c:	f000 f8d8 	bl	8007830 <prvAddNewTaskToReadyList>
 8007680:	e001      	b.n	8007686 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8007682:	2300      	movs	r3, #0
 8007684:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007686:	697b      	ldr	r3, [r7, #20]
	}
 8007688:	4618      	mov	r0, r3
 800768a:	3728      	adds	r7, #40	@ 0x28
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007690:	b580      	push	{r7, lr}
 8007692:	b08c      	sub	sp, #48	@ 0x30
 8007694:	af04      	add	r7, sp, #16
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	603b      	str	r3, [r7, #0]
 800769c:	4613      	mov	r3, r2
 800769e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076a0:	88fb      	ldrh	r3, [r7, #6]
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	4618      	mov	r0, r3
 80076a6:	f001 fab7 	bl	8008c18 <pvPortMalloc>
 80076aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00e      	beq.n	80076d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80076b2:	2054      	movs	r0, #84	@ 0x54
 80076b4:	f001 fab0 	bl	8008c18 <pvPortMalloc>
 80076b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80076c0:	69fb      	ldr	r3, [r7, #28]
 80076c2:	697a      	ldr	r2, [r7, #20]
 80076c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80076c6:	e005      	b.n	80076d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80076c8:	6978      	ldr	r0, [r7, #20]
 80076ca:	f001 fb73 	bl	8008db4 <vPortFree>
 80076ce:	e001      	b.n	80076d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80076d0:	2300      	movs	r3, #0
 80076d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d017      	beq.n	800770a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	2300      	movs	r3, #0
 80076e6:	9303      	str	r3, [sp, #12]
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	9302      	str	r3, [sp, #8]
 80076ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ee:	9301      	str	r3, [sp, #4]
 80076f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f2:	9300      	str	r3, [sp, #0]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	68b9      	ldr	r1, [r7, #8]
 80076f8:	68f8      	ldr	r0, [r7, #12]
 80076fa:	f000 f80e 	bl	800771a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076fe:	69f8      	ldr	r0, [r7, #28]
 8007700:	f000 f896 	bl	8007830 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007704:	2301      	movs	r3, #1
 8007706:	61bb      	str	r3, [r7, #24]
 8007708:	e002      	b.n	8007710 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800770a:	f04f 33ff 	mov.w	r3, #4294967295
 800770e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007710:	69bb      	ldr	r3, [r7, #24]
	}
 8007712:	4618      	mov	r0, r3
 8007714:	3720      	adds	r7, #32
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b088      	sub	sp, #32
 800771e:	af00      	add	r7, sp, #0
 8007720:	60f8      	str	r0, [r7, #12]
 8007722:	60b9      	str	r1, [r7, #8]
 8007724:	607a      	str	r2, [r7, #4]
 8007726:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800772c:	6879      	ldr	r1, [r7, #4]
 800772e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007732:	440b      	add	r3, r1
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	4413      	add	r3, r2
 8007738:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	f023 0307 	bic.w	r3, r3, #7
 8007740:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	f003 0307 	and.w	r3, r3, #7
 8007748:	2b00      	cmp	r3, #0
 800774a:	d00d      	beq.n	8007768 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800774c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007750:	b672      	cpsid	i
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	b662      	cpsie	i
 8007760:	617b      	str	r3, [r7, #20]
}
 8007762:	bf00      	nop
 8007764:	bf00      	nop
 8007766:	e7fd      	b.n	8007764 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d01f      	beq.n	80077ae <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800776e:	2300      	movs	r3, #0
 8007770:	61fb      	str	r3, [r7, #28]
 8007772:	e012      	b.n	800779a <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007774:	68ba      	ldr	r2, [r7, #8]
 8007776:	69fb      	ldr	r3, [r7, #28]
 8007778:	4413      	add	r3, r2
 800777a:	7819      	ldrb	r1, [r3, #0]
 800777c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	4413      	add	r3, r2
 8007782:	3334      	adds	r3, #52	@ 0x34
 8007784:	460a      	mov	r2, r1
 8007786:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007788:	68ba      	ldr	r2, [r7, #8]
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	4413      	add	r3, r2
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d006      	beq.n	80077a2 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	3301      	adds	r3, #1
 8007798:	61fb      	str	r3, [r7, #28]
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	2b0f      	cmp	r3, #15
 800779e:	d9e9      	bls.n	8007774 <prvInitialiseNewTask+0x5a>
 80077a0:	e000      	b.n	80077a4 <prvInitialiseNewTask+0x8a>
			{
				break;
 80077a2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80077a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80077ac:	e003      	b.n	80077b6 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80077ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80077b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b8:	2b06      	cmp	r3, #6
 80077ba:	d901      	bls.n	80077c0 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80077bc:	2306      	movs	r3, #6
 80077be:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80077c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077c4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077ca:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80077cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ce:	2200      	movs	r2, #0
 80077d0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80077d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d4:	3304      	adds	r3, #4
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7fe fe35 	bl	8006446 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80077dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077de:	3318      	adds	r3, #24
 80077e0:	4618      	mov	r0, r3
 80077e2:	f7fe fe30 	bl	8006446 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80077e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ee:	f1c3 0207 	rsb	r2, r3, #7
 80077f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80077f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077fa:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80077fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fe:	2200      	movs	r2, #0
 8007800:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007804:	2200      	movs	r2, #0
 8007806:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800780a:	683a      	ldr	r2, [r7, #0]
 800780c:	68f9      	ldr	r1, [r7, #12]
 800780e:	69b8      	ldr	r0, [r7, #24]
 8007810:	f000 ffc6 	bl	80087a0 <pxPortInitialiseStack>
 8007814:	4602      	mov	r2, r0
 8007816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007818:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800781a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800781c:	2b00      	cmp	r3, #0
 800781e:	d002      	beq.n	8007826 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007826:	bf00      	nop
 8007828:	3720      	adds	r7, #32
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
	...

08007830 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b082      	sub	sp, #8
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007838:	f001 f8c0 	bl	80089bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800783c:	4b2a      	ldr	r3, [pc, #168]	@ (80078e8 <prvAddNewTaskToReadyList+0xb8>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	3301      	adds	r3, #1
 8007842:	4a29      	ldr	r2, [pc, #164]	@ (80078e8 <prvAddNewTaskToReadyList+0xb8>)
 8007844:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007846:	4b29      	ldr	r3, [pc, #164]	@ (80078ec <prvAddNewTaskToReadyList+0xbc>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d109      	bne.n	8007862 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800784e:	4a27      	ldr	r2, [pc, #156]	@ (80078ec <prvAddNewTaskToReadyList+0xbc>)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007854:	4b24      	ldr	r3, [pc, #144]	@ (80078e8 <prvAddNewTaskToReadyList+0xb8>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d110      	bne.n	800787e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800785c:	f000 fc9c 	bl	8008198 <prvInitialiseTaskLists>
 8007860:	e00d      	b.n	800787e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007862:	4b23      	ldr	r3, [pc, #140]	@ (80078f0 <prvAddNewTaskToReadyList+0xc0>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d109      	bne.n	800787e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800786a:	4b20      	ldr	r3, [pc, #128]	@ (80078ec <prvAddNewTaskToReadyList+0xbc>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007874:	429a      	cmp	r2, r3
 8007876:	d802      	bhi.n	800787e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007878:	4a1c      	ldr	r2, [pc, #112]	@ (80078ec <prvAddNewTaskToReadyList+0xbc>)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800787e:	4b1d      	ldr	r3, [pc, #116]	@ (80078f4 <prvAddNewTaskToReadyList+0xc4>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	3301      	adds	r3, #1
 8007884:	4a1b      	ldr	r2, [pc, #108]	@ (80078f4 <prvAddNewTaskToReadyList+0xc4>)
 8007886:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800788c:	2201      	movs	r2, #1
 800788e:	409a      	lsls	r2, r3
 8007890:	4b19      	ldr	r3, [pc, #100]	@ (80078f8 <prvAddNewTaskToReadyList+0xc8>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4313      	orrs	r3, r2
 8007896:	4a18      	ldr	r2, [pc, #96]	@ (80078f8 <prvAddNewTaskToReadyList+0xc8>)
 8007898:	6013      	str	r3, [r2, #0]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800789e:	4613      	mov	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	4a15      	ldr	r2, [pc, #84]	@ (80078fc <prvAddNewTaskToReadyList+0xcc>)
 80078a8:	441a      	add	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	3304      	adds	r3, #4
 80078ae:	4619      	mov	r1, r3
 80078b0:	4610      	mov	r0, r2
 80078b2:	f7fe fdd5 	bl	8006460 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80078b6:	f001 f8b7 	bl	8008a28 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80078ba:	4b0d      	ldr	r3, [pc, #52]	@ (80078f0 <prvAddNewTaskToReadyList+0xc0>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d00e      	beq.n	80078e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80078c2:	4b0a      	ldr	r3, [pc, #40]	@ (80078ec <prvAddNewTaskToReadyList+0xbc>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d207      	bcs.n	80078e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80078d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007900 <prvAddNewTaskToReadyList+0xd0>)
 80078d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078d6:	601a      	str	r2, [r3, #0]
 80078d8:	f3bf 8f4f 	dsb	sy
 80078dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078e0:	bf00      	nop
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	200060d0 	.word	0x200060d0
 80078ec:	20005fd0 	.word	0x20005fd0
 80078f0:	200060dc 	.word	0x200060dc
 80078f4:	200060ec 	.word	0x200060ec
 80078f8:	200060d8 	.word	0x200060d8
 80078fc:	20005fd4 	.word	0x20005fd4
 8007900:	e000ed04 	.word	0xe000ed04

08007904 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800790c:	f001 f856 	bl	80089bc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d102      	bne.n	800791c <vTaskDelete+0x18>
 8007916:	4b3a      	ldr	r3, [pc, #232]	@ (8007a00 <vTaskDelete+0xfc>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	e000      	b.n	800791e <vTaskDelete+0x1a>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	3304      	adds	r3, #4
 8007924:	4618      	mov	r0, r3
 8007926:	f7fe fdf8 	bl	800651a <uxListRemove>
 800792a:	4603      	mov	r3, r0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d115      	bne.n	800795c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007934:	4933      	ldr	r1, [pc, #204]	@ (8007a04 <vTaskDelete+0x100>)
 8007936:	4613      	mov	r3, r2
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	4413      	add	r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	440b      	add	r3, r1
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d10a      	bne.n	800795c <vTaskDelete+0x58>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800794a:	2201      	movs	r2, #1
 800794c:	fa02 f303 	lsl.w	r3, r2, r3
 8007950:	43da      	mvns	r2, r3
 8007952:	4b2d      	ldr	r3, [pc, #180]	@ (8007a08 <vTaskDelete+0x104>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4013      	ands	r3, r2
 8007958:	4a2b      	ldr	r2, [pc, #172]	@ (8007a08 <vTaskDelete+0x104>)
 800795a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007960:	2b00      	cmp	r3, #0
 8007962:	d004      	beq.n	800796e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	3318      	adds	r3, #24
 8007968:	4618      	mov	r0, r3
 800796a:	f7fe fdd6 	bl	800651a <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800796e:	4b27      	ldr	r3, [pc, #156]	@ (8007a0c <vTaskDelete+0x108>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	3301      	adds	r3, #1
 8007974:	4a25      	ldr	r2, [pc, #148]	@ (8007a0c <vTaskDelete+0x108>)
 8007976:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8007978:	4b21      	ldr	r3, [pc, #132]	@ (8007a00 <vTaskDelete+0xfc>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	429a      	cmp	r2, r3
 8007980:	d10b      	bne.n	800799a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	3304      	adds	r3, #4
 8007986:	4619      	mov	r1, r3
 8007988:	4821      	ldr	r0, [pc, #132]	@ (8007a10 <vTaskDelete+0x10c>)
 800798a:	f7fe fd69 	bl	8006460 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800798e:	4b21      	ldr	r3, [pc, #132]	@ (8007a14 <vTaskDelete+0x110>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	3301      	adds	r3, #1
 8007994:	4a1f      	ldr	r2, [pc, #124]	@ (8007a14 <vTaskDelete+0x110>)
 8007996:	6013      	str	r3, [r2, #0]
 8007998:	e009      	b.n	80079ae <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800799a:	4b1f      	ldr	r3, [pc, #124]	@ (8007a18 <vTaskDelete+0x114>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	3b01      	subs	r3, #1
 80079a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a18 <vTaskDelete+0x114>)
 80079a2:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 80079a4:	68f8      	ldr	r0, [r7, #12]
 80079a6:	f000 fc65 	bl	8008274 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80079aa:	f000 fc95 	bl	80082d8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80079ae:	f001 f83b 	bl	8008a28 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80079b2:	4b1a      	ldr	r3, [pc, #104]	@ (8007a1c <vTaskDelete+0x118>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d01e      	beq.n	80079f8 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 80079ba:	4b11      	ldr	r3, [pc, #68]	@ (8007a00 <vTaskDelete+0xfc>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68fa      	ldr	r2, [r7, #12]
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d119      	bne.n	80079f8 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80079c4:	4b16      	ldr	r3, [pc, #88]	@ (8007a20 <vTaskDelete+0x11c>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d00d      	beq.n	80079e8 <vTaskDelete+0xe4>
	__asm volatile
 80079cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d0:	b672      	cpsid	i
 80079d2:	f383 8811 	msr	BASEPRI, r3
 80079d6:	f3bf 8f6f 	isb	sy
 80079da:	f3bf 8f4f 	dsb	sy
 80079de:	b662      	cpsie	i
 80079e0:	60bb      	str	r3, [r7, #8]
}
 80079e2:	bf00      	nop
 80079e4:	bf00      	nop
 80079e6:	e7fd      	b.n	80079e4 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 80079e8:	4b0e      	ldr	r3, [pc, #56]	@ (8007a24 <vTaskDelete+0x120>)
 80079ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80079f8:	bf00      	nop
 80079fa:	3710      	adds	r7, #16
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	20005fd0 	.word	0x20005fd0
 8007a04:	20005fd4 	.word	0x20005fd4
 8007a08:	200060d8 	.word	0x200060d8
 8007a0c:	200060ec 	.word	0x200060ec
 8007a10:	200060a4 	.word	0x200060a4
 8007a14:	200060b8 	.word	0x200060b8
 8007a18:	200060d0 	.word	0x200060d0
 8007a1c:	200060dc 	.word	0x200060dc
 8007a20:	200060f8 	.word	0x200060f8
 8007a24:	e000ed04 	.word	0xe000ed04

08007a28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007a30:	2300      	movs	r3, #0
 8007a32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d01a      	beq.n	8007a70 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007a3a:	4b15      	ldr	r3, [pc, #84]	@ (8007a90 <vTaskDelay+0x68>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00d      	beq.n	8007a5e <vTaskDelay+0x36>
	__asm volatile
 8007a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a46:	b672      	cpsid	i
 8007a48:	f383 8811 	msr	BASEPRI, r3
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	b662      	cpsie	i
 8007a56:	60bb      	str	r3, [r7, #8]
}
 8007a58:	bf00      	nop
 8007a5a:	bf00      	nop
 8007a5c:	e7fd      	b.n	8007a5a <vTaskDelay+0x32>
			vTaskSuspendAll();
 8007a5e:	f000 f881 	bl	8007b64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a62:	2100      	movs	r1, #0
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 fe35 	bl	80086d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a6a:	f000 f889 	bl	8007b80 <xTaskResumeAll>
 8007a6e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d107      	bne.n	8007a86 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8007a76:	4b07      	ldr	r3, [pc, #28]	@ (8007a94 <vTaskDelay+0x6c>)
 8007a78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a7c:	601a      	str	r2, [r3, #0]
 8007a7e:	f3bf 8f4f 	dsb	sy
 8007a82:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a86:	bf00      	nop
 8007a88:	3710      	adds	r7, #16
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	200060f8 	.word	0x200060f8
 8007a94:	e000ed04 	.word	0xe000ed04

08007a98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b08a      	sub	sp, #40	@ 0x28
 8007a9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007aa6:	463a      	mov	r2, r7
 8007aa8:	1d39      	adds	r1, r7, #4
 8007aaa:	f107 0308 	add.w	r3, r7, #8
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f7f8 fd8e 	bl	80005d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ab4:	6839      	ldr	r1, [r7, #0]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	9202      	str	r2, [sp, #8]
 8007abc:	9301      	str	r3, [sp, #4]
 8007abe:	2300      	movs	r3, #0
 8007ac0:	9300      	str	r3, [sp, #0]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	460a      	mov	r2, r1
 8007ac6:	4921      	ldr	r1, [pc, #132]	@ (8007b4c <vTaskStartScheduler+0xb4>)
 8007ac8:	4821      	ldr	r0, [pc, #132]	@ (8007b50 <vTaskStartScheduler+0xb8>)
 8007aca:	f7ff fd7b 	bl	80075c4 <xTaskCreateStatic>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	4a20      	ldr	r2, [pc, #128]	@ (8007b54 <vTaskStartScheduler+0xbc>)
 8007ad2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ad4:	4b1f      	ldr	r3, [pc, #124]	@ (8007b54 <vTaskStartScheduler+0xbc>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d002      	beq.n	8007ae2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007adc:	2301      	movs	r3, #1
 8007ade:	617b      	str	r3, [r7, #20]
 8007ae0:	e001      	b.n	8007ae6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d118      	bne.n	8007b1e <vTaskStartScheduler+0x86>
	__asm volatile
 8007aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af0:	b672      	cpsid	i
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	b662      	cpsie	i
 8007b00:	613b      	str	r3, [r7, #16]
}
 8007b02:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b04:	4b14      	ldr	r3, [pc, #80]	@ (8007b58 <vTaskStartScheduler+0xc0>)
 8007b06:	f04f 32ff 	mov.w	r2, #4294967295
 8007b0a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b0c:	4b13      	ldr	r3, [pc, #76]	@ (8007b5c <vTaskStartScheduler+0xc4>)
 8007b0e:	2201      	movs	r2, #1
 8007b10:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b12:	4b13      	ldr	r3, [pc, #76]	@ (8007b60 <vTaskStartScheduler+0xc8>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b18:	f000 fed2 	bl	80088c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b1c:	e011      	b.n	8007b42 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b24:	d10d      	bne.n	8007b42 <vTaskStartScheduler+0xaa>
	__asm volatile
 8007b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2a:	b672      	cpsid	i
 8007b2c:	f383 8811 	msr	BASEPRI, r3
 8007b30:	f3bf 8f6f 	isb	sy
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	b662      	cpsie	i
 8007b3a:	60fb      	str	r3, [r7, #12]
}
 8007b3c:	bf00      	nop
 8007b3e:	bf00      	nop
 8007b40:	e7fd      	b.n	8007b3e <vTaskStartScheduler+0xa6>
}
 8007b42:	bf00      	nop
 8007b44:	3718      	adds	r7, #24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	08010e80 	.word	0x08010e80
 8007b50:	08008169 	.word	0x08008169
 8007b54:	200060f4 	.word	0x200060f4
 8007b58:	200060f0 	.word	0x200060f0
 8007b5c:	200060dc 	.word	0x200060dc
 8007b60:	200060d4 	.word	0x200060d4

08007b64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b64:	b480      	push	{r7}
 8007b66:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007b68:	4b04      	ldr	r3, [pc, #16]	@ (8007b7c <vTaskSuspendAll+0x18>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	4a03      	ldr	r2, [pc, #12]	@ (8007b7c <vTaskSuspendAll+0x18>)
 8007b70:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007b72:	bf00      	nop
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr
 8007b7c:	200060f8 	.word	0x200060f8

08007b80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b86:	2300      	movs	r3, #0
 8007b88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b8e:	4b43      	ldr	r3, [pc, #268]	@ (8007c9c <xTaskResumeAll+0x11c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d10d      	bne.n	8007bb2 <xTaskResumeAll+0x32>
	__asm volatile
 8007b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b9a:	b672      	cpsid	i
 8007b9c:	f383 8811 	msr	BASEPRI, r3
 8007ba0:	f3bf 8f6f 	isb	sy
 8007ba4:	f3bf 8f4f 	dsb	sy
 8007ba8:	b662      	cpsie	i
 8007baa:	603b      	str	r3, [r7, #0]
}
 8007bac:	bf00      	nop
 8007bae:	bf00      	nop
 8007bb0:	e7fd      	b.n	8007bae <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007bb2:	f000 ff03 	bl	80089bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007bb6:	4b39      	ldr	r3, [pc, #228]	@ (8007c9c <xTaskResumeAll+0x11c>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	4a37      	ldr	r2, [pc, #220]	@ (8007c9c <xTaskResumeAll+0x11c>)
 8007bbe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bc0:	4b36      	ldr	r3, [pc, #216]	@ (8007c9c <xTaskResumeAll+0x11c>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d161      	bne.n	8007c8c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bc8:	4b35      	ldr	r3, [pc, #212]	@ (8007ca0 <xTaskResumeAll+0x120>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d05d      	beq.n	8007c8c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bd0:	e02e      	b.n	8007c30 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bd2:	4b34      	ldr	r3, [pc, #208]	@ (8007ca4 <xTaskResumeAll+0x124>)
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	3318      	adds	r3, #24
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7fe fc9b 	bl	800651a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	3304      	adds	r3, #4
 8007be8:	4618      	mov	r0, r3
 8007bea:	f7fe fc96 	bl	800651a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	409a      	lsls	r2, r3
 8007bf6:	4b2c      	ldr	r3, [pc, #176]	@ (8007ca8 <xTaskResumeAll+0x128>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	4a2a      	ldr	r2, [pc, #168]	@ (8007ca8 <xTaskResumeAll+0x128>)
 8007bfe:	6013      	str	r3, [r2, #0]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c04:	4613      	mov	r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	4413      	add	r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	4a27      	ldr	r2, [pc, #156]	@ (8007cac <xTaskResumeAll+0x12c>)
 8007c0e:	441a      	add	r2, r3
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	3304      	adds	r3, #4
 8007c14:	4619      	mov	r1, r3
 8007c16:	4610      	mov	r0, r2
 8007c18:	f7fe fc22 	bl	8006460 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c20:	4b23      	ldr	r3, [pc, #140]	@ (8007cb0 <xTaskResumeAll+0x130>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d302      	bcc.n	8007c30 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8007c2a:	4b22      	ldr	r3, [pc, #136]	@ (8007cb4 <xTaskResumeAll+0x134>)
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c30:	4b1c      	ldr	r3, [pc, #112]	@ (8007ca4 <xTaskResumeAll+0x124>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1cc      	bne.n	8007bd2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d001      	beq.n	8007c42 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c3e:	f000 fb4b 	bl	80082d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007c42:	4b1d      	ldr	r3, [pc, #116]	@ (8007cb8 <xTaskResumeAll+0x138>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d010      	beq.n	8007c70 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c4e:	f000 f859 	bl	8007d04 <xTaskIncrementTick>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d002      	beq.n	8007c5e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8007c58:	4b16      	ldr	r3, [pc, #88]	@ (8007cb4 <xTaskResumeAll+0x134>)
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	3b01      	subs	r3, #1
 8007c62:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d1f1      	bne.n	8007c4e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8007c6a:	4b13      	ldr	r3, [pc, #76]	@ (8007cb8 <xTaskResumeAll+0x138>)
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c70:	4b10      	ldr	r3, [pc, #64]	@ (8007cb4 <xTaskResumeAll+0x134>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d009      	beq.n	8007c8c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8007cbc <xTaskResumeAll+0x13c>)
 8007c7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c82:	601a      	str	r2, [r3, #0]
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c8c:	f000 fecc 	bl	8008a28 <vPortExitCritical>

	return xAlreadyYielded;
 8007c90:	68bb      	ldr	r3, [r7, #8]
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	200060f8 	.word	0x200060f8
 8007ca0:	200060d0 	.word	0x200060d0
 8007ca4:	20006090 	.word	0x20006090
 8007ca8:	200060d8 	.word	0x200060d8
 8007cac:	20005fd4 	.word	0x20005fd4
 8007cb0:	20005fd0 	.word	0x20005fd0
 8007cb4:	200060e4 	.word	0x200060e4
 8007cb8:	200060e0 	.word	0x200060e0
 8007cbc:	e000ed04 	.word	0xe000ed04

08007cc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cc6:	4b05      	ldr	r3, [pc, #20]	@ (8007cdc <xTaskGetTickCount+0x1c>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007ccc:	687b      	ldr	r3, [r7, #4]
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	200060d4 	.word	0x200060d4

08007ce0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ce6:	f000 ff51 	bl	8008b8c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007cea:	2300      	movs	r3, #0
 8007cec:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007cee:	4b04      	ldr	r3, [pc, #16]	@ (8007d00 <xTaskGetTickCountFromISR+0x20>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007cf4:	683b      	ldr	r3, [r7, #0]
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3708      	adds	r7, #8
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	200060d4 	.word	0x200060d4

08007d04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b086      	sub	sp, #24
 8007d08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d0e:	4b50      	ldr	r3, [pc, #320]	@ (8007e50 <xTaskIncrementTick+0x14c>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f040 808b 	bne.w	8007e2e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d18:	4b4e      	ldr	r3, [pc, #312]	@ (8007e54 <xTaskIncrementTick+0x150>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007d20:	4a4c      	ldr	r2, [pc, #304]	@ (8007e54 <xTaskIncrementTick+0x150>)
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d123      	bne.n	8007d74 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007d2c:	4b4a      	ldr	r3, [pc, #296]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00d      	beq.n	8007d52 <xTaskIncrementTick+0x4e>
	__asm volatile
 8007d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3a:	b672      	cpsid	i
 8007d3c:	f383 8811 	msr	BASEPRI, r3
 8007d40:	f3bf 8f6f 	isb	sy
 8007d44:	f3bf 8f4f 	dsb	sy
 8007d48:	b662      	cpsie	i
 8007d4a:	603b      	str	r3, [r7, #0]
}
 8007d4c:	bf00      	nop
 8007d4e:	bf00      	nop
 8007d50:	e7fd      	b.n	8007d4e <xTaskIncrementTick+0x4a>
 8007d52:	4b41      	ldr	r3, [pc, #260]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	60fb      	str	r3, [r7, #12]
 8007d58:	4b40      	ldr	r3, [pc, #256]	@ (8007e5c <xTaskIncrementTick+0x158>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a3e      	ldr	r2, [pc, #248]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d5e:	6013      	str	r3, [r2, #0]
 8007d60:	4a3e      	ldr	r2, [pc, #248]	@ (8007e5c <xTaskIncrementTick+0x158>)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6013      	str	r3, [r2, #0]
 8007d66:	4b3e      	ldr	r3, [pc, #248]	@ (8007e60 <xTaskIncrementTick+0x15c>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	4a3c      	ldr	r2, [pc, #240]	@ (8007e60 <xTaskIncrementTick+0x15c>)
 8007d6e:	6013      	str	r3, [r2, #0]
 8007d70:	f000 fab2 	bl	80082d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d74:	4b3b      	ldr	r3, [pc, #236]	@ (8007e64 <xTaskIncrementTick+0x160>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d348      	bcc.n	8007e10 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d7e:	4b36      	ldr	r3, [pc, #216]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d104      	bne.n	8007d92 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d88:	4b36      	ldr	r3, [pc, #216]	@ (8007e64 <xTaskIncrementTick+0x160>)
 8007d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d8e:	601a      	str	r2, [r3, #0]
					break;
 8007d90:	e03e      	b.n	8007e10 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d92:	4b31      	ldr	r3, [pc, #196]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	68db      	ldr	r3, [r3, #12]
 8007d9a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d203      	bcs.n	8007db2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007daa:	4a2e      	ldr	r2, [pc, #184]	@ (8007e64 <xTaskIncrementTick+0x160>)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007db0:	e02e      	b.n	8007e10 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	3304      	adds	r3, #4
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7fe fbaf 	bl	800651a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d004      	beq.n	8007dce <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	3318      	adds	r3, #24
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f7fe fba6 	bl	800651a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	409a      	lsls	r2, r3
 8007dd6:	4b24      	ldr	r3, [pc, #144]	@ (8007e68 <xTaskIncrementTick+0x164>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	4a22      	ldr	r2, [pc, #136]	@ (8007e68 <xTaskIncrementTick+0x164>)
 8007dde:	6013      	str	r3, [r2, #0]
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007de4:	4613      	mov	r3, r2
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	4413      	add	r3, r2
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	4a1f      	ldr	r2, [pc, #124]	@ (8007e6c <xTaskIncrementTick+0x168>)
 8007dee:	441a      	add	r2, r3
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	3304      	adds	r3, #4
 8007df4:	4619      	mov	r1, r3
 8007df6:	4610      	mov	r0, r2
 8007df8:	f7fe fb32 	bl	8006460 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e00:	4b1b      	ldr	r3, [pc, #108]	@ (8007e70 <xTaskIncrementTick+0x16c>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d3b9      	bcc.n	8007d7e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e0e:	e7b6      	b.n	8007d7e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e10:	4b17      	ldr	r3, [pc, #92]	@ (8007e70 <xTaskIncrementTick+0x16c>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e16:	4915      	ldr	r1, [pc, #84]	@ (8007e6c <xTaskIncrementTick+0x168>)
 8007e18:	4613      	mov	r3, r2
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	4413      	add	r3, r2
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	440b      	add	r3, r1
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d907      	bls.n	8007e38 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	617b      	str	r3, [r7, #20]
 8007e2c:	e004      	b.n	8007e38 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007e2e:	4b11      	ldr	r3, [pc, #68]	@ (8007e74 <xTaskIncrementTick+0x170>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	3301      	adds	r3, #1
 8007e34:	4a0f      	ldr	r2, [pc, #60]	@ (8007e74 <xTaskIncrementTick+0x170>)
 8007e36:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007e38:	4b0f      	ldr	r3, [pc, #60]	@ (8007e78 <xTaskIncrementTick+0x174>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8007e40:	2301      	movs	r3, #1
 8007e42:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007e44:	697b      	ldr	r3, [r7, #20]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	200060f8 	.word	0x200060f8
 8007e54:	200060d4 	.word	0x200060d4
 8007e58:	20006088 	.word	0x20006088
 8007e5c:	2000608c 	.word	0x2000608c
 8007e60:	200060e8 	.word	0x200060e8
 8007e64:	200060f0 	.word	0x200060f0
 8007e68:	200060d8 	.word	0x200060d8
 8007e6c:	20005fd4 	.word	0x20005fd4
 8007e70:	20005fd0 	.word	0x20005fd0
 8007e74:	200060e0 	.word	0x200060e0
 8007e78:	200060e4 	.word	0x200060e4

08007e7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b087      	sub	sp, #28
 8007e80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e82:	4b28      	ldr	r3, [pc, #160]	@ (8007f24 <vTaskSwitchContext+0xa8>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d003      	beq.n	8007e92 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e8a:	4b27      	ldr	r3, [pc, #156]	@ (8007f28 <vTaskSwitchContext+0xac>)
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e90:	e042      	b.n	8007f18 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007e92:	4b25      	ldr	r3, [pc, #148]	@ (8007f28 <vTaskSwitchContext+0xac>)
 8007e94:	2200      	movs	r2, #0
 8007e96:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e98:	4b24      	ldr	r3, [pc, #144]	@ (8007f2c <vTaskSwitchContext+0xb0>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	fab3 f383 	clz	r3, r3
 8007ea4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007ea6:	7afb      	ldrb	r3, [r7, #11]
 8007ea8:	f1c3 031f 	rsb	r3, r3, #31
 8007eac:	617b      	str	r3, [r7, #20]
 8007eae:	4920      	ldr	r1, [pc, #128]	@ (8007f30 <vTaskSwitchContext+0xb4>)
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	4413      	add	r3, r2
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	440b      	add	r3, r1
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d10d      	bne.n	8007ede <vTaskSwitchContext+0x62>
	__asm volatile
 8007ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec6:	b672      	cpsid	i
 8007ec8:	f383 8811 	msr	BASEPRI, r3
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	b662      	cpsie	i
 8007ed6:	607b      	str	r3, [r7, #4]
}
 8007ed8:	bf00      	nop
 8007eda:	bf00      	nop
 8007edc:	e7fd      	b.n	8007eda <vTaskSwitchContext+0x5e>
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	4613      	mov	r3, r2
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	4413      	add	r3, r2
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	4a11      	ldr	r2, [pc, #68]	@ (8007f30 <vTaskSwitchContext+0xb4>)
 8007eea:	4413      	add	r3, r2
 8007eec:	613b      	str	r3, [r7, #16]
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	685a      	ldr	r2, [r3, #4]
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	605a      	str	r2, [r3, #4]
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	685a      	ldr	r2, [r3, #4]
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	3308      	adds	r3, #8
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d104      	bne.n	8007f0e <vTaskSwitchContext+0x92>
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	685a      	ldr	r2, [r3, #4]
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	605a      	str	r2, [r3, #4]
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	4a07      	ldr	r2, [pc, #28]	@ (8007f34 <vTaskSwitchContext+0xb8>)
 8007f16:	6013      	str	r3, [r2, #0]
}
 8007f18:	bf00      	nop
 8007f1a:	371c      	adds	r7, #28
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr
 8007f24:	200060f8 	.word	0x200060f8
 8007f28:	200060e4 	.word	0x200060e4
 8007f2c:	200060d8 	.word	0x200060d8
 8007f30:	20005fd4 	.word	0x20005fd4
 8007f34:	20005fd0 	.word	0x20005fd0

08007f38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d10d      	bne.n	8007f64 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8007f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4c:	b672      	cpsid	i
 8007f4e:	f383 8811 	msr	BASEPRI, r3
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	b662      	cpsie	i
 8007f5c:	60fb      	str	r3, [r7, #12]
}
 8007f5e:	bf00      	nop
 8007f60:	bf00      	nop
 8007f62:	e7fd      	b.n	8007f60 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f64:	4b07      	ldr	r3, [pc, #28]	@ (8007f84 <vTaskPlaceOnEventList+0x4c>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	3318      	adds	r3, #24
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f7fe fa9b 	bl	80064a8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f72:	2101      	movs	r1, #1
 8007f74:	6838      	ldr	r0, [r7, #0]
 8007f76:	f000 fbad 	bl	80086d4 <prvAddCurrentTaskToDelayedList>
}
 8007f7a:	bf00      	nop
 8007f7c:	3710      	adds	r7, #16
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	bf00      	nop
 8007f84:	20005fd0 	.word	0x20005fd0

08007f88 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b086      	sub	sp, #24
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10d      	bne.n	8007fba <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8007f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa2:	b672      	cpsid	i
 8007fa4:	f383 8811 	msr	BASEPRI, r3
 8007fa8:	f3bf 8f6f 	isb	sy
 8007fac:	f3bf 8f4f 	dsb	sy
 8007fb0:	b662      	cpsie	i
 8007fb2:	60fb      	str	r3, [r7, #12]
}
 8007fb4:	bf00      	nop
 8007fb6:	bf00      	nop
 8007fb8:	e7fd      	b.n	8007fb6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	3318      	adds	r3, #24
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f7fe faab 	bl	800651a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800803c <xTaskRemoveFromEventList+0xb4>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d11c      	bne.n	8008006 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	3304      	adds	r3, #4
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f7fe faa2 	bl	800651a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fda:	2201      	movs	r2, #1
 8007fdc:	409a      	lsls	r2, r3
 8007fde:	4b18      	ldr	r3, [pc, #96]	@ (8008040 <xTaskRemoveFromEventList+0xb8>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	4a16      	ldr	r2, [pc, #88]	@ (8008040 <xTaskRemoveFromEventList+0xb8>)
 8007fe6:	6013      	str	r3, [r2, #0]
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fec:	4613      	mov	r3, r2
 8007fee:	009b      	lsls	r3, r3, #2
 8007ff0:	4413      	add	r3, r2
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4a13      	ldr	r2, [pc, #76]	@ (8008044 <xTaskRemoveFromEventList+0xbc>)
 8007ff6:	441a      	add	r2, r3
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	3304      	adds	r3, #4
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	4610      	mov	r0, r2
 8008000:	f7fe fa2e 	bl	8006460 <vListInsertEnd>
 8008004:	e005      	b.n	8008012 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	3318      	adds	r3, #24
 800800a:	4619      	mov	r1, r3
 800800c:	480e      	ldr	r0, [pc, #56]	@ (8008048 <xTaskRemoveFromEventList+0xc0>)
 800800e:	f7fe fa27 	bl	8006460 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008016:	4b0d      	ldr	r3, [pc, #52]	@ (800804c <xTaskRemoveFromEventList+0xc4>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800801c:	429a      	cmp	r2, r3
 800801e:	d905      	bls.n	800802c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008020:	2301      	movs	r3, #1
 8008022:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008024:	4b0a      	ldr	r3, [pc, #40]	@ (8008050 <xTaskRemoveFromEventList+0xc8>)
 8008026:	2201      	movs	r2, #1
 8008028:	601a      	str	r2, [r3, #0]
 800802a:	e001      	b.n	8008030 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800802c:	2300      	movs	r3, #0
 800802e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008030:	697b      	ldr	r3, [r7, #20]
}
 8008032:	4618      	mov	r0, r3
 8008034:	3718      	adds	r7, #24
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}
 800803a:	bf00      	nop
 800803c:	200060f8 	.word	0x200060f8
 8008040:	200060d8 	.word	0x200060d8
 8008044:	20005fd4 	.word	0x20005fd4
 8008048:	20006090 	.word	0x20006090
 800804c:	20005fd0 	.word	0x20005fd0
 8008050:	200060e4 	.word	0x200060e4

08008054 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800805c:	4b06      	ldr	r3, [pc, #24]	@ (8008078 <vTaskInternalSetTimeOutState+0x24>)
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008064:	4b05      	ldr	r3, [pc, #20]	@ (800807c <vTaskInternalSetTimeOutState+0x28>)
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	605a      	str	r2, [r3, #4]
}
 800806c:	bf00      	nop
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr
 8008078:	200060e8 	.word	0x200060e8
 800807c:	200060d4 	.word	0x200060d4

08008080 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b088      	sub	sp, #32
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d10d      	bne.n	80080ac <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8008090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008094:	b672      	cpsid	i
 8008096:	f383 8811 	msr	BASEPRI, r3
 800809a:	f3bf 8f6f 	isb	sy
 800809e:	f3bf 8f4f 	dsb	sy
 80080a2:	b662      	cpsie	i
 80080a4:	613b      	str	r3, [r7, #16]
}
 80080a6:	bf00      	nop
 80080a8:	bf00      	nop
 80080aa:	e7fd      	b.n	80080a8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d10d      	bne.n	80080ce <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80080b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b6:	b672      	cpsid	i
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	b662      	cpsie	i
 80080c6:	60fb      	str	r3, [r7, #12]
}
 80080c8:	bf00      	nop
 80080ca:	bf00      	nop
 80080cc:	e7fd      	b.n	80080ca <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80080ce:	f000 fc75 	bl	80089bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80080d2:	4b1d      	ldr	r3, [pc, #116]	@ (8008148 <xTaskCheckForTimeOut+0xc8>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	69ba      	ldr	r2, [r7, #24]
 80080de:	1ad3      	subs	r3, r2, r3
 80080e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ea:	d102      	bne.n	80080f2 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80080ec:	2300      	movs	r3, #0
 80080ee:	61fb      	str	r3, [r7, #28]
 80080f0:	e023      	b.n	800813a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	4b15      	ldr	r3, [pc, #84]	@ (800814c <xTaskCheckForTimeOut+0xcc>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d007      	beq.n	800810e <xTaskCheckForTimeOut+0x8e>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	69ba      	ldr	r2, [r7, #24]
 8008104:	429a      	cmp	r2, r3
 8008106:	d302      	bcc.n	800810e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008108:	2301      	movs	r3, #1
 800810a:	61fb      	str	r3, [r7, #28]
 800810c:	e015      	b.n	800813a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	697a      	ldr	r2, [r7, #20]
 8008114:	429a      	cmp	r2, r3
 8008116:	d20b      	bcs.n	8008130 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	1ad2      	subs	r2, r2, r3
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f7ff ff95 	bl	8008054 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800812a:	2300      	movs	r3, #0
 800812c:	61fb      	str	r3, [r7, #28]
 800812e:	e004      	b.n	800813a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	2200      	movs	r2, #0
 8008134:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008136:	2301      	movs	r3, #1
 8008138:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800813a:	f000 fc75 	bl	8008a28 <vPortExitCritical>

	return xReturn;
 800813e:	69fb      	ldr	r3, [r7, #28]
}
 8008140:	4618      	mov	r0, r3
 8008142:	3720      	adds	r7, #32
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}
 8008148:	200060d4 	.word	0x200060d4
 800814c:	200060e8 	.word	0x200060e8

08008150 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008150:	b480      	push	{r7}
 8008152:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008154:	4b03      	ldr	r3, [pc, #12]	@ (8008164 <vTaskMissedYield+0x14>)
 8008156:	2201      	movs	r2, #1
 8008158:	601a      	str	r2, [r3, #0]
}
 800815a:	bf00      	nop
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr
 8008164:	200060e4 	.word	0x200060e4

08008168 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008170:	f000 f852 	bl	8008218 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008174:	4b06      	ldr	r3, [pc, #24]	@ (8008190 <prvIdleTask+0x28>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	2b01      	cmp	r3, #1
 800817a:	d9f9      	bls.n	8008170 <prvIdleTask+0x8>
			{
				taskYIELD();
 800817c:	4b05      	ldr	r3, [pc, #20]	@ (8008194 <prvIdleTask+0x2c>)
 800817e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008182:	601a      	str	r2, [r3, #0]
 8008184:	f3bf 8f4f 	dsb	sy
 8008188:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800818c:	e7f0      	b.n	8008170 <prvIdleTask+0x8>
 800818e:	bf00      	nop
 8008190:	20005fd4 	.word	0x20005fd4
 8008194:	e000ed04 	.word	0xe000ed04

08008198 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b082      	sub	sp, #8
 800819c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800819e:	2300      	movs	r3, #0
 80081a0:	607b      	str	r3, [r7, #4]
 80081a2:	e00c      	b.n	80081be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	4613      	mov	r3, r2
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	4413      	add	r3, r2
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4a12      	ldr	r2, [pc, #72]	@ (80081f8 <prvInitialiseTaskLists+0x60>)
 80081b0:	4413      	add	r3, r2
 80081b2:	4618      	mov	r0, r3
 80081b4:	f7fe f927 	bl	8006406 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	3301      	adds	r3, #1
 80081bc:	607b      	str	r3, [r7, #4]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2b06      	cmp	r3, #6
 80081c2:	d9ef      	bls.n	80081a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081c4:	480d      	ldr	r0, [pc, #52]	@ (80081fc <prvInitialiseTaskLists+0x64>)
 80081c6:	f7fe f91e 	bl	8006406 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081ca:	480d      	ldr	r0, [pc, #52]	@ (8008200 <prvInitialiseTaskLists+0x68>)
 80081cc:	f7fe f91b 	bl	8006406 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80081d0:	480c      	ldr	r0, [pc, #48]	@ (8008204 <prvInitialiseTaskLists+0x6c>)
 80081d2:	f7fe f918 	bl	8006406 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80081d6:	480c      	ldr	r0, [pc, #48]	@ (8008208 <prvInitialiseTaskLists+0x70>)
 80081d8:	f7fe f915 	bl	8006406 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80081dc:	480b      	ldr	r0, [pc, #44]	@ (800820c <prvInitialiseTaskLists+0x74>)
 80081de:	f7fe f912 	bl	8006406 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80081e2:	4b0b      	ldr	r3, [pc, #44]	@ (8008210 <prvInitialiseTaskLists+0x78>)
 80081e4:	4a05      	ldr	r2, [pc, #20]	@ (80081fc <prvInitialiseTaskLists+0x64>)
 80081e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80081e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008214 <prvInitialiseTaskLists+0x7c>)
 80081ea:	4a05      	ldr	r2, [pc, #20]	@ (8008200 <prvInitialiseTaskLists+0x68>)
 80081ec:	601a      	str	r2, [r3, #0]
}
 80081ee:	bf00      	nop
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	20005fd4 	.word	0x20005fd4
 80081fc:	20006060 	.word	0x20006060
 8008200:	20006074 	.word	0x20006074
 8008204:	20006090 	.word	0x20006090
 8008208:	200060a4 	.word	0x200060a4
 800820c:	200060bc 	.word	0x200060bc
 8008210:	20006088 	.word	0x20006088
 8008214:	2000608c 	.word	0x2000608c

08008218 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b082      	sub	sp, #8
 800821c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800821e:	e019      	b.n	8008254 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008220:	f000 fbcc 	bl	80089bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008224:	4b10      	ldr	r3, [pc, #64]	@ (8008268 <prvCheckTasksWaitingTermination+0x50>)
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	68db      	ldr	r3, [r3, #12]
 800822a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	3304      	adds	r3, #4
 8008230:	4618      	mov	r0, r3
 8008232:	f7fe f972 	bl	800651a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008236:	4b0d      	ldr	r3, [pc, #52]	@ (800826c <prvCheckTasksWaitingTermination+0x54>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	3b01      	subs	r3, #1
 800823c:	4a0b      	ldr	r2, [pc, #44]	@ (800826c <prvCheckTasksWaitingTermination+0x54>)
 800823e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008240:	4b0b      	ldr	r3, [pc, #44]	@ (8008270 <prvCheckTasksWaitingTermination+0x58>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	3b01      	subs	r3, #1
 8008246:	4a0a      	ldr	r2, [pc, #40]	@ (8008270 <prvCheckTasksWaitingTermination+0x58>)
 8008248:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800824a:	f000 fbed 	bl	8008a28 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f810 	bl	8008274 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008254:	4b06      	ldr	r3, [pc, #24]	@ (8008270 <prvCheckTasksWaitingTermination+0x58>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1e1      	bne.n	8008220 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800825c:	bf00      	nop
 800825e:	bf00      	nop
 8008260:	3708      	adds	r7, #8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	200060a4 	.word	0x200060a4
 800826c:	200060d0 	.word	0x200060d0
 8008270:	200060b8 	.word	0x200060b8

08008274 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008282:	2b00      	cmp	r3, #0
 8008284:	d108      	bne.n	8008298 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800828a:	4618      	mov	r0, r3
 800828c:	f000 fd92 	bl	8008db4 <vPortFree>
				vPortFree( pxTCB );
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 fd8f 	bl	8008db4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008296:	e01b      	b.n	80082d0 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d103      	bne.n	80082aa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 fd86 	bl	8008db4 <vPortFree>
	}
 80082a8:	e012      	b.n	80082d0 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80082b0:	2b02      	cmp	r3, #2
 80082b2:	d00d      	beq.n	80082d0 <prvDeleteTCB+0x5c>
	__asm volatile
 80082b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082b8:	b672      	cpsid	i
 80082ba:	f383 8811 	msr	BASEPRI, r3
 80082be:	f3bf 8f6f 	isb	sy
 80082c2:	f3bf 8f4f 	dsb	sy
 80082c6:	b662      	cpsie	i
 80082c8:	60fb      	str	r3, [r7, #12]
}
 80082ca:	bf00      	nop
 80082cc:	bf00      	nop
 80082ce:	e7fd      	b.n	80082cc <prvDeleteTCB+0x58>
	}
 80082d0:	bf00      	nop
 80082d2:	3710      	adds	r7, #16
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}

080082d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082de:	4b0c      	ldr	r3, [pc, #48]	@ (8008310 <prvResetNextTaskUnblockTime+0x38>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d104      	bne.n	80082f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80082e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008314 <prvResetNextTaskUnblockTime+0x3c>)
 80082ea:	f04f 32ff 	mov.w	r2, #4294967295
 80082ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80082f0:	e008      	b.n	8008304 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082f2:	4b07      	ldr	r3, [pc, #28]	@ (8008310 <prvResetNextTaskUnblockTime+0x38>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	4a04      	ldr	r2, [pc, #16]	@ (8008314 <prvResetNextTaskUnblockTime+0x3c>)
 8008302:	6013      	str	r3, [r2, #0]
}
 8008304:	bf00      	nop
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr
 8008310:	20006088 	.word	0x20006088
 8008314:	200060f0 	.word	0x200060f0

08008318 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800831e:	4b0b      	ldr	r3, [pc, #44]	@ (800834c <xTaskGetSchedulerState+0x34>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d102      	bne.n	800832c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008326:	2301      	movs	r3, #1
 8008328:	607b      	str	r3, [r7, #4]
 800832a:	e008      	b.n	800833e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800832c:	4b08      	ldr	r3, [pc, #32]	@ (8008350 <xTaskGetSchedulerState+0x38>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d102      	bne.n	800833a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008334:	2302      	movs	r3, #2
 8008336:	607b      	str	r3, [r7, #4]
 8008338:	e001      	b.n	800833e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800833a:	2300      	movs	r3, #0
 800833c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800833e:	687b      	ldr	r3, [r7, #4]
	}
 8008340:	4618      	mov	r0, r3
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr
 800834c:	200060dc 	.word	0x200060dc
 8008350:	200060f8 	.word	0x200060f8

08008354 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008354:	b580      	push	{r7, lr}
 8008356:	b084      	sub	sp, #16
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008360:	2300      	movs	r3, #0
 8008362:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d069      	beq.n	800843e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836e:	4b36      	ldr	r3, [pc, #216]	@ (8008448 <xTaskPriorityInherit+0xf4>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008374:	429a      	cmp	r2, r3
 8008376:	d259      	bcs.n	800842c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	699b      	ldr	r3, [r3, #24]
 800837c:	2b00      	cmp	r3, #0
 800837e:	db06      	blt.n	800838e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008380:	4b31      	ldr	r3, [pc, #196]	@ (8008448 <xTaskPriorityInherit+0xf4>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008386:	f1c3 0207 	rsb	r2, r3, #7
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	6959      	ldr	r1, [r3, #20]
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008396:	4613      	mov	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4a2b      	ldr	r2, [pc, #172]	@ (800844c <xTaskPriorityInherit+0xf8>)
 80083a0:	4413      	add	r3, r2
 80083a2:	4299      	cmp	r1, r3
 80083a4:	d13a      	bne.n	800841c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	3304      	adds	r3, #4
 80083aa:	4618      	mov	r0, r3
 80083ac:	f7fe f8b5 	bl	800651a <uxListRemove>
 80083b0:	4603      	mov	r3, r0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d115      	bne.n	80083e2 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083ba:	4924      	ldr	r1, [pc, #144]	@ (800844c <xTaskPriorityInherit+0xf8>)
 80083bc:	4613      	mov	r3, r2
 80083be:	009b      	lsls	r3, r3, #2
 80083c0:	4413      	add	r3, r2
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	440b      	add	r3, r1
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d10a      	bne.n	80083e2 <xTaskPriorityInherit+0x8e>
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083d0:	2201      	movs	r2, #1
 80083d2:	fa02 f303 	lsl.w	r3, r2, r3
 80083d6:	43da      	mvns	r2, r3
 80083d8:	4b1d      	ldr	r3, [pc, #116]	@ (8008450 <xTaskPriorityInherit+0xfc>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4013      	ands	r3, r2
 80083de:	4a1c      	ldr	r2, [pc, #112]	@ (8008450 <xTaskPriorityInherit+0xfc>)
 80083e0:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80083e2:	4b19      	ldr	r3, [pc, #100]	@ (8008448 <xTaskPriorityInherit+0xf4>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083f0:	2201      	movs	r2, #1
 80083f2:	409a      	lsls	r2, r3
 80083f4:	4b16      	ldr	r3, [pc, #88]	@ (8008450 <xTaskPriorityInherit+0xfc>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	4a15      	ldr	r2, [pc, #84]	@ (8008450 <xTaskPriorityInherit+0xfc>)
 80083fc:	6013      	str	r3, [r2, #0]
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008402:	4613      	mov	r3, r2
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	4413      	add	r3, r2
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	4a10      	ldr	r2, [pc, #64]	@ (800844c <xTaskPriorityInherit+0xf8>)
 800840c:	441a      	add	r2, r3
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	3304      	adds	r3, #4
 8008412:	4619      	mov	r1, r3
 8008414:	4610      	mov	r0, r2
 8008416:	f7fe f823 	bl	8006460 <vListInsertEnd>
 800841a:	e004      	b.n	8008426 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800841c:	4b0a      	ldr	r3, [pc, #40]	@ (8008448 <xTaskPriorityInherit+0xf4>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008426:	2301      	movs	r3, #1
 8008428:	60fb      	str	r3, [r7, #12]
 800842a:	e008      	b.n	800843e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008430:	4b05      	ldr	r3, [pc, #20]	@ (8008448 <xTaskPriorityInherit+0xf4>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008436:	429a      	cmp	r2, r3
 8008438:	d201      	bcs.n	800843e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800843a:	2301      	movs	r3, #1
 800843c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800843e:	68fb      	ldr	r3, [r7, #12]
	}
 8008440:	4618      	mov	r0, r3
 8008442:	3710      	adds	r7, #16
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}
 8008448:	20005fd0 	.word	0x20005fd0
 800844c:	20005fd4 	.word	0x20005fd4
 8008450:	200060d8 	.word	0x200060d8

08008454 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008460:	2300      	movs	r3, #0
 8008462:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d074      	beq.n	8008554 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800846a:	4b3d      	ldr	r3, [pc, #244]	@ (8008560 <xTaskPriorityDisinherit+0x10c>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	693a      	ldr	r2, [r7, #16]
 8008470:	429a      	cmp	r2, r3
 8008472:	d00d      	beq.n	8008490 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8008474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008478:	b672      	cpsid	i
 800847a:	f383 8811 	msr	BASEPRI, r3
 800847e:	f3bf 8f6f 	isb	sy
 8008482:	f3bf 8f4f 	dsb	sy
 8008486:	b662      	cpsie	i
 8008488:	60fb      	str	r3, [r7, #12]
}
 800848a:	bf00      	nop
 800848c:	bf00      	nop
 800848e:	e7fd      	b.n	800848c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008494:	2b00      	cmp	r3, #0
 8008496:	d10d      	bne.n	80084b4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8008498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800849c:	b672      	cpsid	i
 800849e:	f383 8811 	msr	BASEPRI, r3
 80084a2:	f3bf 8f6f 	isb	sy
 80084a6:	f3bf 8f4f 	dsb	sy
 80084aa:	b662      	cpsie	i
 80084ac:	60bb      	str	r3, [r7, #8]
}
 80084ae:	bf00      	nop
 80084b0:	bf00      	nop
 80084b2:	e7fd      	b.n	80084b0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084b8:	1e5a      	subs	r2, r3, #1
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d044      	beq.n	8008554 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d140      	bne.n	8008554 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	3304      	adds	r3, #4
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7fe f81f 	bl	800651a <uxListRemove>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d115      	bne.n	800850e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084e6:	491f      	ldr	r1, [pc, #124]	@ (8008564 <xTaskPriorityDisinherit+0x110>)
 80084e8:	4613      	mov	r3, r2
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	4413      	add	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	440b      	add	r3, r1
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d10a      	bne.n	800850e <xTaskPriorityDisinherit+0xba>
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084fc:	2201      	movs	r2, #1
 80084fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008502:	43da      	mvns	r2, r3
 8008504:	4b18      	ldr	r3, [pc, #96]	@ (8008568 <xTaskPriorityDisinherit+0x114>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4013      	ands	r3, r2
 800850a:	4a17      	ldr	r2, [pc, #92]	@ (8008568 <xTaskPriorityDisinherit+0x114>)
 800850c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800851a:	f1c3 0207 	rsb	r2, r3, #7
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008526:	2201      	movs	r2, #1
 8008528:	409a      	lsls	r2, r3
 800852a:	4b0f      	ldr	r3, [pc, #60]	@ (8008568 <xTaskPriorityDisinherit+0x114>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4313      	orrs	r3, r2
 8008530:	4a0d      	ldr	r2, [pc, #52]	@ (8008568 <xTaskPriorityDisinherit+0x114>)
 8008532:	6013      	str	r3, [r2, #0]
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008538:	4613      	mov	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	4413      	add	r3, r2
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	4a08      	ldr	r2, [pc, #32]	@ (8008564 <xTaskPriorityDisinherit+0x110>)
 8008542:	441a      	add	r2, r3
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	3304      	adds	r3, #4
 8008548:	4619      	mov	r1, r3
 800854a:	4610      	mov	r0, r2
 800854c:	f7fd ff88 	bl	8006460 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008550:	2301      	movs	r3, #1
 8008552:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008554:	697b      	ldr	r3, [r7, #20]
	}
 8008556:	4618      	mov	r0, r3
 8008558:	3718      	adds	r7, #24
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	20005fd0 	.word	0x20005fd0
 8008564:	20005fd4 	.word	0x20005fd4
 8008568:	200060d8 	.word	0x200060d8

0800856c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800856c:	b580      	push	{r7, lr}
 800856e:	b088      	sub	sp, #32
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800857a:	2301      	movs	r3, #1
 800857c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2b00      	cmp	r3, #0
 8008582:	f000 8089 	beq.w	8008698 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10d      	bne.n	80085aa <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800858e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008592:	b672      	cpsid	i
 8008594:	f383 8811 	msr	BASEPRI, r3
 8008598:	f3bf 8f6f 	isb	sy
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	b662      	cpsie	i
 80085a2:	60fb      	str	r3, [r7, #12]
}
 80085a4:	bf00      	nop
 80085a6:	bf00      	nop
 80085a8:	e7fd      	b.n	80085a6 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ae:	683a      	ldr	r2, [r7, #0]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d902      	bls.n	80085ba <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	61fb      	str	r3, [r7, #28]
 80085b8:	e002      	b.n	80085c0 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085be:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80085c0:	69bb      	ldr	r3, [r7, #24]
 80085c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c4:	69fa      	ldr	r2, [r7, #28]
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d066      	beq.n	8008698 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085ce:	697a      	ldr	r2, [r7, #20]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d161      	bne.n	8008698 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80085d4:	4b32      	ldr	r3, [pc, #200]	@ (80086a0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	69ba      	ldr	r2, [r7, #24]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d10d      	bne.n	80085fa <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 80085de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e2:	b672      	cpsid	i
 80085e4:	f383 8811 	msr	BASEPRI, r3
 80085e8:	f3bf 8f6f 	isb	sy
 80085ec:	f3bf 8f4f 	dsb	sy
 80085f0:	b662      	cpsie	i
 80085f2:	60bb      	str	r3, [r7, #8]
}
 80085f4:	bf00      	nop
 80085f6:	bf00      	nop
 80085f8:	e7fd      	b.n	80085f6 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085fe:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	69fa      	ldr	r2, [r7, #28]
 8008604:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	699b      	ldr	r3, [r3, #24]
 800860a:	2b00      	cmp	r3, #0
 800860c:	db04      	blt.n	8008618 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800860e:	69fb      	ldr	r3, [r7, #28]
 8008610:	f1c3 0207 	rsb	r2, r3, #7
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	6959      	ldr	r1, [r3, #20]
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	4613      	mov	r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	4413      	add	r3, r2
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	4a1f      	ldr	r2, [pc, #124]	@ (80086a4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008628:	4413      	add	r3, r2
 800862a:	4299      	cmp	r1, r3
 800862c:	d134      	bne.n	8008698 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800862e:	69bb      	ldr	r3, [r7, #24]
 8008630:	3304      	adds	r3, #4
 8008632:	4618      	mov	r0, r3
 8008634:	f7fd ff71 	bl	800651a <uxListRemove>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d115      	bne.n	800866a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008642:	4918      	ldr	r1, [pc, #96]	@ (80086a4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008644:	4613      	mov	r3, r2
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	4413      	add	r3, r2
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	440b      	add	r3, r1
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d10a      	bne.n	800866a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008658:	2201      	movs	r2, #1
 800865a:	fa02 f303 	lsl.w	r3, r2, r3
 800865e:	43da      	mvns	r2, r3
 8008660:	4b11      	ldr	r3, [pc, #68]	@ (80086a8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4013      	ands	r3, r2
 8008666:	4a10      	ldr	r2, [pc, #64]	@ (80086a8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008668:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866e:	2201      	movs	r2, #1
 8008670:	409a      	lsls	r2, r3
 8008672:	4b0d      	ldr	r3, [pc, #52]	@ (80086a8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4313      	orrs	r3, r2
 8008678:	4a0b      	ldr	r2, [pc, #44]	@ (80086a8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800867a:	6013      	str	r3, [r2, #0]
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008680:	4613      	mov	r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	4413      	add	r3, r2
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	4a06      	ldr	r2, [pc, #24]	@ (80086a4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800868a:	441a      	add	r2, r3
 800868c:	69bb      	ldr	r3, [r7, #24]
 800868e:	3304      	adds	r3, #4
 8008690:	4619      	mov	r1, r3
 8008692:	4610      	mov	r0, r2
 8008694:	f7fd fee4 	bl	8006460 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008698:	bf00      	nop
 800869a:	3720      	adds	r7, #32
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}
 80086a0:	20005fd0 	.word	0x20005fd0
 80086a4:	20005fd4 	.word	0x20005fd4
 80086a8:	200060d8 	.word	0x200060d8

080086ac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80086ac:	b480      	push	{r7}
 80086ae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80086b0:	4b07      	ldr	r3, [pc, #28]	@ (80086d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d004      	beq.n	80086c2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80086b8:	4b05      	ldr	r3, [pc, #20]	@ (80086d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80086be:	3201      	adds	r2, #1
 80086c0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80086c2:	4b03      	ldr	r3, [pc, #12]	@ (80086d0 <pvTaskIncrementMutexHeldCount+0x24>)
 80086c4:	681b      	ldr	r3, [r3, #0]
	}
 80086c6:	4618      	mov	r0, r3
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr
 80086d0:	20005fd0 	.word	0x20005fd0

080086d4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80086de:	4b29      	ldr	r3, [pc, #164]	@ (8008784 <prvAddCurrentTaskToDelayedList+0xb0>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086e4:	4b28      	ldr	r3, [pc, #160]	@ (8008788 <prvAddCurrentTaskToDelayedList+0xb4>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	3304      	adds	r3, #4
 80086ea:	4618      	mov	r0, r3
 80086ec:	f7fd ff15 	bl	800651a <uxListRemove>
 80086f0:	4603      	mov	r3, r0
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d10b      	bne.n	800870e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80086f6:	4b24      	ldr	r3, [pc, #144]	@ (8008788 <prvAddCurrentTaskToDelayedList+0xb4>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fc:	2201      	movs	r2, #1
 80086fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008702:	43da      	mvns	r2, r3
 8008704:	4b21      	ldr	r3, [pc, #132]	@ (800878c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4013      	ands	r3, r2
 800870a:	4a20      	ldr	r2, [pc, #128]	@ (800878c <prvAddCurrentTaskToDelayedList+0xb8>)
 800870c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008714:	d10a      	bne.n	800872c <prvAddCurrentTaskToDelayedList+0x58>
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d007      	beq.n	800872c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800871c:	4b1a      	ldr	r3, [pc, #104]	@ (8008788 <prvAddCurrentTaskToDelayedList+0xb4>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3304      	adds	r3, #4
 8008722:	4619      	mov	r1, r3
 8008724:	481a      	ldr	r0, [pc, #104]	@ (8008790 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008726:	f7fd fe9b 	bl	8006460 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800872a:	e026      	b.n	800877a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800872c:	68fa      	ldr	r2, [r7, #12]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4413      	add	r3, r2
 8008732:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008734:	4b14      	ldr	r3, [pc, #80]	@ (8008788 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	429a      	cmp	r2, r3
 8008742:	d209      	bcs.n	8008758 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008744:	4b13      	ldr	r3, [pc, #76]	@ (8008794 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	4b0f      	ldr	r3, [pc, #60]	@ (8008788 <prvAddCurrentTaskToDelayedList+0xb4>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	3304      	adds	r3, #4
 800874e:	4619      	mov	r1, r3
 8008750:	4610      	mov	r0, r2
 8008752:	f7fd fea9 	bl	80064a8 <vListInsert>
}
 8008756:	e010      	b.n	800877a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008758:	4b0f      	ldr	r3, [pc, #60]	@ (8008798 <prvAddCurrentTaskToDelayedList+0xc4>)
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	4b0a      	ldr	r3, [pc, #40]	@ (8008788 <prvAddCurrentTaskToDelayedList+0xb4>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	3304      	adds	r3, #4
 8008762:	4619      	mov	r1, r3
 8008764:	4610      	mov	r0, r2
 8008766:	f7fd fe9f 	bl	80064a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800876a:	4b0c      	ldr	r3, [pc, #48]	@ (800879c <prvAddCurrentTaskToDelayedList+0xc8>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	68ba      	ldr	r2, [r7, #8]
 8008770:	429a      	cmp	r2, r3
 8008772:	d202      	bcs.n	800877a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008774:	4a09      	ldr	r2, [pc, #36]	@ (800879c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	6013      	str	r3, [r2, #0]
}
 800877a:	bf00      	nop
 800877c:	3710      	adds	r7, #16
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	200060d4 	.word	0x200060d4
 8008788:	20005fd0 	.word	0x20005fd0
 800878c:	200060d8 	.word	0x200060d8
 8008790:	200060bc 	.word	0x200060bc
 8008794:	2000608c 	.word	0x2000608c
 8008798:	20006088 	.word	0x20006088
 800879c:	200060f0 	.word	0x200060f0

080087a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	60f8      	str	r0, [r7, #12]
 80087a8:	60b9      	str	r1, [r7, #8]
 80087aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	3b04      	subs	r3, #4
 80087b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80087b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	3b04      	subs	r3, #4
 80087be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	f023 0201 	bic.w	r2, r3, #1
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	3b04      	subs	r3, #4
 80087ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80087d0:	4a0c      	ldr	r2, [pc, #48]	@ (8008804 <pxPortInitialiseStack+0x64>)
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	3b14      	subs	r3, #20
 80087da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	3b04      	subs	r3, #4
 80087e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f06f 0202 	mvn.w	r2, #2
 80087ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	3b20      	subs	r3, #32
 80087f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80087f6:	68fb      	ldr	r3, [r7, #12]
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3714      	adds	r7, #20
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr
 8008804:	08008809 	.word	0x08008809

08008808 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008808:	b480      	push	{r7}
 800880a:	b085      	sub	sp, #20
 800880c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800880e:	2300      	movs	r3, #0
 8008810:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008812:	4b15      	ldr	r3, [pc, #84]	@ (8008868 <prvTaskExitError+0x60>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800881a:	d00d      	beq.n	8008838 <prvTaskExitError+0x30>
	__asm volatile
 800881c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008820:	b672      	cpsid	i
 8008822:	f383 8811 	msr	BASEPRI, r3
 8008826:	f3bf 8f6f 	isb	sy
 800882a:	f3bf 8f4f 	dsb	sy
 800882e:	b662      	cpsie	i
 8008830:	60fb      	str	r3, [r7, #12]
}
 8008832:	bf00      	nop
 8008834:	bf00      	nop
 8008836:	e7fd      	b.n	8008834 <prvTaskExitError+0x2c>
	__asm volatile
 8008838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800883c:	b672      	cpsid	i
 800883e:	f383 8811 	msr	BASEPRI, r3
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	f3bf 8f4f 	dsb	sy
 800884a:	b662      	cpsie	i
 800884c:	60bb      	str	r3, [r7, #8]
}
 800884e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008850:	bf00      	nop
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d0fc      	beq.n	8008852 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008858:	bf00      	nop
 800885a:	bf00      	nop
 800885c:	3714      	adds	r7, #20
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	20000024 	.word	0x20000024
 800886c:	00000000 	.word	0x00000000

08008870 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008870:	4b07      	ldr	r3, [pc, #28]	@ (8008890 <pxCurrentTCBConst2>)
 8008872:	6819      	ldr	r1, [r3, #0]
 8008874:	6808      	ldr	r0, [r1, #0]
 8008876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800887a:	f380 8809 	msr	PSP, r0
 800887e:	f3bf 8f6f 	isb	sy
 8008882:	f04f 0000 	mov.w	r0, #0
 8008886:	f380 8811 	msr	BASEPRI, r0
 800888a:	4770      	bx	lr
 800888c:	f3af 8000 	nop.w

08008890 <pxCurrentTCBConst2>:
 8008890:	20005fd0 	.word	0x20005fd0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008894:	bf00      	nop
 8008896:	bf00      	nop

08008898 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008898:	4808      	ldr	r0, [pc, #32]	@ (80088bc <prvPortStartFirstTask+0x24>)
 800889a:	6800      	ldr	r0, [r0, #0]
 800889c:	6800      	ldr	r0, [r0, #0]
 800889e:	f380 8808 	msr	MSP, r0
 80088a2:	f04f 0000 	mov.w	r0, #0
 80088a6:	f380 8814 	msr	CONTROL, r0
 80088aa:	b662      	cpsie	i
 80088ac:	b661      	cpsie	f
 80088ae:	f3bf 8f4f 	dsb	sy
 80088b2:	f3bf 8f6f 	isb	sy
 80088b6:	df00      	svc	0
 80088b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80088ba:	bf00      	nop
 80088bc:	e000ed08 	.word	0xe000ed08

080088c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80088c6:	4b37      	ldr	r3, [pc, #220]	@ (80089a4 <xPortStartScheduler+0xe4>)
 80088c8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	22ff      	movs	r2, #255	@ 0xff
 80088d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80088e0:	78fb      	ldrb	r3, [r7, #3]
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80088e8:	b2da      	uxtb	r2, r3
 80088ea:	4b2f      	ldr	r3, [pc, #188]	@ (80089a8 <xPortStartScheduler+0xe8>)
 80088ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80088ee:	4b2f      	ldr	r3, [pc, #188]	@ (80089ac <xPortStartScheduler+0xec>)
 80088f0:	2207      	movs	r2, #7
 80088f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088f4:	e009      	b.n	800890a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80088f6:	4b2d      	ldr	r3, [pc, #180]	@ (80089ac <xPortStartScheduler+0xec>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	3b01      	subs	r3, #1
 80088fc:	4a2b      	ldr	r2, [pc, #172]	@ (80089ac <xPortStartScheduler+0xec>)
 80088fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008900:	78fb      	ldrb	r3, [r7, #3]
 8008902:	b2db      	uxtb	r3, r3
 8008904:	005b      	lsls	r3, r3, #1
 8008906:	b2db      	uxtb	r3, r3
 8008908:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800890a:	78fb      	ldrb	r3, [r7, #3]
 800890c:	b2db      	uxtb	r3, r3
 800890e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008912:	2b80      	cmp	r3, #128	@ 0x80
 8008914:	d0ef      	beq.n	80088f6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008916:	4b25      	ldr	r3, [pc, #148]	@ (80089ac <xPortStartScheduler+0xec>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f1c3 0307 	rsb	r3, r3, #7
 800891e:	2b04      	cmp	r3, #4
 8008920:	d00d      	beq.n	800893e <xPortStartScheduler+0x7e>
	__asm volatile
 8008922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008926:	b672      	cpsid	i
 8008928:	f383 8811 	msr	BASEPRI, r3
 800892c:	f3bf 8f6f 	isb	sy
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	b662      	cpsie	i
 8008936:	60bb      	str	r3, [r7, #8]
}
 8008938:	bf00      	nop
 800893a:	bf00      	nop
 800893c:	e7fd      	b.n	800893a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800893e:	4b1b      	ldr	r3, [pc, #108]	@ (80089ac <xPortStartScheduler+0xec>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	021b      	lsls	r3, r3, #8
 8008944:	4a19      	ldr	r2, [pc, #100]	@ (80089ac <xPortStartScheduler+0xec>)
 8008946:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008948:	4b18      	ldr	r3, [pc, #96]	@ (80089ac <xPortStartScheduler+0xec>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008950:	4a16      	ldr	r2, [pc, #88]	@ (80089ac <xPortStartScheduler+0xec>)
 8008952:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	b2da      	uxtb	r2, r3
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800895c:	4b14      	ldr	r3, [pc, #80]	@ (80089b0 <xPortStartScheduler+0xf0>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a13      	ldr	r2, [pc, #76]	@ (80089b0 <xPortStartScheduler+0xf0>)
 8008962:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008966:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008968:	4b11      	ldr	r3, [pc, #68]	@ (80089b0 <xPortStartScheduler+0xf0>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a10      	ldr	r2, [pc, #64]	@ (80089b0 <xPortStartScheduler+0xf0>)
 800896e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008972:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008974:	f000 f8dc 	bl	8008b30 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008978:	4b0e      	ldr	r3, [pc, #56]	@ (80089b4 <xPortStartScheduler+0xf4>)
 800897a:	2200      	movs	r2, #0
 800897c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800897e:	f000 f8fb 	bl	8008b78 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008982:	4b0d      	ldr	r3, [pc, #52]	@ (80089b8 <xPortStartScheduler+0xf8>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a0c      	ldr	r2, [pc, #48]	@ (80089b8 <xPortStartScheduler+0xf8>)
 8008988:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800898c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800898e:	f7ff ff83 	bl	8008898 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008992:	f7ff fa73 	bl	8007e7c <vTaskSwitchContext>
	prvTaskExitError();
 8008996:	f7ff ff37 	bl	8008808 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800899a:	2300      	movs	r3, #0
}
 800899c:	4618      	mov	r0, r3
 800899e:	3710      	adds	r7, #16
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}
 80089a4:	e000e400 	.word	0xe000e400
 80089a8:	200060fc 	.word	0x200060fc
 80089ac:	20006100 	.word	0x20006100
 80089b0:	e000ed20 	.word	0xe000ed20
 80089b4:	20000024 	.word	0x20000024
 80089b8:	e000ef34 	.word	0xe000ef34

080089bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
	__asm volatile
 80089c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c6:	b672      	cpsid	i
 80089c8:	f383 8811 	msr	BASEPRI, r3
 80089cc:	f3bf 8f6f 	isb	sy
 80089d0:	f3bf 8f4f 	dsb	sy
 80089d4:	b662      	cpsie	i
 80089d6:	607b      	str	r3, [r7, #4]
}
 80089d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80089da:	4b11      	ldr	r3, [pc, #68]	@ (8008a20 <vPortEnterCritical+0x64>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	3301      	adds	r3, #1
 80089e0:	4a0f      	ldr	r2, [pc, #60]	@ (8008a20 <vPortEnterCritical+0x64>)
 80089e2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80089e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008a20 <vPortEnterCritical+0x64>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d112      	bne.n	8008a12 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80089ec:	4b0d      	ldr	r3, [pc, #52]	@ (8008a24 <vPortEnterCritical+0x68>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	b2db      	uxtb	r3, r3
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00d      	beq.n	8008a12 <vPortEnterCritical+0x56>
	__asm volatile
 80089f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089fa:	b672      	cpsid	i
 80089fc:	f383 8811 	msr	BASEPRI, r3
 8008a00:	f3bf 8f6f 	isb	sy
 8008a04:	f3bf 8f4f 	dsb	sy
 8008a08:	b662      	cpsie	i
 8008a0a:	603b      	str	r3, [r7, #0]
}
 8008a0c:	bf00      	nop
 8008a0e:	bf00      	nop
 8008a10:	e7fd      	b.n	8008a0e <vPortEnterCritical+0x52>
	}
}
 8008a12:	bf00      	nop
 8008a14:	370c      	adds	r7, #12
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	20000024 	.word	0x20000024
 8008a24:	e000ed04 	.word	0xe000ed04

08008a28 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008a2e:	4b13      	ldr	r3, [pc, #76]	@ (8008a7c <vPortExitCritical+0x54>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d10d      	bne.n	8008a52 <vPortExitCritical+0x2a>
	__asm volatile
 8008a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a3a:	b672      	cpsid	i
 8008a3c:	f383 8811 	msr	BASEPRI, r3
 8008a40:	f3bf 8f6f 	isb	sy
 8008a44:	f3bf 8f4f 	dsb	sy
 8008a48:	b662      	cpsie	i
 8008a4a:	607b      	str	r3, [r7, #4]
}
 8008a4c:	bf00      	nop
 8008a4e:	bf00      	nop
 8008a50:	e7fd      	b.n	8008a4e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008a52:	4b0a      	ldr	r3, [pc, #40]	@ (8008a7c <vPortExitCritical+0x54>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	3b01      	subs	r3, #1
 8008a58:	4a08      	ldr	r2, [pc, #32]	@ (8008a7c <vPortExitCritical+0x54>)
 8008a5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a5c:	4b07      	ldr	r3, [pc, #28]	@ (8008a7c <vPortExitCritical+0x54>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d105      	bne.n	8008a70 <vPortExitCritical+0x48>
 8008a64:	2300      	movs	r3, #0
 8008a66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	f383 8811 	msr	BASEPRI, r3
}
 8008a6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr
 8008a7c:	20000024 	.word	0x20000024

08008a80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008a80:	f3ef 8009 	mrs	r0, PSP
 8008a84:	f3bf 8f6f 	isb	sy
 8008a88:	4b15      	ldr	r3, [pc, #84]	@ (8008ae0 <pxCurrentTCBConst>)
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	f01e 0f10 	tst.w	lr, #16
 8008a90:	bf08      	it	eq
 8008a92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008a96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a9a:	6010      	str	r0, [r2, #0]
 8008a9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008aa0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008aa4:	b672      	cpsid	i
 8008aa6:	f380 8811 	msr	BASEPRI, r0
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	f3bf 8f6f 	isb	sy
 8008ab2:	b662      	cpsie	i
 8008ab4:	f7ff f9e2 	bl	8007e7c <vTaskSwitchContext>
 8008ab8:	f04f 0000 	mov.w	r0, #0
 8008abc:	f380 8811 	msr	BASEPRI, r0
 8008ac0:	bc09      	pop	{r0, r3}
 8008ac2:	6819      	ldr	r1, [r3, #0]
 8008ac4:	6808      	ldr	r0, [r1, #0]
 8008ac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aca:	f01e 0f10 	tst.w	lr, #16
 8008ace:	bf08      	it	eq
 8008ad0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008ad4:	f380 8809 	msr	PSP, r0
 8008ad8:	f3bf 8f6f 	isb	sy
 8008adc:	4770      	bx	lr
 8008ade:	bf00      	nop

08008ae0 <pxCurrentTCBConst>:
 8008ae0:	20005fd0 	.word	0x20005fd0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ae4:	bf00      	nop
 8008ae6:	bf00      	nop

08008ae8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
	__asm volatile
 8008aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af2:	b672      	cpsid	i
 8008af4:	f383 8811 	msr	BASEPRI, r3
 8008af8:	f3bf 8f6f 	isb	sy
 8008afc:	f3bf 8f4f 	dsb	sy
 8008b00:	b662      	cpsie	i
 8008b02:	607b      	str	r3, [r7, #4]
}
 8008b04:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008b06:	f7ff f8fd 	bl	8007d04 <xTaskIncrementTick>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d003      	beq.n	8008b18 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008b10:	4b06      	ldr	r3, [pc, #24]	@ (8008b2c <SysTick_Handler+0x44>)
 8008b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b16:	601a      	str	r2, [r3, #0]
 8008b18:	2300      	movs	r3, #0
 8008b1a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	f383 8811 	msr	BASEPRI, r3
}
 8008b22:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008b24:	bf00      	nop
 8008b26:	3708      	adds	r7, #8
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}
 8008b2c:	e000ed04 	.word	0xe000ed04

08008b30 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008b30:	b480      	push	{r7}
 8008b32:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b34:	4b0b      	ldr	r3, [pc, #44]	@ (8008b64 <vPortSetupTimerInterrupt+0x34>)
 8008b36:	2200      	movs	r2, #0
 8008b38:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8008b68 <vPortSetupTimerInterrupt+0x38>)
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b40:	4b0a      	ldr	r3, [pc, #40]	@ (8008b6c <vPortSetupTimerInterrupt+0x3c>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a0a      	ldr	r2, [pc, #40]	@ (8008b70 <vPortSetupTimerInterrupt+0x40>)
 8008b46:	fba2 2303 	umull	r2, r3, r2, r3
 8008b4a:	099b      	lsrs	r3, r3, #6
 8008b4c:	4a09      	ldr	r2, [pc, #36]	@ (8008b74 <vPortSetupTimerInterrupt+0x44>)
 8008b4e:	3b01      	subs	r3, #1
 8008b50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008b52:	4b04      	ldr	r3, [pc, #16]	@ (8008b64 <vPortSetupTimerInterrupt+0x34>)
 8008b54:	2207      	movs	r2, #7
 8008b56:	601a      	str	r2, [r3, #0]
}
 8008b58:	bf00      	nop
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	e000e010 	.word	0xe000e010
 8008b68:	e000e018 	.word	0xe000e018
 8008b6c:	20000004 	.word	0x20000004
 8008b70:	10624dd3 	.word	0x10624dd3
 8008b74:	e000e014 	.word	0xe000e014

08008b78 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008b78:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008b88 <vPortEnableVFP+0x10>
 8008b7c:	6801      	ldr	r1, [r0, #0]
 8008b7e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008b82:	6001      	str	r1, [r0, #0]
 8008b84:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008b86:	bf00      	nop
 8008b88:	e000ed88 	.word	0xe000ed88

08008b8c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b085      	sub	sp, #20
 8008b90:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008b92:	f3ef 8305 	mrs	r3, IPSR
 8008b96:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2b0f      	cmp	r3, #15
 8008b9c:	d917      	bls.n	8008bce <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8008c08 <vPortValidateInterruptPriority+0x7c>)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	781b      	ldrb	r3, [r3, #0]
 8008ba6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008ba8:	4b18      	ldr	r3, [pc, #96]	@ (8008c0c <vPortValidateInterruptPriority+0x80>)
 8008baa:	781b      	ldrb	r3, [r3, #0]
 8008bac:	7afa      	ldrb	r2, [r7, #11]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d20d      	bcs.n	8008bce <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb6:	b672      	cpsid	i
 8008bb8:	f383 8811 	msr	BASEPRI, r3
 8008bbc:	f3bf 8f6f 	isb	sy
 8008bc0:	f3bf 8f4f 	dsb	sy
 8008bc4:	b662      	cpsie	i
 8008bc6:	607b      	str	r3, [r7, #4]
}
 8008bc8:	bf00      	nop
 8008bca:	bf00      	nop
 8008bcc:	e7fd      	b.n	8008bca <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008bce:	4b10      	ldr	r3, [pc, #64]	@ (8008c10 <vPortValidateInterruptPriority+0x84>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8008c14 <vPortValidateInterruptPriority+0x88>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d90d      	bls.n	8008bfa <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8008bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be2:	b672      	cpsid	i
 8008be4:	f383 8811 	msr	BASEPRI, r3
 8008be8:	f3bf 8f6f 	isb	sy
 8008bec:	f3bf 8f4f 	dsb	sy
 8008bf0:	b662      	cpsie	i
 8008bf2:	603b      	str	r3, [r7, #0]
}
 8008bf4:	bf00      	nop
 8008bf6:	bf00      	nop
 8008bf8:	e7fd      	b.n	8008bf6 <vPortValidateInterruptPriority+0x6a>
	}
 8008bfa:	bf00      	nop
 8008bfc:	3714      	adds	r7, #20
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop
 8008c08:	e000e3f0 	.word	0xe000e3f0
 8008c0c:	200060fc 	.word	0x200060fc
 8008c10:	e000ed0c 	.word	0xe000ed0c
 8008c14:	20006100 	.word	0x20006100

08008c18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b08a      	sub	sp, #40	@ 0x28
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008c20:	2300      	movs	r3, #0
 8008c22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008c24:	f7fe ff9e 	bl	8007b64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008c28:	4b5d      	ldr	r3, [pc, #372]	@ (8008da0 <pvPortMalloc+0x188>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d101      	bne.n	8008c34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008c30:	f000 f920 	bl	8008e74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008c34:	4b5b      	ldr	r3, [pc, #364]	@ (8008da4 <pvPortMalloc+0x18c>)
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	f040 8094 	bne.w	8008d6a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d020      	beq.n	8008c8a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008c48:	2208      	movs	r2, #8
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f003 0307 	and.w	r3, r3, #7
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d017      	beq.n	8008c8a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f023 0307 	bic.w	r3, r3, #7
 8008c60:	3308      	adds	r3, #8
 8008c62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f003 0307 	and.w	r3, r3, #7
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00d      	beq.n	8008c8a <pvPortMalloc+0x72>
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c72:	b672      	cpsid	i
 8008c74:	f383 8811 	msr	BASEPRI, r3
 8008c78:	f3bf 8f6f 	isb	sy
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	b662      	cpsie	i
 8008c82:	617b      	str	r3, [r7, #20]
}
 8008c84:	bf00      	nop
 8008c86:	bf00      	nop
 8008c88:	e7fd      	b.n	8008c86 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d06c      	beq.n	8008d6a <pvPortMalloc+0x152>
 8008c90:	4b45      	ldr	r3, [pc, #276]	@ (8008da8 <pvPortMalloc+0x190>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d867      	bhi.n	8008d6a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008c9a:	4b44      	ldr	r3, [pc, #272]	@ (8008dac <pvPortMalloc+0x194>)
 8008c9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008c9e:	4b43      	ldr	r3, [pc, #268]	@ (8008dac <pvPortMalloc+0x194>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ca4:	e004      	b.n	8008cb0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8008ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	429a      	cmp	r2, r3
 8008cb8:	d903      	bls.n	8008cc2 <pvPortMalloc+0xaa>
 8008cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1f1      	bne.n	8008ca6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008cc2:	4b37      	ldr	r3, [pc, #220]	@ (8008da0 <pvPortMalloc+0x188>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d04e      	beq.n	8008d6a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008ccc:	6a3b      	ldr	r3, [r7, #32]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2208      	movs	r2, #8
 8008cd2:	4413      	add	r3, r2
 8008cd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd8:	681a      	ldr	r2, [r3, #0]
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce0:	685a      	ldr	r2, [r3, #4]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	1ad2      	subs	r2, r2, r3
 8008ce6:	2308      	movs	r3, #8
 8008ce8:	005b      	lsls	r3, r3, #1
 8008cea:	429a      	cmp	r2, r3
 8008cec:	d922      	bls.n	8008d34 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	f003 0307 	and.w	r3, r3, #7
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d00d      	beq.n	8008d1c <pvPortMalloc+0x104>
	__asm volatile
 8008d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d04:	b672      	cpsid	i
 8008d06:	f383 8811 	msr	BASEPRI, r3
 8008d0a:	f3bf 8f6f 	isb	sy
 8008d0e:	f3bf 8f4f 	dsb	sy
 8008d12:	b662      	cpsie	i
 8008d14:	613b      	str	r3, [r7, #16]
}
 8008d16:	bf00      	nop
 8008d18:	bf00      	nop
 8008d1a:	e7fd      	b.n	8008d18 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1e:	685a      	ldr	r2, [r3, #4]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	1ad2      	subs	r2, r2, r3
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008d2e:	69b8      	ldr	r0, [r7, #24]
 8008d30:	f000 f902 	bl	8008f38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008d34:	4b1c      	ldr	r3, [pc, #112]	@ (8008da8 <pvPortMalloc+0x190>)
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	1ad3      	subs	r3, r2, r3
 8008d3e:	4a1a      	ldr	r2, [pc, #104]	@ (8008da8 <pvPortMalloc+0x190>)
 8008d40:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008d42:	4b19      	ldr	r3, [pc, #100]	@ (8008da8 <pvPortMalloc+0x190>)
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	4b1a      	ldr	r3, [pc, #104]	@ (8008db0 <pvPortMalloc+0x198>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d203      	bcs.n	8008d56 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008d4e:	4b16      	ldr	r3, [pc, #88]	@ (8008da8 <pvPortMalloc+0x190>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a17      	ldr	r2, [pc, #92]	@ (8008db0 <pvPortMalloc+0x198>)
 8008d54:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	4b12      	ldr	r3, [pc, #72]	@ (8008da4 <pvPortMalloc+0x18c>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	431a      	orrs	r2, r3
 8008d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d62:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d66:	2200      	movs	r2, #0
 8008d68:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008d6a:	f7fe ff09 	bl	8007b80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	f003 0307 	and.w	r3, r3, #7
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00d      	beq.n	8008d94 <pvPortMalloc+0x17c>
	__asm volatile
 8008d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d7c:	b672      	cpsid	i
 8008d7e:	f383 8811 	msr	BASEPRI, r3
 8008d82:	f3bf 8f6f 	isb	sy
 8008d86:	f3bf 8f4f 	dsb	sy
 8008d8a:	b662      	cpsie	i
 8008d8c:	60fb      	str	r3, [r7, #12]
}
 8008d8e:	bf00      	nop
 8008d90:	bf00      	nop
 8008d92:	e7fd      	b.n	8008d90 <pvPortMalloc+0x178>
	return pvReturn;
 8008d94:	69fb      	ldr	r3, [r7, #28]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3728      	adds	r7, #40	@ 0x28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop
 8008da0:	20009d0c 	.word	0x20009d0c
 8008da4:	20009d18 	.word	0x20009d18
 8008da8:	20009d10 	.word	0x20009d10
 8008dac:	20009d04 	.word	0x20009d04
 8008db0:	20009d14 	.word	0x20009d14

08008db4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b086      	sub	sp, #24
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d04e      	beq.n	8008e64 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008dc6:	2308      	movs	r3, #8
 8008dc8:	425b      	negs	r3, r3
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	4413      	add	r3, r2
 8008dce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	4b24      	ldr	r3, [pc, #144]	@ (8008e6c <vPortFree+0xb8>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4013      	ands	r3, r2
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d10d      	bne.n	8008dfe <vPortFree+0x4a>
	__asm volatile
 8008de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de6:	b672      	cpsid	i
 8008de8:	f383 8811 	msr	BASEPRI, r3
 8008dec:	f3bf 8f6f 	isb	sy
 8008df0:	f3bf 8f4f 	dsb	sy
 8008df4:	b662      	cpsie	i
 8008df6:	60fb      	str	r3, [r7, #12]
}
 8008df8:	bf00      	nop
 8008dfa:	bf00      	nop
 8008dfc:	e7fd      	b.n	8008dfa <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d00d      	beq.n	8008e22 <vPortFree+0x6e>
	__asm volatile
 8008e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e0a:	b672      	cpsid	i
 8008e0c:	f383 8811 	msr	BASEPRI, r3
 8008e10:	f3bf 8f6f 	isb	sy
 8008e14:	f3bf 8f4f 	dsb	sy
 8008e18:	b662      	cpsie	i
 8008e1a:	60bb      	str	r3, [r7, #8]
}
 8008e1c:	bf00      	nop
 8008e1e:	bf00      	nop
 8008e20:	e7fd      	b.n	8008e1e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	685a      	ldr	r2, [r3, #4]
 8008e26:	4b11      	ldr	r3, [pc, #68]	@ (8008e6c <vPortFree+0xb8>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d019      	beq.n	8008e64 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d115      	bne.n	8008e64 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	685a      	ldr	r2, [r3, #4]
 8008e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8008e6c <vPortFree+0xb8>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	43db      	mvns	r3, r3
 8008e42:	401a      	ands	r2, r3
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008e48:	f7fe fe8c 	bl	8007b64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	685a      	ldr	r2, [r3, #4]
 8008e50:	4b07      	ldr	r3, [pc, #28]	@ (8008e70 <vPortFree+0xbc>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4413      	add	r3, r2
 8008e56:	4a06      	ldr	r2, [pc, #24]	@ (8008e70 <vPortFree+0xbc>)
 8008e58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008e5a:	6938      	ldr	r0, [r7, #16]
 8008e5c:	f000 f86c 	bl	8008f38 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008e60:	f7fe fe8e 	bl	8007b80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008e64:	bf00      	nop
 8008e66:	3718      	adds	r7, #24
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	20009d18 	.word	0x20009d18
 8008e70:	20009d10 	.word	0x20009d10

08008e74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008e7a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008e7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008e80:	4b27      	ldr	r3, [pc, #156]	@ (8008f20 <prvHeapInit+0xac>)
 8008e82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f003 0307 	and.w	r3, r3, #7
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d00c      	beq.n	8008ea8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	3307      	adds	r3, #7
 8008e92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f023 0307 	bic.w	r3, r3, #7
 8008e9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008e9c:	68ba      	ldr	r2, [r7, #8]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8008f20 <prvHeapInit+0xac>)
 8008ea4:	4413      	add	r3, r2
 8008ea6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008eac:	4a1d      	ldr	r2, [pc, #116]	@ (8008f24 <prvHeapInit+0xb0>)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8008f24 <prvHeapInit+0xb0>)
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	68ba      	ldr	r2, [r7, #8]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008ec0:	2208      	movs	r2, #8
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	1a9b      	subs	r3, r3, r2
 8008ec6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f023 0307 	bic.w	r3, r3, #7
 8008ece:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	4a15      	ldr	r2, [pc, #84]	@ (8008f28 <prvHeapInit+0xb4>)
 8008ed4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ed6:	4b14      	ldr	r3, [pc, #80]	@ (8008f28 <prvHeapInit+0xb4>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	2200      	movs	r2, #0
 8008edc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008ede:	4b12      	ldr	r3, [pc, #72]	@ (8008f28 <prvHeapInit+0xb4>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	1ad2      	subs	r2, r2, r3
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8008f28 <prvHeapInit+0xb4>)
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	4a0a      	ldr	r2, [pc, #40]	@ (8008f2c <prvHeapInit+0xb8>)
 8008f02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	4a09      	ldr	r2, [pc, #36]	@ (8008f30 <prvHeapInit+0xbc>)
 8008f0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f0c:	4b09      	ldr	r3, [pc, #36]	@ (8008f34 <prvHeapInit+0xc0>)
 8008f0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008f12:	601a      	str	r2, [r3, #0]
}
 8008f14:	bf00      	nop
 8008f16:	3714      	adds	r7, #20
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr
 8008f20:	20006104 	.word	0x20006104
 8008f24:	20009d04 	.word	0x20009d04
 8008f28:	20009d0c 	.word	0x20009d0c
 8008f2c:	20009d14 	.word	0x20009d14
 8008f30:	20009d10 	.word	0x20009d10
 8008f34:	20009d18 	.word	0x20009d18

08008f38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b085      	sub	sp, #20
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f40:	4b28      	ldr	r3, [pc, #160]	@ (8008fe4 <prvInsertBlockIntoFreeList+0xac>)
 8008f42:	60fb      	str	r3, [r7, #12]
 8008f44:	e002      	b.n	8008f4c <prvInsertBlockIntoFreeList+0x14>
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	60fb      	str	r3, [r7, #12]
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d8f7      	bhi.n	8008f46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	68ba      	ldr	r2, [r7, #8]
 8008f60:	4413      	add	r3, r2
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d108      	bne.n	8008f7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	685a      	ldr	r2, [r3, #4]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	441a      	add	r2, r3
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	68ba      	ldr	r2, [r7, #8]
 8008f84:	441a      	add	r2, r3
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d118      	bne.n	8008fc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681a      	ldr	r2, [r3, #0]
 8008f92:	4b15      	ldr	r3, [pc, #84]	@ (8008fe8 <prvInsertBlockIntoFreeList+0xb0>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d00d      	beq.n	8008fb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685a      	ldr	r2, [r3, #4]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	441a      	add	r2, r3
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	601a      	str	r2, [r3, #0]
 8008fb4:	e008      	b.n	8008fc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8008fe8 <prvInsertBlockIntoFreeList+0xb0>)
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	601a      	str	r2, [r3, #0]
 8008fbe:	e003      	b.n	8008fc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d002      	beq.n	8008fd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fd6:	bf00      	nop
 8008fd8:	3714      	adds	r7, #20
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	20009d04 	.word	0x20009d04
 8008fe8:	20009d0c 	.word	0x20009d0c

08008fec <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	330c      	adds	r3, #12
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	6839      	ldr	r1, [r7, #0]
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f001 fc1d 	bl	800a840 <tcpip_send_msg_wait_sem>
 8009006:	4603      	mov	r3, r0
 8009008:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800900a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d103      	bne.n	800901a <netconn_apimsg+0x2e>
    return apimsg->err;
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8009018:	e001      	b.n	800901e <netconn_apimsg+0x32>
  }
  return err;
 800901a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
	...

08009028 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b08c      	sub	sp, #48	@ 0x30
 800902c:	af00      	add	r7, sp, #0
 800902e:	4603      	mov	r3, r0
 8009030:	603a      	str	r2, [r7, #0]
 8009032:	71fb      	strb	r3, [r7, #7]
 8009034:	460b      	mov	r3, r1
 8009036:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 8009038:	79fb      	ldrb	r3, [r7, #7]
 800903a:	6839      	ldr	r1, [r7, #0]
 800903c:	4618      	mov	r0, r3
 800903e:	f000 fad9 	bl	80095f4 <netconn_alloc>
 8009042:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 8009044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009046:	2b00      	cmp	r3, #0
 8009048:	d046      	beq.n	80090d8 <netconn_new_with_proto_and_callback+0xb0>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800904a:	79bb      	ldrb	r3, [r7, #6]
 800904c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800904e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009050:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 8009052:	f107 0308 	add.w	r3, r7, #8
 8009056:	4619      	mov	r1, r3
 8009058:	4822      	ldr	r0, [pc, #136]	@ (80090e4 <netconn_new_with_proto_and_callback+0xbc>)
 800905a:	f7ff ffc7 	bl	8008fec <netconn_apimsg>
 800905e:	4603      	mov	r3, r0
 8009060:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 8009064:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8009068:	2b00      	cmp	r3, #0
 800906a:	d035      	beq.n	80090d8 <netconn_new_with_proto_and_callback+0xb0>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800906c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d005      	beq.n	8009080 <netconn_new_with_proto_and_callback+0x58>
 8009074:	4b1c      	ldr	r3, [pc, #112]	@ (80090e8 <netconn_new_with_proto_and_callback+0xc0>)
 8009076:	22a3      	movs	r2, #163	@ 0xa3
 8009078:	491c      	ldr	r1, [pc, #112]	@ (80090ec <netconn_new_with_proto_and_callback+0xc4>)
 800907a:	481d      	ldr	r0, [pc, #116]	@ (80090f0 <netconn_new_with_proto_and_callback+0xc8>)
 800907c:	f006 ff6a 	bl	800ff54 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 8009080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009082:	3310      	adds	r3, #16
 8009084:	4618      	mov	r0, r3
 8009086:	f006 fd5c 	bl	800fb42 <sys_mbox_valid>
 800908a:	4603      	mov	r3, r0
 800908c:	2b00      	cmp	r3, #0
 800908e:	d105      	bne.n	800909c <netconn_new_with_proto_and_callback+0x74>
 8009090:	4b15      	ldr	r3, [pc, #84]	@ (80090e8 <netconn_new_with_proto_and_callback+0xc0>)
 8009092:	22a4      	movs	r2, #164	@ 0xa4
 8009094:	4917      	ldr	r1, [pc, #92]	@ (80090f4 <netconn_new_with_proto_and_callback+0xcc>)
 8009096:	4816      	ldr	r0, [pc, #88]	@ (80090f0 <netconn_new_with_proto_and_callback+0xc8>)
 8009098:	f006 ff5c 	bl	800ff54 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800909c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800909e:	330c      	adds	r3, #12
 80090a0:	4618      	mov	r0, r3
 80090a2:	f006 fdae 	bl	800fc02 <sys_sem_valid>
 80090a6:	4603      	mov	r3, r0
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d105      	bne.n	80090b8 <netconn_new_with_proto_and_callback+0x90>
 80090ac:	4b0e      	ldr	r3, [pc, #56]	@ (80090e8 <netconn_new_with_proto_and_callback+0xc0>)
 80090ae:	22a9      	movs	r2, #169	@ 0xa9
 80090b0:	4911      	ldr	r1, [pc, #68]	@ (80090f8 <netconn_new_with_proto_and_callback+0xd0>)
 80090b2:	480f      	ldr	r0, [pc, #60]	@ (80090f0 <netconn_new_with_proto_and_callback+0xc8>)
 80090b4:	f006 ff4e 	bl	800ff54 <iprintf>
      sys_sem_free(&conn->op_completed);
 80090b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ba:	330c      	adds	r3, #12
 80090bc:	4618      	mov	r0, r3
 80090be:	f006 fd93 	bl	800fbe8 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 80090c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c4:	3310      	adds	r3, #16
 80090c6:	4618      	mov	r0, r3
 80090c8:	f006 fcb4 	bl	800fa34 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 80090cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090ce:	2004      	movs	r0, #4
 80090d0:	f002 f962 	bl	800b398 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 80090d4:	2300      	movs	r3, #0
 80090d6:	e000      	b.n	80090da <netconn_new_with_proto_and_callback+0xb2>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 80090d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3730      	adds	r7, #48	@ 0x30
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	080095c9 	.word	0x080095c9
 80090e8:	08010e88 	.word	0x08010e88
 80090ec:	08010ebc 	.word	0x08010ebc
 80090f0:	08010ee0 	.word	0x08010ee0
 80090f4:	08010f08 	.word	0x08010f08
 80090f8:	08010f20 	.word	0x08010f20

080090fc <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b08c      	sub	sp, #48	@ 0x30
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d101      	bne.n	800910e <netconn_prepare_delete+0x12>
    return ERR_OK;
 800910a:	2300      	movs	r3, #0
 800910c:	e012      	b.n	8009134 <netconn_prepare_delete+0x38>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 8009112:	f107 030c 	add.w	r3, r7, #12
 8009116:	4619      	mov	r1, r3
 8009118:	4808      	ldr	r0, [pc, #32]	@ (800913c <netconn_prepare_delete+0x40>)
 800911a:	f7ff ff67 	bl	8008fec <netconn_apimsg>
 800911e:	4603      	mov	r3, r0
 8009120:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 8009124:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009128:	2b00      	cmp	r3, #0
 800912a:	d002      	beq.n	8009132 <netconn_prepare_delete+0x36>
    return err;
 800912c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009130:	e000      	b.n	8009134 <netconn_prepare_delete+0x38>
  }
  return ERR_OK;
 8009132:	2300      	movs	r3, #0
}
 8009134:	4618      	mov	r0, r3
 8009136:	3730      	adds	r7, #48	@ 0x30
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	08009781 	.word	0x08009781

08009140 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d101      	bne.n	8009152 <netconn_delete+0x12>
    return ERR_OK;
 800914e:	2300      	movs	r3, #0
 8009150:	e00d      	b.n	800916e <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f7ff ffd2 	bl	80090fc <netconn_prepare_delete>
 8009158:	4603      	mov	r3, r0
 800915a:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800915c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d102      	bne.n	800916a <netconn_delete+0x2a>
    netconn_free(conn);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 faa7 	bl	80096b8 <netconn_free>
  }
  return err;
 800916a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800916e:	4618      	mov	r0, r3
 8009170:	3710      	adds	r7, #16
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
	...

08009178 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b08e      	sub	sp, #56	@ 0x38
 800917c:	af00      	add	r7, sp, #0
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	60b9      	str	r1, [r7, #8]
 8009182:	4613      	mov	r3, r2
 8009184:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d109      	bne.n	80091a0 <netconn_bind+0x28>
 800918c:	4b11      	ldr	r3, [pc, #68]	@ (80091d4 <netconn_bind+0x5c>)
 800918e:	f44f 729c 	mov.w	r2, #312	@ 0x138
 8009192:	4911      	ldr	r1, [pc, #68]	@ (80091d8 <netconn_bind+0x60>)
 8009194:	4811      	ldr	r0, [pc, #68]	@ (80091dc <netconn_bind+0x64>)
 8009196:	f006 fedd 	bl	800ff54 <iprintf>
 800919a:	f06f 030f 	mvn.w	r3, #15
 800919e:	e015      	b.n	80091cc <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d101      	bne.n	80091aa <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 80091a6:	4b0e      	ldr	r3, [pc, #56]	@ (80091e0 <netconn_bind+0x68>)
 80091a8:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 80091b2:	88fb      	ldrh	r3, [r7, #6]
 80091b4:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 80091b6:	f107 0314 	add.w	r3, r7, #20
 80091ba:	4619      	mov	r1, r3
 80091bc:	4809      	ldr	r0, [pc, #36]	@ (80091e4 <netconn_bind+0x6c>)
 80091be:	f7ff ff15 	bl	8008fec <netconn_apimsg>
 80091c2:	4603      	mov	r3, r0
 80091c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 80091c8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3738      	adds	r7, #56	@ 0x38
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}
 80091d4:	08010e88 	.word	0x08010e88
 80091d8:	08010f9c 	.word	0x08010f9c
 80091dc:	08010ee0 	.word	0x08010ee0
 80091e0:	08012f78 	.word	0x08012f78
 80091e4:	080098a9 	.word	0x080098a9

080091e8 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b088      	sub	sp, #32
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	4613      	mov	r3, r2
 80091f4:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 80091f6:	2300      	movs	r3, #0
 80091f8:	617b      	str	r3, [r7, #20]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d109      	bne.n	8009214 <netconn_recv_data+0x2c>
 8009200:	4b49      	ldr	r3, [pc, #292]	@ (8009328 <netconn_recv_data+0x140>)
 8009202:	f44f 7212 	mov.w	r2, #584	@ 0x248
 8009206:	4949      	ldr	r1, [pc, #292]	@ (800932c <netconn_recv_data+0x144>)
 8009208:	4849      	ldr	r0, [pc, #292]	@ (8009330 <netconn_recv_data+0x148>)
 800920a:	f006 fea3 	bl	800ff54 <iprintf>
 800920e:	f06f 030f 	mvn.w	r3, #15
 8009212:	e084      	b.n	800931e <netconn_recv_data+0x136>
  *new_buf = NULL;
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	2200      	movs	r2, #0
 8009218:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d109      	bne.n	8009234 <netconn_recv_data+0x4c>
 8009220:	4b41      	ldr	r3, [pc, #260]	@ (8009328 <netconn_recv_data+0x140>)
 8009222:	f240 224a 	movw	r2, #586	@ 0x24a
 8009226:	4943      	ldr	r1, [pc, #268]	@ (8009334 <netconn_recv_data+0x14c>)
 8009228:	4841      	ldr	r0, [pc, #260]	@ (8009330 <netconn_recv_data+0x148>)
 800922a:	f006 fe93 	bl	800ff54 <iprintf>
 800922e:	f06f 030f 	mvn.w	r3, #15
 8009232:	e074      	b.n	800931e <netconn_recv_data+0x136>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	3310      	adds	r3, #16
 8009238:	4618      	mov	r0, r3
 800923a:	f006 fc82 	bl	800fb42 <sys_mbox_valid>
 800923e:	4603      	mov	r3, r0
 8009240:	2b00      	cmp	r3, #0
 8009242:	d10e      	bne.n	8009262 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 8009244:	68f8      	ldr	r0, [r7, #12]
 8009246:	f000 f8d3 	bl	80093f0 <netconn_err>
 800924a:	4603      	mov	r3, r0
 800924c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800924e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d002      	beq.n	800925c <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 8009256:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800925a:	e060      	b.n	800931e <netconn_recv_data+0x136>
    }
    return ERR_CONN;
 800925c:	f06f 030a 	mvn.w	r3, #10
 8009260:	e05d      	b.n	800931e <netconn_recv_data+0x136>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	7e1b      	ldrb	r3, [r3, #24]
 8009266:	f003 0302 	and.w	r3, r3, #2
 800926a:	2b00      	cmp	r3, #0
 800926c:	d10f      	bne.n	800928e <netconn_recv_data+0xa6>
 800926e:	79fb      	ldrb	r3, [r7, #7]
 8009270:	f003 0304 	and.w	r3, r3, #4
 8009274:	2b00      	cmp	r3, #0
 8009276:	d10a      	bne.n	800928e <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	7e1b      	ldrb	r3, [r3, #24]
 800927c:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8009280:	2b00      	cmp	r3, #0
 8009282:	d104      	bne.n	800928e <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d023      	beq.n	80092d6 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	3310      	adds	r3, #16
 8009292:	f107 0214 	add.w	r2, r7, #20
 8009296:	4611      	mov	r1, r2
 8009298:	4618      	mov	r0, r3
 800929a:	f006 fc36 	bl	800fb0a <sys_arch_mbox_tryfetch>
 800929e:	4603      	mov	r3, r0
 80092a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092a4:	d11f      	bne.n	80092e6 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 80092a6:	68f8      	ldr	r0, [r7, #12]
 80092a8:	f000 f8a2 	bl	80093f0 <netconn_err>
 80092ac:	4603      	mov	r3, r0
 80092ae:	77fb      	strb	r3, [r7, #31]
      if (err != ERR_OK) {
 80092b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d002      	beq.n	80092be <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 80092b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80092bc:	e02f      	b.n	800931e <netconn_recv_data+0x136>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	7e1b      	ldrb	r3, [r3, #24]
 80092c2:	f003 0301 	and.w	r3, r3, #1
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d002      	beq.n	80092d0 <netconn_recv_data+0xe8>
        return ERR_CONN;
 80092ca:	f06f 030a 	mvn.w	r3, #10
 80092ce:	e026      	b.n	800931e <netconn_recv_data+0x136>
      }
      return ERR_WOULDBLOCK;
 80092d0:	f06f 0306 	mvn.w	r3, #6
 80092d4:	e023      	b.n	800931e <netconn_recv_data+0x136>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	3310      	adds	r3, #16
 80092da:	f107 0114 	add.w	r1, r7, #20
 80092de:	2200      	movs	r2, #0
 80092e0:	4618      	mov	r0, r3
 80092e2:	f006 fbd3 	bl	800fa8c <sys_arch_mbox_fetch>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d106      	bne.n	80092fa <netconn_recv_data+0x112>
 80092ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009328 <netconn_recv_data+0x140>)
 80092ee:	f240 2291 	movw	r2, #657	@ 0x291
 80092f2:	4911      	ldr	r1, [pc, #68]	@ (8009338 <netconn_recv_data+0x150>)
 80092f4:	480e      	ldr	r0, [pc, #56]	@ (8009330 <netconn_recv_data+0x148>)
 80092f6:	f006 fe2d 	bl	800ff54 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	891b      	ldrh	r3, [r3, #8]
 8009300:	83bb      	strh	r3, [r7, #28]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	69db      	ldr	r3, [r3, #28]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d005      	beq.n	8009316 <netconn_recv_data+0x12e>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	69db      	ldr	r3, [r3, #28]
 800930e:	8bba      	ldrh	r2, [r7, #28]
 8009310:	2101      	movs	r1, #1
 8009312:	68f8      	ldr	r0, [r7, #12]
 8009314:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3720      	adds	r7, #32
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	08010e88 	.word	0x08010e88
 800932c:	0801101c 	.word	0x0801101c
 8009330:	08010ee0 	.word	0x08010ee0
 8009334:	0801103c 	.word	0x0801103c
 8009338:	08011058 	.word	0x08011058

0800933c <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b084      	sub	sp, #16
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	4613      	mov	r3, r2
 8009348:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d005      	beq.n	800935c <netconn_recv_udp_raw_netbuf_flags+0x20>
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	781b      	ldrb	r3, [r3, #0]
 8009354:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009358:	2b10      	cmp	r3, #16
 800935a:	d109      	bne.n	8009370 <netconn_recv_udp_raw_netbuf_flags+0x34>
 800935c:	4b0a      	ldr	r3, [pc, #40]	@ (8009388 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 800935e:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 8009362:	490a      	ldr	r1, [pc, #40]	@ (800938c <netconn_recv_udp_raw_netbuf_flags+0x50>)
 8009364:	480a      	ldr	r0, [pc, #40]	@ (8009390 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 8009366:	f006 fdf5 	bl	800ff54 <iprintf>
 800936a:	f06f 030f 	mvn.w	r3, #15
 800936e:	e006      	b.n	800937e <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 8009370:	79fb      	ldrb	r3, [r7, #7]
 8009372:	461a      	mov	r2, r3
 8009374:	68b9      	ldr	r1, [r7, #8]
 8009376:	68f8      	ldr	r0, [r7, #12]
 8009378:	f7ff ff36 	bl	80091e8 <netconn_recv_data>
 800937c:	4603      	mov	r3, r0
}
 800937e:	4618      	mov	r0, r3
 8009380:	3710      	adds	r7, #16
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}
 8009386:	bf00      	nop
 8009388:	08010e88 	.word	0x08010e88
 800938c:	08011064 	.word	0x08011064
 8009390:	08010ee0 	.word	0x08010ee0

08009394 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b08c      	sub	sp, #48	@ 0x30
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d109      	bne.n	80093b8 <netconn_send+0x24>
 80093a4:	4b0e      	ldr	r3, [pc, #56]	@ (80093e0 <netconn_send+0x4c>)
 80093a6:	f240 32b2 	movw	r2, #946	@ 0x3b2
 80093aa:	490e      	ldr	r1, [pc, #56]	@ (80093e4 <netconn_send+0x50>)
 80093ac:	480e      	ldr	r0, [pc, #56]	@ (80093e8 <netconn_send+0x54>)
 80093ae:	f006 fdd1 	bl	800ff54 <iprintf>
 80093b2:	f06f 030f 	mvn.w	r3, #15
 80093b6:	e00e      	b.n	80093d6 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 80093c0:	f107 030c 	add.w	r3, r7, #12
 80093c4:	4619      	mov	r1, r3
 80093c6:	4809      	ldr	r0, [pc, #36]	@ (80093ec <netconn_send+0x58>)
 80093c8:	f7ff fe10 	bl	8008fec <netconn_apimsg>
 80093cc:	4603      	mov	r3, r0
 80093ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 80093d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3730      	adds	r7, #48	@ 0x30
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
 80093de:	bf00      	nop
 80093e0:	08010e88 	.word	0x08010e88
 80093e4:	08011090 	.word	0x08011090
 80093e8:	08010ee0 	.word	0x08010ee0
 80093ec:	080098ff 	.word	0x080098ff

080093f0 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d101      	bne.n	8009402 <netconn_err+0x12>
    return ERR_OK;
 80093fe:	2300      	movs	r3, #0
 8009400:	e00d      	b.n	800941e <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 8009402:	f006 fc89 	bl	800fd18 <sys_arch_protect>
 8009406:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	7a1b      	ldrb	r3, [r3, #8]
 800940c:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f006 fc8d 	bl	800fd34 <sys_arch_unprotect>
  return err;
 800941a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800941e:	4618      	mov	r0, r3
 8009420:	3710      	adds	r7, #16
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}
	...

08009428 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b088      	sub	sp, #32
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	607a      	str	r2, [r7, #4]
 8009434:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d105      	bne.n	8009448 <recv_udp+0x20>
 800943c:	4b34      	ldr	r3, [pc, #208]	@ (8009510 <recv_udp+0xe8>)
 800943e:	22e5      	movs	r2, #229	@ 0xe5
 8009440:	4934      	ldr	r1, [pc, #208]	@ (8009514 <recv_udp+0xec>)
 8009442:	4835      	ldr	r0, [pc, #212]	@ (8009518 <recv_udp+0xf0>)
 8009444:	f006 fd86 	bl	800ff54 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d105      	bne.n	800945a <recv_udp+0x32>
 800944e:	4b30      	ldr	r3, [pc, #192]	@ (8009510 <recv_udp+0xe8>)
 8009450:	22e6      	movs	r2, #230	@ 0xe6
 8009452:	4932      	ldr	r1, [pc, #200]	@ (800951c <recv_udp+0xf4>)
 8009454:	4830      	ldr	r0, [pc, #192]	@ (8009518 <recv_udp+0xf0>)
 8009456:	f006 fd7d 	bl	800ff54 <iprintf>
  conn = (struct netconn *)arg;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d103      	bne.n	800946c <recv_udp+0x44>
    pbuf_free(p);
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f002 fddb 	bl	800c020 <pbuf_free>
    return;
 800946a:	e04d      	b.n	8009508 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	68ba      	ldr	r2, [r7, #8]
 8009472:	429a      	cmp	r2, r3
 8009474:	d005      	beq.n	8009482 <recv_udp+0x5a>
 8009476:	4b26      	ldr	r3, [pc, #152]	@ (8009510 <recv_udp+0xe8>)
 8009478:	22ee      	movs	r2, #238	@ 0xee
 800947a:	4929      	ldr	r1, [pc, #164]	@ (8009520 <recv_udp+0xf8>)
 800947c:	4826      	ldr	r0, [pc, #152]	@ (8009518 <recv_udp+0xf0>)
 800947e:	f006 fd69 	bl	800ff54 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8009482:	69fb      	ldr	r3, [r7, #28]
 8009484:	3310      	adds	r3, #16
 8009486:	4618      	mov	r0, r3
 8009488:	f006 fb5b 	bl	800fb42 <sys_mbox_valid>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d103      	bne.n	800949a <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f002 fdc4 	bl	800c020 <pbuf_free>
    return;
 8009498:	e036      	b.n	8009508 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800949a:	2003      	movs	r0, #3
 800949c:	f001 ff06 	bl	800b2ac <memp_malloc>
 80094a0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d103      	bne.n	80094b0 <recv_udp+0x88>
    pbuf_free(p);
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f002 fdb9 	bl	800c020 <pbuf_free>
    return;
 80094ae:	e02b      	b.n	8009508 <recv_udp+0xe0>
  } else {
    buf->p = p;
 80094b0:	69bb      	ldr	r3, [r7, #24]
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d002      	beq.n	80094c8 <recv_udp+0xa0>
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	e000      	b.n	80094ca <recv_udp+0xa2>
 80094c8:	2300      	movs	r3, #0
 80094ca:	69ba      	ldr	r2, [r7, #24]
 80094cc:	6093      	str	r3, [r2, #8]
    buf->port = port;
 80094ce:	69bb      	ldr	r3, [r7, #24]
 80094d0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80094d2:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	891b      	ldrh	r3, [r3, #8]
 80094d8:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	3310      	adds	r3, #16
 80094de:	69b9      	ldr	r1, [r7, #24]
 80094e0:	4618      	mov	r0, r3
 80094e2:	f006 fab9 	bl	800fa58 <sys_mbox_trypost>
 80094e6:	4603      	mov	r3, r0
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d003      	beq.n	80094f4 <recv_udp+0xcc>
    netbuf_delete(buf);
 80094ec:	69b8      	ldr	r0, [r7, #24]
 80094ee:	f000 fa71 	bl	80099d4 <netbuf_delete>
    return;
 80094f2:	e009      	b.n	8009508 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	69db      	ldr	r3, [r3, #28]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d005      	beq.n	8009508 <recv_udp+0xe0>
 80094fc:	69fb      	ldr	r3, [r7, #28]
 80094fe:	69db      	ldr	r3, [r3, #28]
 8009500:	8afa      	ldrh	r2, [r7, #22]
 8009502:	2100      	movs	r1, #0
 8009504:	69f8      	ldr	r0, [r7, #28]
 8009506:	4798      	blx	r3
  }
}
 8009508:	3720      	adds	r7, #32
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}
 800950e:	bf00      	nop
 8009510:	0801112c 	.word	0x0801112c
 8009514:	08011160 	.word	0x08011160
 8009518:	08011184 	.word	0x08011184
 800951c:	080111ac 	.word	0x080111ac
 8009520:	080111cc 	.word	0x080111cc

08009524 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 8009524:	b590      	push	{r4, r7, lr}
 8009526:	b085      	sub	sp, #20
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800952c:	2300      	movs	r3, #0
 800952e:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d006      	beq.n	8009548 <pcb_new+0x24>
 800953a:	4b1f      	ldr	r3, [pc, #124]	@ (80095b8 <pcb_new+0x94>)
 800953c:	f240 2265 	movw	r2, #613	@ 0x265
 8009540:	491e      	ldr	r1, [pc, #120]	@ (80095bc <pcb_new+0x98>)
 8009542:	481f      	ldr	r0, [pc, #124]	@ (80095c0 <pcb_new+0x9c>)
 8009544:	f006 fd06 	bl	800ff54 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009552:	2b20      	cmp	r3, #32
 8009554:	d120      	bne.n	8009598 <pcb_new+0x74>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681c      	ldr	r4, [r3, #0]
 800955a:	7bfb      	ldrb	r3, [r7, #15]
 800955c:	4618      	mov	r0, r3
 800955e:	f003 fe10 	bl	800d182 <udp_new_ip_type>
 8009562:	4603      	mov	r3, r0
 8009564:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d017      	beq.n	80095a0 <pcb_new+0x7c>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	781b      	ldrb	r3, [r3, #0]
 8009576:	2b22      	cmp	r3, #34	@ 0x22
 8009578:	d104      	bne.n	8009584 <pcb_new+0x60>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	2201      	movs	r2, #1
 8009582:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6858      	ldr	r0, [r3, #4]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	461a      	mov	r2, r3
 8009590:	490c      	ldr	r1, [pc, #48]	@ (80095c4 <pcb_new+0xa0>)
 8009592:	f003 fd7d 	bl	800d090 <udp_recv>
      }
      break;
 8009596:	e003      	b.n	80095a0 <pcb_new+0x7c>
      }
      break;
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	22fa      	movs	r2, #250	@ 0xfa
 800959c:	711a      	strb	r2, [r3, #4]
      return;
 800959e:	e008      	b.n	80095b2 <pcb_new+0x8e>
      break;
 80095a0:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d102      	bne.n	80095b2 <pcb_new+0x8e>
    msg->err = ERR_MEM;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	22ff      	movs	r2, #255	@ 0xff
 80095b0:	711a      	strb	r2, [r3, #4]
  }
}
 80095b2:	3714      	adds	r7, #20
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd90      	pop	{r4, r7, pc}
 80095b8:	0801112c 	.word	0x0801112c
 80095bc:	080111ec 	.word	0x080111ec
 80095c0:	08011184 	.word	0x08011184
 80095c4:	08009429 	.word	0x08009429

080095c8 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2200      	movs	r2, #0
 80095d8:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d102      	bne.n	80095ea <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 80095e4:	68f8      	ldr	r0, [r7, #12]
 80095e6:	f7ff ff9d 	bl	8009524 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 80095ea:	bf00      	nop
 80095ec:	3710      	adds	r7, #16
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
	...

080095f4 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b086      	sub	sp, #24
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	4603      	mov	r3, r0
 80095fc:	6039      	str	r1, [r7, #0]
 80095fe:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 8009600:	2300      	movs	r3, #0
 8009602:	75fb      	strb	r3, [r7, #23]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 8009604:	2004      	movs	r0, #4
 8009606:	f001 fe51 	bl	800b2ac <memp_malloc>
 800960a:	6138      	str	r0, [r7, #16]
  if (conn == NULL) {
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d101      	bne.n	8009616 <netconn_alloc+0x22>
    return NULL;
 8009612:	2300      	movs	r3, #0
 8009614:	e045      	b.n	80096a2 <netconn_alloc+0xae>
  }

  conn->pending_err = ERR_OK;
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	2200      	movs	r2, #0
 800961a:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	79fa      	ldrb	r2, [r7, #7]
 8009620:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	2200      	movs	r2, #0
 8009626:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 8009628:	79fb      	ldrb	r3, [r7, #7]
 800962a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800962e:	2b20      	cmp	r3, #32
 8009630:	d10c      	bne.n	800964c <netconn_alloc+0x58>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 8009632:	2306      	movs	r3, #6
 8009634:	60fb      	str	r3, [r7, #12]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8009636:	bf00      	nop
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
      goto free_and_return;
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	3310      	adds	r3, #16
 800963c:	68f9      	ldr	r1, [r7, #12]
 800963e:	4618      	mov	r0, r3
 8009640:	f006 f9d6 	bl	800f9f0 <sys_mbox_new>
 8009644:	4603      	mov	r3, r0
 8009646:	2b00      	cmp	r3, #0
 8009648:	d008      	beq.n	800965c <netconn_alloc+0x68>
    goto free_and_return;
 800964a:	e025      	b.n	8009698 <netconn_alloc+0xa4>
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800964c:	4b17      	ldr	r3, [pc, #92]	@ (80096ac <netconn_alloc+0xb8>)
 800964e:	f240 22e5 	movw	r2, #741	@ 0x2e5
 8009652:	4917      	ldr	r1, [pc, #92]	@ (80096b0 <netconn_alloc+0xbc>)
 8009654:	4817      	ldr	r0, [pc, #92]	@ (80096b4 <netconn_alloc+0xc0>)
 8009656:	f006 fc7d 	bl	800ff54 <iprintf>
      goto free_and_return;
 800965a:	e01d      	b.n	8009698 <netconn_alloc+0xa4>
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	330c      	adds	r3, #12
 8009660:	2100      	movs	r1, #0
 8009662:	4618      	mov	r0, r3
 8009664:	f006 fa8b 	bl	800fb7e <sys_sem_new>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d005      	beq.n	800967a <netconn_alloc+0x86>
    sys_mbox_free(&conn->recvmbox);
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	3310      	adds	r3, #16
 8009672:	4618      	mov	r0, r3
 8009674:	f006 f9de 	bl	800fa34 <sys_mbox_free>
    goto free_and_return;
 8009678:	e00e      	b.n	8009698 <netconn_alloc+0xa4>
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
#endif
  conn->state        = NETCONN_NONE;
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	2200      	movs	r2, #0
 800967e:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	f04f 32ff 	mov.w	r2, #4294967295
 8009686:	615a      	str	r2, [r3, #20]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	683a      	ldr	r2, [r7, #0]
 800968c:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	7dfa      	ldrb	r2, [r7, #23]
 8009692:	761a      	strb	r2, [r3, #24]
  return conn;
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	e004      	b.n	80096a2 <netconn_alloc+0xae>
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 8009698:	6939      	ldr	r1, [r7, #16]
 800969a:	2004      	movs	r0, #4
 800969c:	f001 fe7c 	bl	800b398 <memp_free>
  return NULL;
 80096a0:	2300      	movs	r3, #0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3718      	adds	r7, #24
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}
 80096aa:	bf00      	nop
 80096ac:	0801112c 	.word	0x0801112c
 80096b0:	0801120c 	.word	0x0801120c
 80096b4:	08011184 	.word	0x08011184

080096b8 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d006      	beq.n	80096d6 <netconn_free+0x1e>
 80096c8:	4b13      	ldr	r3, [pc, #76]	@ (8009718 <netconn_free+0x60>)
 80096ca:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80096ce:	4913      	ldr	r1, [pc, #76]	@ (800971c <netconn_free+0x64>)
 80096d0:	4813      	ldr	r0, [pc, #76]	@ (8009720 <netconn_free+0x68>)
 80096d2:	f006 fc3f 	bl	800ff54 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	3310      	adds	r3, #16
 80096da:	4618      	mov	r0, r3
 80096dc:	f006 fa31 	bl	800fb42 <sys_mbox_valid>
 80096e0:	4603      	mov	r3, r0
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d006      	beq.n	80096f4 <netconn_free+0x3c>
 80096e6:	4b0c      	ldr	r3, [pc, #48]	@ (8009718 <netconn_free+0x60>)
 80096e8:	f240 3223 	movw	r2, #803	@ 0x323
 80096ec:	490d      	ldr	r1, [pc, #52]	@ (8009724 <netconn_free+0x6c>)
 80096ee:	480c      	ldr	r0, [pc, #48]	@ (8009720 <netconn_free+0x68>)
 80096f0:	f006 fc30 	bl	800ff54 <iprintf>
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	330c      	adds	r3, #12
 80096f8:	4618      	mov	r0, r3
 80096fa:	f006 fa75 	bl	800fbe8 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	330c      	adds	r3, #12
 8009702:	4618      	mov	r0, r3
 8009704:	f006 fa8e 	bl	800fc24 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8009708:	6879      	ldr	r1, [r7, #4]
 800970a:	2004      	movs	r0, #4
 800970c:	f001 fe44 	bl	800b398 <memp_free>
}
 8009710:	bf00      	nop
 8009712:	3708      	adds	r7, #8
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}
 8009718:	0801112c 	.word	0x0801112c
 800971c:	08011234 	.word	0x08011234
 8009720:	08011184 	.word	0x08011184
 8009724:	08011264 	.word	0x08011264

08009728 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	3310      	adds	r3, #16
 8009734:	4618      	mov	r0, r3
 8009736:	f006 fa04 	bl	800fb42 <sys_mbox_valid>
 800973a:	4603      	mov	r3, r0
 800973c:	2b00      	cmp	r3, #0
 800973e:	d01a      	beq.n	8009776 <netconn_drain+0x4e>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8009740:	e003      	b.n	800974a <netconn_drain+0x22>
            pbuf_free((struct pbuf *)mem);
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	4618      	mov	r0, r3
 8009746:	f000 f945 	bl	80099d4 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	3310      	adds	r3, #16
 800974e:	f107 020c 	add.w	r2, r7, #12
 8009752:	4611      	mov	r1, r2
 8009754:	4618      	mov	r0, r3
 8009756:	f006 f9d8 	bl	800fb0a <sys_arch_mbox_tryfetch>
 800975a:	4603      	mov	r3, r0
 800975c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009760:	d1ef      	bne.n	8009742 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	3310      	adds	r3, #16
 8009766:	4618      	mov	r0, r3
 8009768:	f006 f964 	bl	800fa34 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	3310      	adds	r3, #16
 8009770:	4618      	mov	r0, r3
 8009772:	f006 f9f7 	bl	800fb64 <sys_mbox_set_invalid>
    }
    sys_mbox_free(&conn->acceptmbox);
    sys_mbox_set_invalid(&conn->acceptmbox);
  }
#endif /* LWIP_TCP */
}
 8009776:	bf00      	nop
 8009778:	3710      	adds	r7, #16
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
	...

08009780 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b084      	sub	sp, #16
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	785b      	ldrb	r3, [r3, #1]
 8009792:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8009794:	7afb      	ldrb	r3, [r7, #11]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d00d      	beq.n	80097b6 <lwip_netconn_do_delconn+0x36>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	781b      	ldrb	r3, [r3, #0]
 80097a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80097a4:	2b10      	cmp	r3, #16
 80097a6:	d006      	beq.n	80097b6 <lwip_netconn_do_delconn+0x36>
 80097a8:	4b3b      	ldr	r3, [pc, #236]	@ (8009898 <lwip_netconn_do_delconn+0x118>)
 80097aa:	f240 425e 	movw	r2, #1118	@ 0x45e
 80097ae:	493b      	ldr	r1, [pc, #236]	@ (800989c <lwip_netconn_do_delconn+0x11c>)
 80097b0:	483b      	ldr	r0, [pc, #236]	@ (80098a0 <lwip_netconn_do_delconn+0x120>)
 80097b2:	f006 fbcf 	bl	800ff54 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 80097b6:	7afb      	ldrb	r3, [r7, #11]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d005      	beq.n	80097c8 <lwip_netconn_do_delconn+0x48>
 80097bc:	7afb      	ldrb	r3, [r7, #11]
 80097be:	2b02      	cmp	r3, #2
 80097c0:	d002      	beq.n	80097c8 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 80097c2:	7afb      	ldrb	r3, [r7, #11]
 80097c4:	2b03      	cmp	r3, #3
 80097c6:	d109      	bne.n	80097dc <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 80097c8:	7afb      	ldrb	r3, [r7, #11]
 80097ca:	2b03      	cmp	r3, #3
 80097cc:	d10a      	bne.n	80097e4 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	7e1b      	ldrb	r3, [r3, #24]
 80097d4:	f003 0304 	and.w	r3, r3, #4
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d103      	bne.n	80097e4 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	22fb      	movs	r2, #251	@ 0xfb
 80097e0:	711a      	strb	r2, [r3, #4]
 80097e2:	e04f      	b.n	8009884 <lwip_netconn_do_delconn+0x104>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 80097e4:	7afb      	ldrb	r3, [r7, #11]
 80097e6:	2b03      	cmp	r3, #3
 80097e8:	d10d      	bne.n	8009806 <lwip_netconn_do_delconn+0x86>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	7e1b      	ldrb	r3, [r3, #24]
 80097f0:	f003 0304 	and.w	r3, r3, #4
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d106      	bne.n	8009806 <lwip_netconn_do_delconn+0x86>
 80097f8:	4b27      	ldr	r3, [pc, #156]	@ (8009898 <lwip_netconn_do_delconn+0x118>)
 80097fa:	f240 427a 	movw	r2, #1146	@ 0x47a
 80097fe:	4929      	ldr	r1, [pc, #164]	@ (80098a4 <lwip_netconn_do_delconn+0x124>)
 8009800:	4827      	ldr	r0, [pc, #156]	@ (80098a0 <lwip_netconn_do_delconn+0x120>)
 8009802:	f006 fba7 	bl	800ff54 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2200      	movs	r2, #0
 800980a:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4618      	mov	r0, r3
 8009812:	f7ff ff89 	bl	8009728 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d017      	beq.n	8009850 <lwip_netconn_do_delconn+0xd0>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	781b      	ldrb	r3, [r3, #0]
 8009826:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800982a:	2b20      	cmp	r3, #32
 800982c:	d10b      	bne.n	8009846 <lwip_netconn_do_delconn+0xc6>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	685b      	ldr	r3, [r3, #4]
 800983e:	4618      	mov	r0, r3
 8009840:	f003 fc46 	bl	800d0d0 <udp_remove>
          break;
 8009844:	e000      	b.n	8009848 <lwip_netconn_do_delconn+0xc8>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 8009846:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2200      	movs	r2, #0
 800984e:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	69db      	ldr	r3, [r3, #28]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d007      	beq.n	800986a <lwip_netconn_do_delconn+0xea>
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	69db      	ldr	r3, [r3, #28]
 8009860:	68fa      	ldr	r2, [r7, #12]
 8009862:	6810      	ldr	r0, [r2, #0]
 8009864:	2200      	movs	r2, #0
 8009866:	2100      	movs	r1, #0
 8009868:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	69db      	ldr	r3, [r3, #28]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d007      	beq.n	8009884 <lwip_netconn_do_delconn+0x104>
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	69db      	ldr	r3, [r3, #28]
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	6810      	ldr	r0, [r2, #0]
 800987e:	2200      	movs	r2, #0
 8009880:	2102      	movs	r1, #2
 8009882:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	330c      	adds	r3, #12
 800988a:	4618      	mov	r0, r3
 800988c:	f006 f9b9 	bl	800fc02 <sys_sem_valid>
    TCPIP_APIMSG_ACK(msg);
  }
}
 8009890:	bf00      	nop
 8009892:	3710      	adds	r7, #16
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}
 8009898:	0801112c 	.word	0x0801112c
 800989c:	080112a0 	.word	0x080112a0
 80098a0:	08011184 	.word	0x08011184
 80098a4:	080112b4 	.word	0x080112b4

080098a8 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b084      	sub	sp, #16
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d016      	beq.n	80098ec <lwip_netconn_do_bind+0x44>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80098c8:	2b20      	cmp	r3, #32
 80098ca:	d10c      	bne.n	80098e6 <lwip_netconn_do_bind+0x3e>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	6858      	ldr	r0, [r3, #4]
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	6899      	ldr	r1, [r3, #8]
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	899b      	ldrh	r3, [r3, #12]
 80098da:	461a      	mov	r2, r3
 80098dc:	f003 fb50 	bl	800cf80 <udp_bind>
 80098e0:	4603      	mov	r3, r0
 80098e2:	73fb      	strb	r3, [r7, #15]
        break;
 80098e4:	e004      	b.n	80098f0 <lwip_netconn_do_bind+0x48>
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 80098e6:	23fa      	movs	r3, #250	@ 0xfa
 80098e8:	73fb      	strb	r3, [r7, #15]
        break;
 80098ea:	e001      	b.n	80098f0 <lwip_netconn_do_bind+0x48>
    }
  } else {
    err = ERR_VAL;
 80098ec:	23fa      	movs	r3, #250	@ 0xfa
 80098ee:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	7bfa      	ldrb	r2, [r7, #15]
 80098f4:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80098f6:	bf00      	nop
 80098f8:	3710      	adds	r7, #16
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}

080098fe <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 80098fe:	b580      	push	{r7, lr}
 8009900:	b084      	sub	sp, #16
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4618      	mov	r0, r3
 8009910:	f7ff fd6e 	bl	80093f0 <netconn_err>
 8009914:	4603      	mov	r3, r0
 8009916:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8009918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d134      	bne.n	800998a <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	685b      	ldr	r3, [r3, #4]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d02d      	beq.n	8009986 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009934:	2b20      	cmp	r3, #32
 8009936:	d123      	bne.n	8009980 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	689b      	ldr	r3, [r3, #8]
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d10c      	bne.n	800995c <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	685a      	ldr	r2, [r3, #4]
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4619      	mov	r1, r3
 8009950:	4610      	mov	r0, r2
 8009952:	f003 f92b 	bl	800cbac <udp_send>
 8009956:	4603      	mov	r3, r0
 8009958:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800995a:	e016      	b.n	800998a <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	6858      	ldr	r0, [r3, #4]
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	689b      	ldr	r3, [r3, #8]
 8009966:	6819      	ldr	r1, [r3, #0]
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	f103 0208 	add.w	r2, r3, #8
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	899b      	ldrh	r3, [r3, #12]
 8009976:	f003 f94d 	bl	800cc14 <udp_sendto>
 800997a:	4603      	mov	r3, r0
 800997c:	73fb      	strb	r3, [r7, #15]
          break;
 800997e:	e004      	b.n	800998a <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 8009980:	23f5      	movs	r3, #245	@ 0xf5
 8009982:	73fb      	strb	r3, [r7, #15]
          break;
 8009984:	e001      	b.n	800998a <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 8009986:	23f5      	movs	r3, #245	@ 0xf5
 8009988:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	7bfa      	ldrb	r2, [r7, #15]
 800998e:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8009990:	bf00      	nop
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 8009998:	b480      	push	{r7}
 800999a:	b083      	sub	sp, #12
 800999c:	af00      	add	r7, sp, #0
 800999e:	4603      	mov	r3, r0
 80099a0:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 80099a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	dc04      	bgt.n	80099b4 <err_to_errno+0x1c>
 80099aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099ae:	f113 0f10 	cmn.w	r3, #16
 80099b2:	da01      	bge.n	80099b8 <err_to_errno+0x20>
    return EIO;
 80099b4:	2305      	movs	r3, #5
 80099b6:	e005      	b.n	80099c4 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 80099b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099bc:	425b      	negs	r3, r3
 80099be:	4a04      	ldr	r2, [pc, #16]	@ (80099d0 <err_to_errno+0x38>)
 80099c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	370c      	adds	r7, #12
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr
 80099d0:	08012e84 	.word	0x08012e84

080099d4 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b082      	sub	sp, #8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d013      	beq.n	8009a0a <netbuf_delete+0x36>
    if (buf->p != NULL) {
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d00b      	beq.n	8009a02 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4618      	mov	r0, r3
 80099f0:	f002 fb16 	bl	800c020 <pbuf_free>
      buf->p = buf->ptr = NULL;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	605a      	str	r2, [r3, #4]
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	685a      	ldr	r2, [r3, #4]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8009a02:	6879      	ldr	r1, [r7, #4]
 8009a04:	2003      	movs	r0, #3
 8009a06:	f001 fcc7 	bl	800b398 <memp_free>
  }
}
 8009a0a:	bf00      	nop
 8009a0c:	3708      	adds	r7, #8
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
	...

08009a14 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b082      	sub	sp, #8
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d106      	bne.n	8009a30 <netbuf_free+0x1c>
 8009a22:	4b0d      	ldr	r3, [pc, #52]	@ (8009a58 <netbuf_free+0x44>)
 8009a24:	2281      	movs	r2, #129	@ 0x81
 8009a26:	490d      	ldr	r1, [pc, #52]	@ (8009a5c <netbuf_free+0x48>)
 8009a28:	480d      	ldr	r0, [pc, #52]	@ (8009a60 <netbuf_free+0x4c>)
 8009a2a:	f006 fa93 	bl	800ff54 <iprintf>
 8009a2e:	e00f      	b.n	8009a50 <netbuf_free+0x3c>
  if (buf->p != NULL) {
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d004      	beq.n	8009a42 <netbuf_free+0x2e>
    pbuf_free(buf->p);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	f002 faef 	bl	800c020 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	605a      	str	r2, [r3, #4]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	685a      	ldr	r2, [r3, #4]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 8009a50:	3708      	adds	r7, #8
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
 8009a56:	bf00      	nop
 8009a58:	08011304 	.word	0x08011304
 8009a5c:	080113a0 	.word	0x080113a0
 8009a60:	08011354 	.word	0x08011354

08009a64 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b084      	sub	sp, #16
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	4613      	mov	r3, r2
 8009a70:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d108      	bne.n	8009a8a <netbuf_ref+0x26>
 8009a78:	4b1c      	ldr	r3, [pc, #112]	@ (8009aec <netbuf_ref+0x88>)
 8009a7a:	2299      	movs	r2, #153	@ 0x99
 8009a7c:	491c      	ldr	r1, [pc, #112]	@ (8009af0 <netbuf_ref+0x8c>)
 8009a7e:	481d      	ldr	r0, [pc, #116]	@ (8009af4 <netbuf_ref+0x90>)
 8009a80:	f006 fa68 	bl	800ff54 <iprintf>
 8009a84:	f06f 030f 	mvn.w	r3, #15
 8009a88:	e02b      	b.n	8009ae2 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d004      	beq.n	8009a9c <netbuf_ref+0x38>
    pbuf_free(buf->p);
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4618      	mov	r0, r3
 8009a98:	f002 fac2 	bl	800c020 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 8009a9c:	2241      	movs	r2, #65	@ 0x41
 8009a9e:	2100      	movs	r1, #0
 8009aa0:	2036      	movs	r0, #54	@ 0x36
 8009aa2:	f001 ffdb 	bl	800ba5c <pbuf_alloc>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d105      	bne.n	8009ac0 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 8009aba:	f04f 33ff 	mov.w	r3, #4294967295
 8009abe:	e010      	b.n	8009ae2 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	68ba      	ldr	r2, [r7, #8]
 8009ac6:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	88fa      	ldrh	r2, [r7, #6]
 8009ace:	811a      	strh	r2, [r3, #8]
 8009ad0:	68fa      	ldr	r2, [r7, #12]
 8009ad2:	6812      	ldr	r2, [r2, #0]
 8009ad4:	891b      	ldrh	r3, [r3, #8]
 8009ad6:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 8009ae0:	2300      	movs	r3, #0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3710      	adds	r7, #16
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	08011304 	.word	0x08011304
 8009af0:	080113bc 	.word	0x080113bc
 8009af4:	08011354 	.word	0x08011354

08009af8 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b085      	sub	sp, #20
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	db02      	blt.n	8009b10 <tryget_socket_unconn_nouse+0x18>
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2b03      	cmp	r3, #3
 8009b0e:	dd01      	ble.n	8009b14 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 8009b10:	2300      	movs	r3, #0
 8009b12:	e003      	b.n	8009b1c <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	011b      	lsls	r3, r3, #4
 8009b18:	4a03      	ldr	r2, [pc, #12]	@ (8009b28 <tryget_socket_unconn_nouse+0x30>)
 8009b1a:	4413      	add	r3, r2
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3714      	adds	r7, #20
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr
 8009b28:	20009d1c 	.word	0x20009d1c

08009b2c <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f7ff ffdf 	bl	8009af8 <tryget_socket_unconn_nouse>
 8009b3a:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3710      	adds	r7, #16
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}

08009b46 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 8009b46:	b580      	push	{r7, lr}
 8009b48:	b084      	sub	sp, #16
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f7ff ffec 	bl	8009b2c <tryget_socket_unconn>
 8009b54:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d005      	beq.n	8009b68 <tryget_socket+0x22>
    if (sock->conn) {
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d001      	beq.n	8009b68 <tryget_socket+0x22>
      return sock;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	e000      	b.n	8009b6a <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 8009b68:	2300      	movs	r3, #0
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3710      	adds	r7, #16
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
	...

08009b74 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f7ff ffe2 	bl	8009b46 <tryget_socket>
 8009b82:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d104      	bne.n	8009b94 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 8009b8a:	4b05      	ldr	r3, [pc, #20]	@ (8009ba0 <get_socket+0x2c>)
 8009b8c:	2209      	movs	r2, #9
 8009b8e:	601a      	str	r2, [r3, #0]
    return NULL;
 8009b90:	2300      	movs	r3, #0
 8009b92:	e000      	b.n	8009b96 <get_socket+0x22>
  }
  return sock;
 8009b94:	68fb      	ldr	r3, [r7, #12]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3710      	adds	r7, #16
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
 8009b9e:	bf00      	nop
 8009ba0:	2000d098 	.word	0x2000d098

08009ba4 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 8009bae:	2300      	movs	r3, #0
 8009bb0:	60fb      	str	r3, [r7, #12]
 8009bb2:	e052      	b.n	8009c5a <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 8009bb4:	f006 f8b0 	bl	800fd18 <sys_arch_protect>
 8009bb8:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 8009bba:	4a2c      	ldr	r2, [pc, #176]	@ (8009c6c <alloc_socket+0xc8>)
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	011b      	lsls	r3, r3, #4
 8009bc0:	4413      	add	r3, r2
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d142      	bne.n	8009c4e <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 8009bc8:	4a28      	ldr	r2, [pc, #160]	@ (8009c6c <alloc_socket+0xc8>)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	011b      	lsls	r3, r3, #4
 8009bce:	4413      	add	r3, r2
 8009bd0:	687a      	ldr	r2, [r7, #4]
 8009bd2:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 8009bd4:	68b8      	ldr	r0, [r7, #8]
 8009bd6:	f006 f8ad 	bl	800fd34 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 8009bda:	4a24      	ldr	r2, [pc, #144]	@ (8009c6c <alloc_socket+0xc8>)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	011b      	lsls	r3, r3, #4
 8009be0:	4413      	add	r3, r2
 8009be2:	3304      	adds	r3, #4
 8009be4:	2200      	movs	r2, #0
 8009be6:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 8009be8:	4a20      	ldr	r2, [pc, #128]	@ (8009c6c <alloc_socket+0xc8>)
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	011b      	lsls	r3, r3, #4
 8009bee:	4413      	add	r3, r2
 8009bf0:	330e      	adds	r3, #14
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d006      	beq.n	8009c06 <alloc_socket+0x62>
 8009bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8009c70 <alloc_socket+0xcc>)
 8009bfa:	f240 220e 	movw	r2, #526	@ 0x20e
 8009bfe:	491d      	ldr	r1, [pc, #116]	@ (8009c74 <alloc_socket+0xd0>)
 8009c00:	481d      	ldr	r0, [pc, #116]	@ (8009c78 <alloc_socket+0xd4>)
 8009c02:	f006 f9a7 	bl	800ff54 <iprintf>
      sockets[i].rcvevent   = 0;
 8009c06:	4a19      	ldr	r2, [pc, #100]	@ (8009c6c <alloc_socket+0xc8>)
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	011b      	lsls	r3, r3, #4
 8009c0c:	4413      	add	r3, r2
 8009c0e:	3308      	adds	r3, #8
 8009c10:	2200      	movs	r2, #0
 8009c12:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	781b      	ldrb	r3, [r3, #0]
 8009c18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009c1c:	2b10      	cmp	r3, #16
 8009c1e:	d102      	bne.n	8009c26 <alloc_socket+0x82>
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d001      	beq.n	8009c2a <alloc_socket+0x86>
 8009c26:	2301      	movs	r3, #1
 8009c28:	e000      	b.n	8009c2c <alloc_socket+0x88>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	b299      	uxth	r1, r3
 8009c2e:	4a0f      	ldr	r2, [pc, #60]	@ (8009c6c <alloc_socket+0xc8>)
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	011b      	lsls	r3, r3, #4
 8009c34:	4413      	add	r3, r2
 8009c36:	330a      	adds	r3, #10
 8009c38:	460a      	mov	r2, r1
 8009c3a:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 8009c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8009c6c <alloc_socket+0xc8>)
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	011b      	lsls	r3, r3, #4
 8009c42:	4413      	add	r3, r2
 8009c44:	330c      	adds	r3, #12
 8009c46:	2200      	movs	r2, #0
 8009c48:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	e00a      	b.n	8009c64 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 8009c4e:	68b8      	ldr	r0, [r7, #8]
 8009c50:	f006 f870 	bl	800fd34 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	3301      	adds	r3, #1
 8009c58:	60fb      	str	r3, [r7, #12]
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2b03      	cmp	r3, #3
 8009c5e:	dda9      	ble.n	8009bb4 <alloc_socket+0x10>
  }
  return -1;
 8009c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3710      	adds	r7, #16
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	20009d1c 	.word	0x20009d1c
 8009c70:	0801149c 	.word	0x0801149c
 8009c74:	080114d0 	.word	0x080114d0
 8009c78:	080114f0 	.word	0x080114f0

08009c7c <lwip_bind>:
  return newsock;
}

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b08a      	sub	sp, #40	@ 0x28
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 8009c88:	68f8      	ldr	r0, [r7, #12]
 8009c8a:	f7ff ff73 	bl	8009b74 <get_socket>
 8009c8e:	6278      	str	r0, [r7, #36]	@ 0x24
  if (!sock) {
 8009c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d102      	bne.n	8009c9c <lwip_bind+0x20>
    return -1;
 8009c96:	f04f 33ff 	mov.w	r3, #4294967295
 8009c9a:	e051      	b.n	8009d40 <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2b10      	cmp	r3, #16
 8009ca0:	d108      	bne.n	8009cb4 <lwip_bind+0x38>
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	785b      	ldrb	r3, [r3, #1]
 8009ca6:	2b02      	cmp	r3, #2
 8009ca8:	d104      	bne.n	8009cb4 <lwip_bind+0x38>
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	f003 0303 	and.w	r3, r3, #3
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d014      	beq.n	8009cde <lwip_bind+0x62>
 8009cb4:	4b24      	ldr	r3, [pc, #144]	@ (8009d48 <lwip_bind+0xcc>)
 8009cb6:	f240 22e2 	movw	r2, #738	@ 0x2e2
 8009cba:	4924      	ldr	r1, [pc, #144]	@ (8009d4c <lwip_bind+0xd0>)
 8009cbc:	4824      	ldr	r0, [pc, #144]	@ (8009d50 <lwip_bind+0xd4>)
 8009cbe:	f006 f949 	bl	800ff54 <iprintf>
 8009cc2:	f06f 000f 	mvn.w	r0, #15
 8009cc6:	f7ff fe67 	bl	8009998 <err_to_errno>
 8009cca:	6178      	str	r0, [r7, #20]
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d002      	beq.n	8009cd8 <lwip_bind+0x5c>
 8009cd2:	4a20      	ldr	r2, [pc, #128]	@ (8009d54 <lwip_bind+0xd8>)
 8009cd4:	697b      	ldr	r3, [r7, #20]
 8009cd6:	6013      	str	r3, [r2, #0]
 8009cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cdc:	e030      	b.n	8009d40 <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	613b      	str	r3, [r7, #16]
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	885b      	ldrh	r3, [r3, #2]
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f000 fe09 	bl	800a900 <lwip_htons>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	847b      	strh	r3, [r7, #34]	@ 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 8009cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009cf8:	f107 0110 	add.w	r1, r7, #16
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f7ff fa3b 	bl	8009178 <netconn_bind>
 8009d02:	4603      	mov	r3, r0
 8009d04:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  if (err != ERR_OK) {
 8009d08:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00e      	beq.n	8009d2e <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 8009d10:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8009d14:	4618      	mov	r0, r3
 8009d16:	f7ff fe3f 	bl	8009998 <err_to_errno>
 8009d1a:	61b8      	str	r0, [r7, #24]
 8009d1c:	69bb      	ldr	r3, [r7, #24]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d002      	beq.n	8009d28 <lwip_bind+0xac>
 8009d22:	4a0c      	ldr	r2, [pc, #48]	@ (8009d54 <lwip_bind+0xd8>)
 8009d24:	69bb      	ldr	r3, [r7, #24]
 8009d26:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8009d28:	f04f 33ff 	mov.w	r3, #4294967295
 8009d2c:	e008      	b.n	8009d40 <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 8009d2e:	2300      	movs	r3, #0
 8009d30:	61fb      	str	r3, [r7, #28]
 8009d32:	69fb      	ldr	r3, [r7, #28]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d002      	beq.n	8009d3e <lwip_bind+0xc2>
 8009d38:	4a06      	ldr	r2, [pc, #24]	@ (8009d54 <lwip_bind+0xd8>)
 8009d3a:	69fb      	ldr	r3, [r7, #28]
 8009d3c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3728      	adds	r7, #40	@ 0x28
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}
 8009d48:	0801149c 	.word	0x0801149c
 8009d4c:	08011540 	.word	0x08011540
 8009d50:	080114f0 	.word	0x080114f0
 8009d54:	2000d098 	.word	0x2000d098

08009d58 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 8009d58:	b590      	push	{r4, r7, lr}
 8009d5a:	b08b      	sub	sp, #44	@ 0x2c
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	603b      	str	r3, [r7, #0]
 8009d64:	4613      	mov	r3, r2
 8009d66:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	627b      	str	r3, [r7, #36]	@ 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d106      	bne.n	8009d80 <lwip_sock_make_addr+0x28>
 8009d72:	4b2b      	ldr	r3, [pc, #172]	@ (8009e20 <lwip_sock_make_addr+0xc8>)
 8009d74:	f240 4207 	movw	r2, #1031	@ 0x407
 8009d78:	492a      	ldr	r1, [pc, #168]	@ (8009e24 <lwip_sock_make_addr+0xcc>)
 8009d7a:	482b      	ldr	r0, [pc, #172]	@ (8009e28 <lwip_sock_make_addr+0xd0>)
 8009d7c:	f006 f8ea 	bl	800ff54 <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d106      	bne.n	8009d94 <lwip_sock_make_addr+0x3c>
 8009d86:	4b26      	ldr	r3, [pc, #152]	@ (8009e20 <lwip_sock_make_addr+0xc8>)
 8009d88:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8009d8c:	4927      	ldr	r1, [pc, #156]	@ (8009e2c <lwip_sock_make_addr+0xd4>)
 8009d8e:	4826      	ldr	r0, [pc, #152]	@ (8009e28 <lwip_sock_make_addr+0xd0>)
 8009d90:	f006 f8e0 	bl	800ff54 <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 8009d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d106      	bne.n	8009da8 <lwip_sock_make_addr+0x50>
 8009d9a:	4b21      	ldr	r3, [pc, #132]	@ (8009e20 <lwip_sock_make_addr+0xc8>)
 8009d9c:	f240 4209 	movw	r2, #1033	@ 0x409
 8009da0:	4923      	ldr	r1, [pc, #140]	@ (8009e30 <lwip_sock_make_addr+0xd8>)
 8009da2:	4821      	ldr	r0, [pc, #132]	@ (8009e28 <lwip_sock_make_addr+0xd0>)
 8009da4:	f006 f8d6 	bl	800ff54 <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 8009da8:	f107 0314 	add.w	r3, r7, #20
 8009dac:	2210      	movs	r2, #16
 8009dae:	701a      	strb	r2, [r3, #0]
 8009db0:	f107 0314 	add.w	r3, r7, #20
 8009db4:	2202      	movs	r2, #2
 8009db6:	705a      	strb	r2, [r3, #1]
 8009db8:	f107 0414 	add.w	r4, r7, #20
 8009dbc:	88fb      	ldrh	r3, [r7, #6]
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f000 fd9e 	bl	800a900 <lwip_htons>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	8063      	strh	r3, [r4, #2]
 8009dc8:	f107 0314 	add.w	r3, r7, #20
 8009dcc:	68ba      	ldr	r2, [r7, #8]
 8009dce:	6812      	ldr	r2, [r2, #0]
 8009dd0:	605a      	str	r2, [r3, #4]
 8009dd2:	f107 0314 	add.w	r3, r7, #20
 8009dd6:	3308      	adds	r3, #8
 8009dd8:	2208      	movs	r2, #8
 8009dda:	2100      	movs	r1, #0
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f006 f91e 	bl	801001e <memset>
  if (*fromlen < saddr.sa.sa_len) {
 8009de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	7d3a      	ldrb	r2, [r7, #20]
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d202      	bcs.n	8009df2 <lwip_sock_make_addr+0x9a>
    truncated = 1;
 8009dec:	2301      	movs	r3, #1
 8009dee:	627b      	str	r3, [r7, #36]	@ 0x24
 8009df0:	e008      	b.n	8009e04 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 8009df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	7d3a      	ldrb	r2, [r7, #20]
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d903      	bls.n	8009e04 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 8009dfc:	7d3b      	ldrb	r3, [r7, #20]
 8009dfe:	461a      	mov	r2, r3
 8009e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e02:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 8009e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	f107 0314 	add.w	r3, r7, #20
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	6838      	ldr	r0, [r7, #0]
 8009e10:	f006 f97b 	bl	801010a <memcpy>
  return truncated;
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	372c      	adds	r7, #44	@ 0x2c
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd90      	pop	{r4, r7, pc}
 8009e1e:	bf00      	nop
 8009e20:	0801149c 	.word	0x0801149c
 8009e24:	08011594 	.word	0x08011594
 8009e28:	080114f0 	.word	0x080114f0
 8009e2c:	080115a8 	.word	0x080115a8
 8009e30:	080115b8 	.word	0x080115b8

08009e34 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 8009e34:	b590      	push	{r4, r7, lr}
 8009e36:	b08d      	sub	sp, #52	@ 0x34
 8009e38:	af02      	add	r7, sp, #8
 8009e3a:	60f8      	str	r0, [r7, #12]
 8009e3c:	60b9      	str	r1, [r7, #8]
 8009e3e:	607a      	str	r2, [r7, #4]
 8009e40:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	689b      	ldr	r3, [r3, #8]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d10d      	bne.n	8009e66 <lwip_recvfrom_udp_raw+0x32>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	68db      	ldr	r3, [r3, #12]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	dd09      	ble.n	8009e66 <lwip_recvfrom_udp_raw+0x32>
 8009e52:	4b5e      	ldr	r3, [pc, #376]	@ (8009fcc <lwip_recvfrom_udp_raw+0x198>)
 8009e54:	f240 4249 	movw	r2, #1097	@ 0x449
 8009e58:	495d      	ldr	r1, [pc, #372]	@ (8009fd0 <lwip_recvfrom_udp_raw+0x19c>)
 8009e5a:	485e      	ldr	r0, [pc, #376]	@ (8009fd4 <lwip_recvfrom_udp_raw+0x1a0>)
 8009e5c:	f006 f87a 	bl	800ff54 <iprintf>
 8009e60:	f06f 030f 	mvn.w	r3, #15
 8009e64:	e0ad      	b.n	8009fc2 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	f003 0308 	and.w	r3, r3, #8
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d003      	beq.n	8009e78 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 8009e70:	2304      	movs	r3, #4
 8009e72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009e76:	e002      	b.n	8009e7e <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d11e      	bne.n	8009ec8 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009e92:	f107 0110 	add.w	r1, r7, #16
 8009e96:	4618      	mov	r0, r3
 8009e98:	f7ff fa50 	bl	800933c <netconn_recv_udp_raw_netbuf_flags>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 8009ea0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d002      	beq.n	8009eae <lwip_recvfrom_udp_raw+0x7a>
      return err;
 8009ea8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009eac:	e089      	b.n	8009fc2 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d106      	bne.n	8009ec2 <lwip_recvfrom_udp_raw+0x8e>
 8009eb4:	4b45      	ldr	r3, [pc, #276]	@ (8009fcc <lwip_recvfrom_udp_raw+0x198>)
 8009eb6:	f240 425e 	movw	r2, #1118	@ 0x45e
 8009eba:	4947      	ldr	r1, [pc, #284]	@ (8009fd8 <lwip_recvfrom_udp_raw+0x1a4>)
 8009ebc:	4845      	ldr	r0, [pc, #276]	@ (8009fd4 <lwip_recvfrom_udp_raw+0x1a0>)
 8009ebe:	f006 f849 	bl	800ff54 <iprintf>
    sock->lastdata.netbuf = buf;
 8009ec2:	693a      	ldr	r2, [r7, #16]
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	891b      	ldrh	r3, [r3, #8]
 8009ece:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	61fb      	str	r3, [r7, #28]
 8009ed8:	e029      	b.n	8009f2e <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 8009eda:	8b3a      	ldrh	r2, [r7, #24]
 8009edc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009ede:	1ad3      	subs	r3, r2, r3
 8009ee0:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	689a      	ldr	r2, [r3, #8]
 8009ee6:	69fb      	ldr	r3, [r7, #28]
 8009ee8:	00db      	lsls	r3, r3, #3
 8009eea:	4413      	add	r3, r2
 8009eec:	685a      	ldr	r2, [r3, #4]
 8009eee:	8afb      	ldrh	r3, [r7, #22]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d902      	bls.n	8009efa <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 8009ef4:	8afb      	ldrh	r3, [r7, #22]
 8009ef6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009ef8:	e006      	b.n	8009f08 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	689a      	ldr	r2, [r3, #8]
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	00db      	lsls	r3, r3, #3
 8009f02:	4413      	add	r3, r2
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	6818      	ldr	r0, [r3, #0]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	689a      	ldr	r2, [r3, #8]
 8009f10:	69fb      	ldr	r3, [r7, #28]
 8009f12:	00db      	lsls	r3, r3, #3
 8009f14:	4413      	add	r3, r2
 8009f16:	6819      	ldr	r1, [r3, #0]
 8009f18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009f1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009f1c:	f002 fa86 	bl	800c42c <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 8009f20:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009f22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f24:	4413      	add	r3, r2
 8009f26:	847b      	strh	r3, [r7, #34]	@ 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8009f28:	69fb      	ldr	r3, [r7, #28]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	61fb      	str	r3, [r7, #28]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	68db      	ldr	r3, [r3, #12]
 8009f32:	69fa      	ldr	r2, [r7, #28]
 8009f34:	429a      	cmp	r2, r3
 8009f36:	da03      	bge.n	8009f40 <lwip_recvfrom_udp_raw+0x10c>
 8009f38:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009f3a:	8b3b      	ldrh	r3, [r7, #24]
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d3cc      	bcc.n	8009eda <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d01a      	beq.n	8009f7e <lwip_recvfrom_udp_raw+0x14a>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d016      	beq.n	8009f7e <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d012      	beq.n	8009f7e <lwip_recvfrom_udp_raw+0x14a>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d00e      	beq.n	8009f7e <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	6818      	ldr	r0, [r3, #0]
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	f103 0108 	add.w	r1, r3, #8
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	3304      	adds	r3, #4
 8009f76:	9300      	str	r3, [sp, #0]
 8009f78:	4623      	mov	r3, r4
 8009f7a:	f7ff feed 	bl	8009d58 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	691b      	ldr	r3, [r3, #16]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d007      	beq.n	8009f9c <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 8009f90:	7d7b      	ldrb	r3, [r7, #21]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d102      	bne.n	8009f9c <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	f003 0301 	and.w	r3, r3, #1
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d106      	bne.n	8009fb4 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7ff fd10 	bl	80099d4 <netbuf_delete>
  }
  if (datagram_len) {
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d002      	beq.n	8009fc0 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	8b3a      	ldrh	r2, [r7, #24]
 8009fbe:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 8009fc0:	2300      	movs	r3, #0
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	372c      	adds	r7, #44	@ 0x2c
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd90      	pop	{r4, r7, pc}
 8009fca:	bf00      	nop
 8009fcc:	0801149c 	.word	0x0801149c
 8009fd0:	080115c8 	.word	0x080115c8
 8009fd4:	080114f0 	.word	0x080114f0
 8009fd8:	080115f4 	.word	0x080115f4

08009fdc <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b096      	sub	sp, #88	@ 0x58
 8009fe0:	af02      	add	r7, sp, #8
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
 8009fe8:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 8009fea:	68f8      	ldr	r0, [r7, #12]
 8009fec:	f7ff fdc2 	bl	8009b74 <get_socket>
 8009ff0:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (!sock) {
 8009ff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d102      	bne.n	8009ffe <lwip_recvfrom+0x22>
    return -1;
 8009ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8009ffc:	e05e      	b.n	800a0bc <lwip_recvfrom+0xe0>
    done_socket(sock);
    return ret;
  } else
#endif
  {
    u16_t datagram_len = 0;
 8009ffe:	2300      	movs	r3, #0
 800a000:	877b      	strh	r3, [r7, #58]	@ 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	633b      	str	r3, [r7, #48]	@ 0x30
    vec.iov_len = len;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.msg_control = NULL;
 800a00a:	2300      	movs	r3, #0
 800a00c:	627b      	str	r3, [r7, #36]	@ 0x24
    msg.msg_controllen = 0;
 800a00e:	2300      	movs	r3, #0
 800a010:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.msg_flags = 0;
 800a012:	2300      	movs	r3, #0
 800a014:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.msg_iov = &vec;
 800a016:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a01a:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 800a01c:	2301      	movs	r3, #1
 800a01e:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 800a020:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a022:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 800a024:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a026:	2b00      	cmp	r3, #0
 800a028:	d002      	beq.n	800a030 <lwip_recvfrom+0x54>
 800a02a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	e000      	b.n	800a032 <lwip_recvfrom+0x56>
 800a030:	2300      	movs	r3, #0
 800a032:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 800a034:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 800a038:	f107 0214 	add.w	r2, r7, #20
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	9300      	str	r3, [sp, #0]
 800a040:	460b      	mov	r3, r1
 800a042:	6839      	ldr	r1, [r7, #0]
 800a044:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800a046:	f7ff fef5 	bl	8009e34 <lwip_recvfrom_udp_raw>
 800a04a:	4603      	mov	r3, r0
 800a04c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (err != ERR_OK) {
 800a050:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00e      	beq.n	800a076 <lwip_recvfrom+0x9a>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 800a058:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 800a05c:	4618      	mov	r0, r3
 800a05e:	f7ff fc9b 	bl	8009998 <err_to_errno>
 800a062:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800a064:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a066:	2b00      	cmp	r3, #0
 800a068:	d002      	beq.n	800a070 <lwip_recvfrom+0x94>
 800a06a:	4a16      	ldr	r2, [pc, #88]	@ (800a0c4 <lwip_recvfrom+0xe8>)
 800a06c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a06e:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800a070:	f04f 33ff 	mov.w	r3, #4294967295
 800a074:	e022      	b.n	800a0bc <lwip_recvfrom+0xe0>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 800a076:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a078:	461a      	mov	r2, r3
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	4293      	cmp	r3, r2
 800a07e:	bf28      	it	cs
 800a080:	4613      	movcs	r3, r2
 800a082:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800a086:	4293      	cmp	r3, r2
 800a088:	d206      	bcs.n	800a098 <lwip_recvfrom+0xbc>
 800a08a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a08c:	461a      	mov	r2, r3
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	4293      	cmp	r3, r2
 800a092:	bf28      	it	cs
 800a094:	4613      	movcs	r3, r2
 800a096:	e001      	b.n	800a09c <lwip_recvfrom+0xc0>
 800a098:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a09c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fromlen) {
 800a09e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d002      	beq.n	800a0aa <lwip_recvfrom+0xce>
      *fromlen = msg.msg_namelen;
 800a0a4:	69ba      	ldr	r2, [r7, #24]
 800a0a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0a8:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d002      	beq.n	800a0ba <lwip_recvfrom+0xde>
 800a0b4:	4a03      	ldr	r2, [pc, #12]	@ (800a0c4 <lwip_recvfrom+0xe8>)
 800a0b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0b8:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 800a0ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	3750      	adds	r7, #80	@ 0x50
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}
 800a0c4:	2000d098 	.word	0x2000d098

0800a0c8 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b090      	sub	sp, #64	@ 0x40
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	60f8      	str	r0, [r7, #12]
 800a0d0:	60b9      	str	r1, [r7, #8]
 800a0d2:	607a      	str	r2, [r7, #4]
 800a0d4:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 800a0d6:	68f8      	ldr	r0, [r7, #12]
 800a0d8:	f7ff fd4c 	bl	8009b74 <get_socket>
 800a0dc:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (!sock) {
 800a0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d102      	bne.n	800a0ea <lwip_sendto+0x22>
    return -1;
 800a0e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a0e8:	e099      	b.n	800a21e <lwip_sendto+0x156>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800a0ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	781b      	ldrb	r3, [r3, #0]
 800a0f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a0f4:	2b10      	cmp	r3, #16
 800a0f6:	d10d      	bne.n	800a114 <lwip_sendto+0x4c>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
#else /* LWIP_TCP */
    LWIP_UNUSED_ARG(flags);
    sock_set_errno(sock, err_to_errno(ERR_ARG));
 800a0f8:	f06f 000f 	mvn.w	r0, #15
 800a0fc:	f7ff fc4c 	bl	8009998 <err_to_errno>
 800a100:	6278      	str	r0, [r7, #36]	@ 0x24
 800a102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a104:	2b00      	cmp	r3, #0
 800a106:	d002      	beq.n	800a10e <lwip_sendto+0x46>
 800a108:	4a47      	ldr	r2, [pc, #284]	@ (800a228 <lwip_sendto+0x160>)
 800a10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10c:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800a10e:	f04f 33ff 	mov.w	r3, #4294967295
 800a112:	e084      	b.n	800a21e <lwip_sendto+0x156>
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a11a:	d30a      	bcc.n	800a132 <lwip_sendto+0x6a>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 800a11c:	235a      	movs	r3, #90	@ 0x5a
 800a11e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a122:	2b00      	cmp	r3, #0
 800a124:	d002      	beq.n	800a12c <lwip_sendto+0x64>
 800a126:	4a40      	ldr	r2, [pc, #256]	@ (800a228 <lwip_sendto+0x160>)
 800a128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12a:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800a12c:	f04f 33ff 	mov.w	r3, #4294967295
 800a130:	e075      	b.n	800a21e <lwip_sendto+0x156>
  }
  short_size = (u16_t)size;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	86fb      	strh	r3, [r7, #54]	@ 0x36
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 800a136:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d102      	bne.n	800a142 <lwip_sendto+0x7a>
 800a13c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d023      	beq.n	800a18a <lwip_sendto+0xc2>
 800a142:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a144:	2b10      	cmp	r3, #16
 800a146:	d10b      	bne.n	800a160 <lwip_sendto+0x98>
 800a148:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d008      	beq.n	800a160 <lwip_sendto+0x98>
 800a14e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a150:	785b      	ldrb	r3, [r3, #1]
 800a152:	2b02      	cmp	r3, #2
 800a154:	d104      	bne.n	800a160 <lwip_sendto+0x98>
 800a156:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a158:	f003 0303 	and.w	r3, r3, #3
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d014      	beq.n	800a18a <lwip_sendto+0xc2>
 800a160:	4b32      	ldr	r3, [pc, #200]	@ (800a22c <lwip_sendto+0x164>)
 800a162:	f240 6252 	movw	r2, #1618	@ 0x652
 800a166:	4932      	ldr	r1, [pc, #200]	@ (800a230 <lwip_sendto+0x168>)
 800a168:	4832      	ldr	r0, [pc, #200]	@ (800a234 <lwip_sendto+0x16c>)
 800a16a:	f005 fef3 	bl	800ff54 <iprintf>
 800a16e:	f06f 000f 	mvn.w	r0, #15
 800a172:	f7ff fc11 	bl	8009998 <err_to_errno>
 800a176:	6338      	str	r0, [r7, #48]	@ 0x30
 800a178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d002      	beq.n	800a184 <lwip_sendto+0xbc>
 800a17e:	4a2a      	ldr	r2, [pc, #168]	@ (800a228 <lwip_sendto+0x160>)
 800a180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a182:	6013      	str	r3, [r2, #0]
 800a184:	f04f 33ff 	mov.w	r3, #4294967295
 800a188:	e049      	b.n	800a21e <lwip_sendto+0x156>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 800a18a:	2300      	movs	r3, #0
 800a18c:	61bb      	str	r3, [r7, #24]
 800a18e:	69bb      	ldr	r3, [r7, #24]
 800a190:	617b      	str	r3, [r7, #20]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 800a192:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a194:	2b00      	cmp	r3, #0
 800a196:	d00a      	beq.n	800a1ae <lwip_sendto+0xe6>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 800a198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	61fb      	str	r3, [r7, #28]
 800a19e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1a0:	885b      	ldrh	r3, [r3, #2]
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f000 fbac 	bl	800a900 <lwip_htons>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a1ac:	e003      	b.n	800a1b6 <lwip_sendto+0xee>
  } else {
    remote_port = 0;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	61fb      	str	r3, [r7, #28]
  }
  netbuf_fromport(&buf) = remote_port;
 800a1b6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a1b8:	843b      	strh	r3, [r7, #32]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 800a1ba:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a1bc:	f107 0314 	add.w	r3, r7, #20
 800a1c0:	68b9      	ldr	r1, [r7, #8]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f7ff fc4e 	bl	8009a64 <netbuf_ref>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 800a1ce:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d10a      	bne.n	800a1ec <lwip_sendto+0x124>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 800a1d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	f107 0214 	add.w	r2, r7, #20
 800a1de:	4611      	mov	r1, r2
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f7ff f8d7 	bl	8009394 <netconn_send>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 800a1ec:	f107 0314 	add.w	r3, r7, #20
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f7ff fc0f 	bl	8009a14 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 800a1f6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f7ff fbcc 	bl	8009998 <err_to_errno>
 800a200:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a204:	2b00      	cmp	r3, #0
 800a206:	d002      	beq.n	800a20e <lwip_sendto+0x146>
 800a208:	4a07      	ldr	r2, [pc, #28]	@ (800a228 <lwip_sendto+0x160>)
 800a20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a20c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 800a20e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a212:	2b00      	cmp	r3, #0
 800a214:	d101      	bne.n	800a21a <lwip_sendto+0x152>
 800a216:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a218:	e001      	b.n	800a21e <lwip_sendto+0x156>
 800a21a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3740      	adds	r7, #64	@ 0x40
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}
 800a226:	bf00      	nop
 800a228:	2000d098 	.word	0x2000d098
 800a22c:	0801149c 	.word	0x0801149c
 800a230:	080116f4 	.word	0x080116f4
 800a234:	080114f0 	.word	0x080114f0

0800a238 <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b086      	sub	sp, #24
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	60b9      	str	r1, [r7, #8]
 800a242:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	2b03      	cmp	r3, #3
 800a248:	d009      	beq.n	800a25e <lwip_socket+0x26>
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	2b03      	cmp	r3, #3
 800a24e:	dc23      	bgt.n	800a298 <lwip_socket+0x60>
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	2b01      	cmp	r3, #1
 800a254:	d019      	beq.n	800a28a <lwip_socket+0x52>
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	2b02      	cmp	r3, #2
 800a25a:	d009      	beq.n	800a270 <lwip_socket+0x38>
 800a25c:	e01c      	b.n	800a298 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	b2db      	uxtb	r3, r3
 800a262:	4a22      	ldr	r2, [pc, #136]	@ (800a2ec <lwip_socket+0xb4>)
 800a264:	4619      	mov	r1, r3
 800a266:	2040      	movs	r0, #64	@ 0x40
 800a268:	f7fe fede 	bl	8009028 <netconn_new_with_proto_and_callback>
 800a26c:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 800a26e:	e019      	b.n	800a2a4 <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b88      	cmp	r3, #136	@ 0x88
 800a274:	d101      	bne.n	800a27a <lwip_socket+0x42>
 800a276:	2321      	movs	r3, #33	@ 0x21
 800a278:	e000      	b.n	800a27c <lwip_socket+0x44>
 800a27a:	2320      	movs	r3, #32
 800a27c:	4a1b      	ldr	r2, [pc, #108]	@ (800a2ec <lwip_socket+0xb4>)
 800a27e:	2100      	movs	r1, #0
 800a280:	4618      	mov	r0, r3
 800a282:	f7fe fed1 	bl	8009028 <netconn_new_with_proto_and_callback>
 800a286:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800a288:	e00c      	b.n	800a2a4 <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 800a28a:	4a18      	ldr	r2, [pc, #96]	@ (800a2ec <lwip_socket+0xb4>)
 800a28c:	2100      	movs	r1, #0
 800a28e:	2010      	movs	r0, #16
 800a290:	f7fe feca 	bl	8009028 <netconn_new_with_proto_and_callback>
 800a294:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 800a296:	e005      	b.n	800a2a4 <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 800a298:	4b15      	ldr	r3, [pc, #84]	@ (800a2f0 <lwip_socket+0xb8>)
 800a29a:	2216      	movs	r2, #22
 800a29c:	601a      	str	r2, [r3, #0]
      return -1;
 800a29e:	f04f 33ff 	mov.w	r3, #4294967295
 800a2a2:	e01e      	b.n	800a2e2 <lwip_socket+0xaa>
  }

  if (!conn) {
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d105      	bne.n	800a2b6 <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 800a2aa:	4b11      	ldr	r3, [pc, #68]	@ (800a2f0 <lwip_socket+0xb8>)
 800a2ac:	2269      	movs	r2, #105	@ 0x69
 800a2ae:	601a      	str	r2, [r3, #0]
    return -1;
 800a2b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a2b4:	e015      	b.n	800a2e2 <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 800a2b6:	2100      	movs	r1, #0
 800a2b8:	6978      	ldr	r0, [r7, #20]
 800a2ba:	f7ff fc73 	bl	8009ba4 <alloc_socket>
 800a2be:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c6:	d108      	bne.n	800a2da <lwip_socket+0xa2>
    netconn_delete(conn);
 800a2c8:	6978      	ldr	r0, [r7, #20]
 800a2ca:	f7fe ff39 	bl	8009140 <netconn_delete>
    set_errno(ENFILE);
 800a2ce:	4b08      	ldr	r3, [pc, #32]	@ (800a2f0 <lwip_socket+0xb8>)
 800a2d0:	2217      	movs	r2, #23
 800a2d2:	601a      	str	r2, [r3, #0]
    return -1;
 800a2d4:	f04f 33ff 	mov.w	r3, #4294967295
 800a2d8:	e003      	b.n	800a2e2 <lwip_socket+0xaa>
  }
  conn->socket = i;
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	693a      	ldr	r2, [r7, #16]
 800a2de:	615a      	str	r2, [r3, #20]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 800a2e0:	693b      	ldr	r3, [r7, #16]
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3718      	adds	r7, #24
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	0800a37d 	.word	0x0800a37d
 800a2f0:	2000d098 	.word	0x2000d098

0800a2f4 <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b087      	sub	sp, #28
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	60b9      	str	r1, [r7, #8]
 800a2fe:	607a      	str	r2, [r7, #4]
 800a300:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 800a302:	2300      	movs	r3, #0
 800a304:	617b      	str	r3, [r7, #20]
 800a306:	e02c      	b.n	800a362 <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	695a      	ldr	r2, [r3, #20]
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	00db      	lsls	r3, r3, #3
 800a310:	4413      	add	r3, r2
 800a312:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	68ba      	ldr	r2, [r7, #8]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d11e      	bne.n	800a35c <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d009      	beq.n	800a338 <lwip_poll_should_wake+0x44>
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	f003 0301 	and.w	r3, r3, #1
 800a330:	2b00      	cmp	r3, #0
 800a332:	d001      	beq.n	800a338 <lwip_poll_should_wake+0x44>
        return 1;
 800a334:	2301      	movs	r3, #1
 800a336:	e01a      	b.n	800a36e <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d009      	beq.n	800a352 <lwip_poll_should_wake+0x5e>
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800a344:	b29b      	uxth	r3, r3
 800a346:	f003 0302 	and.w	r3, r3, #2
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d001      	beq.n	800a352 <lwip_poll_should_wake+0x5e>
        return 1;
 800a34e:	2301      	movs	r3, #1
 800a350:	e00d      	b.n	800a36e <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 800a352:	6a3b      	ldr	r3, [r7, #32]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 800a358:	2301      	movs	r3, #1
 800a35a:	e008      	b.n	800a36e <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	3301      	adds	r3, #1
 800a360:	617b      	str	r3, [r7, #20]
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	699b      	ldr	r3, [r3, #24]
 800a366:	697a      	ldr	r2, [r7, #20]
 800a368:	429a      	cmp	r2, r3
 800a36a:	d3cd      	bcc.n	800a308 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	371c      	adds	r7, #28
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr
	...

0800a37c <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b08a      	sub	sp, #40	@ 0x28
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	460b      	mov	r3, r1
 800a386:	70fb      	strb	r3, [r7, #3]
 800a388:	4613      	mov	r3, r2
 800a38a:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	f000 80a4 	beq.w	800a4dc <event_callback+0x160>
    s = conn->socket;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	695b      	ldr	r3, [r3, #20]
 800a398:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s < 0) {
 800a39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	da18      	bge.n	800a3d2 <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 800a3a0:	f005 fcba 	bl	800fd18 <sys_arch_protect>
 800a3a4:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	695b      	ldr	r3, [r3, #20]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	da0b      	bge.n	800a3c6 <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 800a3ae:	78fb      	ldrb	r3, [r7, #3]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d104      	bne.n	800a3be <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	695b      	ldr	r3, [r3, #20]
 800a3b8:	1e5a      	subs	r2, r3, #1
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	615a      	str	r2, [r3, #20]
        }
        SYS_ARCH_UNPROTECT(lev);
 800a3be:	69f8      	ldr	r0, [r7, #28]
 800a3c0:	f005 fcb8 	bl	800fd34 <sys_arch_unprotect>
        return;
 800a3c4:	e08d      	b.n	800a4e2 <event_callback+0x166>
      }
      s = conn->socket;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	695b      	ldr	r3, [r3, #20]
 800a3ca:	627b      	str	r3, [r7, #36]	@ 0x24
      SYS_ARCH_UNPROTECT(lev);
 800a3cc:	69f8      	ldr	r0, [r7, #28]
 800a3ce:	f005 fcb1 	bl	800fd34 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 800a3d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a3d4:	f7ff fbce 	bl	8009b74 <get_socket>
 800a3d8:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d07f      	beq.n	800a4e0 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 800a3e4:	f005 fc98 	bl	800fd18 <sys_arch_protect>
 800a3e8:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 800a3ea:	78fb      	ldrb	r3, [r7, #3]
 800a3ec:	2b04      	cmp	r3, #4
 800a3ee:	d83e      	bhi.n	800a46e <event_callback+0xf2>
 800a3f0:	a201      	add	r2, pc, #4	@ (adr r2, 800a3f8 <event_callback+0x7c>)
 800a3f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3f6:	bf00      	nop
 800a3f8:	0800a40d 	.word	0x0800a40d
 800a3fc:	0800a42f 	.word	0x0800a42f
 800a400:	0800a447 	.word	0x0800a447
 800a404:	0800a45b 	.word	0x0800a45b
 800a408:	0800a467 	.word	0x0800a467
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 800a40c:	69bb      	ldr	r3, [r7, #24]
 800a40e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a412:	b29b      	uxth	r3, r3
 800a414:	3301      	adds	r3, #1
 800a416:	b29b      	uxth	r3, r3
 800a418:	b21a      	sxth	r2, r3
 800a41a:	69bb      	ldr	r3, [r7, #24]
 800a41c:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a424:	2b01      	cmp	r3, #1
 800a426:	dd2a      	ble.n	800a47e <event_callback+0x102>
        check_waiters = 0;
 800a428:	2300      	movs	r3, #0
 800a42a:	623b      	str	r3, [r7, #32]
      }
      break;
 800a42c:	e027      	b.n	800a47e <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 800a42e:	69bb      	ldr	r3, [r7, #24]
 800a430:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a434:	b29b      	uxth	r3, r3
 800a436:	3b01      	subs	r3, #1
 800a438:	b29b      	uxth	r3, r3
 800a43a:	b21a      	sxth	r2, r3
 800a43c:	69bb      	ldr	r3, [r7, #24]
 800a43e:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 800a440:	2300      	movs	r3, #0
 800a442:	623b      	str	r3, [r7, #32]
      break;
 800a444:	e01c      	b.n	800a480 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 800a446:	69bb      	ldr	r3, [r7, #24]
 800a448:	895b      	ldrh	r3, [r3, #10]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d001      	beq.n	800a452 <event_callback+0xd6>
        check_waiters = 0;
 800a44e:	2300      	movs	r3, #0
 800a450:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 800a452:	69bb      	ldr	r3, [r7, #24]
 800a454:	2201      	movs	r2, #1
 800a456:	815a      	strh	r2, [r3, #10]
      break;
 800a458:	e012      	b.n	800a480 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 800a45a:	69bb      	ldr	r3, [r7, #24]
 800a45c:	2200      	movs	r2, #0
 800a45e:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 800a460:	2300      	movs	r3, #0
 800a462:	623b      	str	r3, [r7, #32]
      break;
 800a464:	e00c      	b.n	800a480 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 800a466:	69bb      	ldr	r3, [r7, #24]
 800a468:	2201      	movs	r2, #1
 800a46a:	819a      	strh	r2, [r3, #12]
      break;
 800a46c:	e008      	b.n	800a480 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 800a46e:	4b1e      	ldr	r3, [pc, #120]	@ (800a4e8 <event_callback+0x16c>)
 800a470:	f44f 621f 	mov.w	r2, #2544	@ 0x9f0
 800a474:	491d      	ldr	r1, [pc, #116]	@ (800a4ec <event_callback+0x170>)
 800a476:	481e      	ldr	r0, [pc, #120]	@ (800a4f0 <event_callback+0x174>)
 800a478:	f005 fd6c 	bl	800ff54 <iprintf>
      break;
 800a47c:	e000      	b.n	800a480 <event_callback+0x104>
      break;
 800a47e:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	7b9b      	ldrb	r3, [r3, #14]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d025      	beq.n	800a4d4 <event_callback+0x158>
 800a488:	6a3b      	ldr	r3, [r7, #32]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d022      	beq.n	800a4d4 <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 800a48e:	69bb      	ldr	r3, [r7, #24]
 800a490:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a494:	2b00      	cmp	r3, #0
 800a496:	bfcc      	ite	gt
 800a498:	2301      	movgt	r3, #1
 800a49a:	2300      	movle	r3, #0
 800a49c:	b2db      	uxtb	r3, r3
 800a49e:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 800a4a0:	69bb      	ldr	r3, [r7, #24]
 800a4a2:	895b      	ldrh	r3, [r3, #10]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	bf14      	ite	ne
 800a4a8:	2301      	movne	r3, #1
 800a4aa:	2300      	moveq	r3, #0
 800a4ac:	b2db      	uxtb	r3, r3
 800a4ae:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	899b      	ldrh	r3, [r3, #12]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	bf14      	ite	ne
 800a4b8:	2301      	movne	r3, #1
 800a4ba:	2300      	moveq	r3, #0
 800a4bc:	b2db      	uxtb	r3, r3
 800a4be:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 800a4c0:	69f8      	ldr	r0, [r7, #28]
 800a4c2:	f005 fc37 	bl	800fd34 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	693a      	ldr	r2, [r7, #16]
 800a4ca:	6979      	ldr	r1, [r7, #20]
 800a4cc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a4ce:	f000 f811 	bl	800a4f4 <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 800a4d2:	e006      	b.n	800a4e2 <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 800a4d4:	69f8      	ldr	r0, [r7, #28]
 800a4d6:	f005 fc2d 	bl	800fd34 <sys_arch_unprotect>
 800a4da:	e002      	b.n	800a4e2 <event_callback+0x166>
    return;
 800a4dc:	bf00      	nop
 800a4de:	e000      	b.n	800a4e2 <event_callback+0x166>
      return;
 800a4e0:	bf00      	nop
  }
  done_socket(sock);
}
 800a4e2:	3728      	adds	r7, #40	@ 0x28
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	0801149c 	.word	0x0801149c
 800a4ec:	08011790 	.word	0x08011790
 800a4f0:	080114f0 	.word	0x080114f0

0800a4f4 <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b088      	sub	sp, #32
 800a4f8:	af02      	add	r7, sp, #8
 800a4fa:	60f8      	str	r0, [r7, #12]
 800a4fc:	60b9      	str	r1, [r7, #8]
 800a4fe:	607a      	str	r2, [r7, #4]
 800a500:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 800a502:	4b42      	ldr	r3, [pc, #264]	@ (800a60c <select_check_waiters+0x118>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	617b      	str	r3, [r7, #20]
 800a508:	e078      	b.n	800a5fc <select_check_waiters+0x108>
    if (scb->sem_signalled == 0) {
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	69db      	ldr	r3, [r3, #28]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d171      	bne.n	800a5f6 <select_check_waiters+0x102>
      /* semaphore not signalled yet */
      int do_signal = 0;
 800a512:	2300      	movs	r3, #0
 800a514:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	695b      	ldr	r3, [r3, #20]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d009      	beq.n	800a532 <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	9300      	str	r3, [sp, #0]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	68ba      	ldr	r2, [r7, #8]
 800a526:	68f9      	ldr	r1, [r7, #12]
 800a528:	6978      	ldr	r0, [r7, #20]
 800a52a:	f7ff fee3 	bl	800a2f4 <lwip_poll_should_wake>
 800a52e:	6138      	str	r0, [r7, #16]
 800a530:	e056      	b.n	800a5e0 <select_check_waiters+0xec>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d017      	beq.n	800a568 <select_check_waiters+0x74>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	689b      	ldr	r3, [r3, #8]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d013      	beq.n	800a568 <select_check_waiters+0x74>
 800a540:	697b      	ldr	r3, [r7, #20]
 800a542:	689a      	ldr	r2, [r3, #8]
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	da00      	bge.n	800a54c <select_check_waiters+0x58>
 800a54a:	331f      	adds	r3, #31
 800a54c:	115b      	asrs	r3, r3, #5
 800a54e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f003 031f 	and.w	r3, r3, #31
 800a558:	fa22 f303 	lsr.w	r3, r2, r3
 800a55c:	f003 0301 	and.w	r3, r3, #1
 800a560:	2b00      	cmp	r3, #0
 800a562:	d001      	beq.n	800a568 <select_check_waiters+0x74>
            do_signal = 1;
 800a564:	2301      	movs	r3, #1
 800a566:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d01a      	beq.n	800a5a4 <select_check_waiters+0xb0>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d117      	bne.n	800a5a4 <select_check_waiters+0xb0>
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	68db      	ldr	r3, [r3, #12]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d013      	beq.n	800a5a4 <select_check_waiters+0xb0>
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	68da      	ldr	r2, [r3, #12]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2b00      	cmp	r3, #0
 800a584:	da00      	bge.n	800a588 <select_check_waiters+0x94>
 800a586:	331f      	adds	r3, #31
 800a588:	115b      	asrs	r3, r3, #5
 800a58a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f003 031f 	and.w	r3, r3, #31
 800a594:	fa22 f303 	lsr.w	r3, r2, r3
 800a598:	f003 0301 	and.w	r3, r3, #1
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d001      	beq.n	800a5a4 <select_check_waiters+0xb0>
            do_signal = 1;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d01a      	beq.n	800a5e0 <select_check_waiters+0xec>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d117      	bne.n	800a5e0 <select_check_waiters+0xec>
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	691b      	ldr	r3, [r3, #16]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d013      	beq.n	800a5e0 <select_check_waiters+0xec>
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	691a      	ldr	r2, [r3, #16]
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	da00      	bge.n	800a5c4 <select_check_waiters+0xd0>
 800a5c2:	331f      	adds	r3, #31
 800a5c4:	115b      	asrs	r3, r3, #5
 800a5c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f003 031f 	and.w	r3, r3, #31
 800a5d0:	fa22 f303 	lsr.w	r3, r2, r3
 800a5d4:	f003 0301 	and.w	r3, r3, #1
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d001      	beq.n	800a5e0 <select_check_waiters+0xec>
            do_signal = 1;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d007      	beq.n	800a5f6 <select_check_waiters+0x102>
        scb->sem_signalled = 1;
 800a5e6:	697b      	ldr	r3, [r7, #20]
 800a5e8:	2201      	movs	r2, #1
 800a5ea:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	3320      	adds	r3, #32
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f005 faec 	bl	800fbce <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	617b      	str	r3, [r7, #20]
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d183      	bne.n	800a50a <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 800a602:	bf00      	nop
 800a604:	bf00      	nop
 800a606:	3718      	adds	r7, #24
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}
 800a60c:	20009d5c 	.word	0x20009d5c

0800a610 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
 800a618:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800a61a:	f002 f8cd 	bl	800c7b8 <sys_timeouts_sleeptime>
 800a61e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a626:	d10b      	bne.n	800a640 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800a628:	4813      	ldr	r0, [pc, #76]	@ (800a678 <tcpip_timeouts_mbox_fetch+0x68>)
 800a62a:	f005 fb42 	bl	800fcb2 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800a62e:	2200      	movs	r2, #0
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f005 fa2a 	bl	800fa8c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800a638:	480f      	ldr	r0, [pc, #60]	@ (800a678 <tcpip_timeouts_mbox_fetch+0x68>)
 800a63a:	f005 fb2b 	bl	800fc94 <sys_mutex_lock>
    return;
 800a63e:	e018      	b.n	800a672 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d102      	bne.n	800a64c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800a646:	f002 f87d 	bl	800c744 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800a64a:	e7e6      	b.n	800a61a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800a64c:	480a      	ldr	r0, [pc, #40]	@ (800a678 <tcpip_timeouts_mbox_fetch+0x68>)
 800a64e:	f005 fb30 	bl	800fcb2 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800a652:	68fa      	ldr	r2, [r7, #12]
 800a654:	6839      	ldr	r1, [r7, #0]
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f005 fa18 	bl	800fa8c <sys_arch_mbox_fetch>
 800a65c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800a65e:	4806      	ldr	r0, [pc, #24]	@ (800a678 <tcpip_timeouts_mbox_fetch+0x68>)
 800a660:	f005 fb18 	bl	800fc94 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a66a:	d102      	bne.n	800a672 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800a66c:	f002 f86a 	bl	800c744 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800a670:	e7d3      	b.n	800a61a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800a672:	3710      	adds	r7, #16
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}
 800a678:	20009d6c 	.word	0x20009d6c

0800a67c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800a684:	4810      	ldr	r0, [pc, #64]	@ (800a6c8 <tcpip_thread+0x4c>)
 800a686:	f005 fb05 	bl	800fc94 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800a68a:	4b10      	ldr	r3, [pc, #64]	@ (800a6cc <tcpip_thread+0x50>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d005      	beq.n	800a69e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800a692:	4b0e      	ldr	r3, [pc, #56]	@ (800a6cc <tcpip_thread+0x50>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4a0e      	ldr	r2, [pc, #56]	@ (800a6d0 <tcpip_thread+0x54>)
 800a698:	6812      	ldr	r2, [r2, #0]
 800a69a:	4610      	mov	r0, r2
 800a69c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a69e:	f107 030c 	add.w	r3, r7, #12
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	480b      	ldr	r0, [pc, #44]	@ (800a6d4 <tcpip_thread+0x58>)
 800a6a6:	f7ff ffb3 	bl	800a610 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d106      	bne.n	800a6be <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a6b0:	4b09      	ldr	r3, [pc, #36]	@ (800a6d8 <tcpip_thread+0x5c>)
 800a6b2:	2291      	movs	r2, #145	@ 0x91
 800a6b4:	4909      	ldr	r1, [pc, #36]	@ (800a6dc <tcpip_thread+0x60>)
 800a6b6:	480a      	ldr	r0, [pc, #40]	@ (800a6e0 <tcpip_thread+0x64>)
 800a6b8:	f005 fc4c 	bl	800ff54 <iprintf>
      continue;
 800a6bc:	e003      	b.n	800a6c6 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f000 f80f 	bl	800a6e4 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a6c6:	e7ea      	b.n	800a69e <tcpip_thread+0x22>
 800a6c8:	20009d6c 	.word	0x20009d6c
 800a6cc:	20009d60 	.word	0x20009d60
 800a6d0:	20009d64 	.word	0x20009d64
 800a6d4:	20009d68 	.word	0x20009d68
 800a6d8:	080117e4 	.word	0x080117e4
 800a6dc:	08011814 	.word	0x08011814
 800a6e0:	08011834 	.word	0x08011834

0800a6e4 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b082      	sub	sp, #8
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	781b      	ldrb	r3, [r3, #0]
 800a6f0:	2b02      	cmp	r3, #2
 800a6f2:	d026      	beq.n	800a742 <tcpip_thread_handle_msg+0x5e>
 800a6f4:	2b02      	cmp	r3, #2
 800a6f6:	dc2b      	bgt.n	800a750 <tcpip_thread_handle_msg+0x6c>
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d002      	beq.n	800a702 <tcpip_thread_handle_msg+0x1e>
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	d015      	beq.n	800a72c <tcpip_thread_handle_msg+0x48>
 800a700:	e026      	b.n	800a750 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	68db      	ldr	r3, [r3, #12]
 800a706:	687a      	ldr	r2, [r7, #4]
 800a708:	6850      	ldr	r0, [r2, #4]
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	6892      	ldr	r2, [r2, #8]
 800a70e:	4611      	mov	r1, r2
 800a710:	4798      	blx	r3
 800a712:	4603      	mov	r3, r0
 800a714:	2b00      	cmp	r3, #0
 800a716:	d004      	beq.n	800a722 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	685b      	ldr	r3, [r3, #4]
 800a71c:	4618      	mov	r0, r3
 800a71e:	f001 fc7f 	bl	800c020 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a722:	6879      	ldr	r1, [r7, #4]
 800a724:	2006      	movs	r0, #6
 800a726:	f000 fe37 	bl	800b398 <memp_free>
      break;
 800a72a:	e018      	b.n	800a75e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	685b      	ldr	r3, [r3, #4]
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	6892      	ldr	r2, [r2, #8]
 800a734:	4610      	mov	r0, r2
 800a736:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800a738:	6879      	ldr	r1, [r7, #4]
 800a73a:	2005      	movs	r0, #5
 800a73c:	f000 fe2c 	bl	800b398 <memp_free>
      break;
 800a740:	e00d      	b.n	800a75e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	685b      	ldr	r3, [r3, #4]
 800a746:	687a      	ldr	r2, [r7, #4]
 800a748:	6892      	ldr	r2, [r2, #8]
 800a74a:	4610      	mov	r0, r2
 800a74c:	4798      	blx	r3
      break;
 800a74e:	e006      	b.n	800a75e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a750:	4b05      	ldr	r3, [pc, #20]	@ (800a768 <tcpip_thread_handle_msg+0x84>)
 800a752:	22cf      	movs	r2, #207	@ 0xcf
 800a754:	4905      	ldr	r1, [pc, #20]	@ (800a76c <tcpip_thread_handle_msg+0x88>)
 800a756:	4806      	ldr	r0, [pc, #24]	@ (800a770 <tcpip_thread_handle_msg+0x8c>)
 800a758:	f005 fbfc 	bl	800ff54 <iprintf>
      break;
 800a75c:	bf00      	nop
  }
}
 800a75e:	bf00      	nop
 800a760:	3708      	adds	r7, #8
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	080117e4 	.word	0x080117e4
 800a76c:	08011814 	.word	0x08011814
 800a770:	08011834 	.word	0x08011834

0800a774 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b086      	sub	sp, #24
 800a778:	af00      	add	r7, sp, #0
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a780:	481a      	ldr	r0, [pc, #104]	@ (800a7ec <tcpip_inpkt+0x78>)
 800a782:	f005 f9de 	bl	800fb42 <sys_mbox_valid>
 800a786:	4603      	mov	r3, r0
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d105      	bne.n	800a798 <tcpip_inpkt+0x24>
 800a78c:	4b18      	ldr	r3, [pc, #96]	@ (800a7f0 <tcpip_inpkt+0x7c>)
 800a78e:	22fc      	movs	r2, #252	@ 0xfc
 800a790:	4918      	ldr	r1, [pc, #96]	@ (800a7f4 <tcpip_inpkt+0x80>)
 800a792:	4819      	ldr	r0, [pc, #100]	@ (800a7f8 <tcpip_inpkt+0x84>)
 800a794:	f005 fbde 	bl	800ff54 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800a798:	2006      	movs	r0, #6
 800a79a:	f000 fd87 	bl	800b2ac <memp_malloc>
 800a79e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d102      	bne.n	800a7ac <tcpip_inpkt+0x38>
    return ERR_MEM;
 800a7a6:	f04f 33ff 	mov.w	r3, #4294967295
 800a7aa:	e01a      	b.n	800a7e2 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	68fa      	ldr	r2, [r7, #12]
 800a7b6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	68ba      	ldr	r2, [r7, #8]
 800a7bc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	687a      	ldr	r2, [r7, #4]
 800a7c2:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a7c4:	6979      	ldr	r1, [r7, #20]
 800a7c6:	4809      	ldr	r0, [pc, #36]	@ (800a7ec <tcpip_inpkt+0x78>)
 800a7c8:	f005 f946 	bl	800fa58 <sys_mbox_trypost>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d006      	beq.n	800a7e0 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a7d2:	6979      	ldr	r1, [r7, #20]
 800a7d4:	2006      	movs	r0, #6
 800a7d6:	f000 fddf 	bl	800b398 <memp_free>
    return ERR_MEM;
 800a7da:	f04f 33ff 	mov.w	r3, #4294967295
 800a7de:	e000      	b.n	800a7e2 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800a7e0:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3718      	adds	r7, #24
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}
 800a7ea:	bf00      	nop
 800a7ec:	20009d68 	.word	0x20009d68
 800a7f0:	080117e4 	.word	0x080117e4
 800a7f4:	0801185c 	.word	0x0801185c
 800a7f8:	08011834 	.word	0x08011834

0800a7fc <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a80c:	f003 0318 	and.w	r3, r3, #24
 800a810:	2b00      	cmp	r3, #0
 800a812:	d006      	beq.n	800a822 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800a814:	4a08      	ldr	r2, [pc, #32]	@ (800a838 <tcpip_input+0x3c>)
 800a816:	6839      	ldr	r1, [r7, #0]
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f7ff ffab 	bl	800a774 <tcpip_inpkt>
 800a81e:	4603      	mov	r3, r0
 800a820:	e005      	b.n	800a82e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800a822:	4a06      	ldr	r2, [pc, #24]	@ (800a83c <tcpip_input+0x40>)
 800a824:	6839      	ldr	r1, [r7, #0]
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f7ff ffa4 	bl	800a774 <tcpip_inpkt>
 800a82c:	4603      	mov	r3, r0
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3708      	adds	r7, #8
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}
 800a836:	bf00      	nop
 800a838:	0800f845 	.word	0x0800f845
 800a83c:	0800e4e5 	.word	0x0800e4e5

0800a840 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b084      	sub	sp, #16
 800a844:	af00      	add	r7, sp, #0
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800a84c:	4806      	ldr	r0, [pc, #24]	@ (800a868 <tcpip_send_msg_wait_sem+0x28>)
 800a84e:	f005 fa21 	bl	800fc94 <sys_mutex_lock>
  fn(apimsg);
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	68b8      	ldr	r0, [r7, #8]
 800a856:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800a858:	4803      	ldr	r0, [pc, #12]	@ (800a868 <tcpip_send_msg_wait_sem+0x28>)
 800a85a:	f005 fa2a 	bl	800fcb2 <sys_mutex_unlock>
  return ERR_OK;
 800a85e:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800a860:	4618      	mov	r0, r3
 800a862:	3710      	adds	r7, #16
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}
 800a868:	20009d6c 	.word	0x20009d6c

0800a86c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b084      	sub	sp, #16
 800a870:	af02      	add	r7, sp, #8
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
  lwip_init();
 800a876:	f000 f871 	bl	800a95c <lwip_init>

  tcpip_init_done = initfunc;
 800a87a:	4a17      	ldr	r2, [pc, #92]	@ (800a8d8 <tcpip_init+0x6c>)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800a880:	4a16      	ldr	r2, [pc, #88]	@ (800a8dc <tcpip_init+0x70>)
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a886:	2106      	movs	r1, #6
 800a888:	4815      	ldr	r0, [pc, #84]	@ (800a8e0 <tcpip_init+0x74>)
 800a88a:	f005 f8b1 	bl	800f9f0 <sys_mbox_new>
 800a88e:	4603      	mov	r3, r0
 800a890:	2b00      	cmp	r3, #0
 800a892:	d006      	beq.n	800a8a2 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800a894:	4b13      	ldr	r3, [pc, #76]	@ (800a8e4 <tcpip_init+0x78>)
 800a896:	f240 2261 	movw	r2, #609	@ 0x261
 800a89a:	4913      	ldr	r1, [pc, #76]	@ (800a8e8 <tcpip_init+0x7c>)
 800a89c:	4813      	ldr	r0, [pc, #76]	@ (800a8ec <tcpip_init+0x80>)
 800a89e:	f005 fb59 	bl	800ff54 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a8a2:	4813      	ldr	r0, [pc, #76]	@ (800a8f0 <tcpip_init+0x84>)
 800a8a4:	f005 f9da 	bl	800fc5c <sys_mutex_new>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d006      	beq.n	800a8bc <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800a8ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a8e4 <tcpip_init+0x78>)
 800a8b0:	f240 2265 	movw	r2, #613	@ 0x265
 800a8b4:	490f      	ldr	r1, [pc, #60]	@ (800a8f4 <tcpip_init+0x88>)
 800a8b6:	480d      	ldr	r0, [pc, #52]	@ (800a8ec <tcpip_init+0x80>)
 800a8b8:	f005 fb4c 	bl	800ff54 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800a8bc:	2300      	movs	r3, #0
 800a8be:	9300      	str	r3, [sp, #0]
 800a8c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	490c      	ldr	r1, [pc, #48]	@ (800a8f8 <tcpip_init+0x8c>)
 800a8c8:	480c      	ldr	r0, [pc, #48]	@ (800a8fc <tcpip_init+0x90>)
 800a8ca:	f005 f9ff 	bl	800fccc <sys_thread_new>
}
 800a8ce:	bf00      	nop
 800a8d0:	3708      	adds	r7, #8
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	20009d60 	.word	0x20009d60
 800a8dc:	20009d64 	.word	0x20009d64
 800a8e0:	20009d68 	.word	0x20009d68
 800a8e4:	080117e4 	.word	0x080117e4
 800a8e8:	0801186c 	.word	0x0801186c
 800a8ec:	08011834 	.word	0x08011834
 800a8f0:	20009d6c 	.word	0x20009d6c
 800a8f4:	08011890 	.word	0x08011890
 800a8f8:	0800a67d 	.word	0x0800a67d
 800a8fc:	080118b4 	.word	0x080118b4

0800a900 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a900:	b480      	push	{r7}
 800a902:	b083      	sub	sp, #12
 800a904:	af00      	add	r7, sp, #0
 800a906:	4603      	mov	r3, r0
 800a908:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800a90a:	88fb      	ldrh	r3, [r7, #6]
 800a90c:	021b      	lsls	r3, r3, #8
 800a90e:	b21a      	sxth	r2, r3
 800a910:	88fb      	ldrh	r3, [r7, #6]
 800a912:	0a1b      	lsrs	r3, r3, #8
 800a914:	b29b      	uxth	r3, r3
 800a916:	b21b      	sxth	r3, r3
 800a918:	4313      	orrs	r3, r2
 800a91a:	b21b      	sxth	r3, r3
 800a91c:	b29b      	uxth	r3, r3
}
 800a91e:	4618      	mov	r0, r3
 800a920:	370c      	adds	r7, #12
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800a92a:	b480      	push	{r7}
 800a92c:	b083      	sub	sp, #12
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	061a      	lsls	r2, r3, #24
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	021b      	lsls	r3, r3, #8
 800a93a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a93e:	431a      	orrs	r2, r3
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	0a1b      	lsrs	r3, r3, #8
 800a944:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a948:	431a      	orrs	r2, r3
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	0e1b      	lsrs	r3, r3, #24
 800a94e:	4313      	orrs	r3, r2
}
 800a950:	4618      	mov	r0, r3
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr

0800a95c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b082      	sub	sp, #8
 800a960:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a962:	2300      	movs	r3, #0
 800a964:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800a966:	f005 f96b 	bl	800fc40 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800a96a:	f000 f8d3 	bl	800ab14 <mem_init>
  memp_init();
 800a96e:	f000 fc2f 	bl	800b1d0 <memp_init>
  pbuf_init();
  netif_init();
 800a972:	f000 fd3b 	bl	800b3ec <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a976:	f001 ff57 	bl	800c828 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800a97a:	f001 fe9b 	bl	800c6b4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a97e:	bf00      	nop
 800a980:	3708      	adds	r7, #8
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
	...

0800a988 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800a988:	b480      	push	{r7}
 800a98a:	b083      	sub	sp, #12
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	4603      	mov	r3, r0
 800a990:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800a992:	4b05      	ldr	r3, [pc, #20]	@ (800a9a8 <ptr_to_mem+0x20>)
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	88fb      	ldrh	r3, [r7, #6]
 800a998:	4413      	add	r3, r2
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	370c      	adds	r7, #12
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a4:	4770      	bx	lr
 800a9a6:	bf00      	nop
 800a9a8:	2000a3dc 	.word	0x2000a3dc

0800a9ac <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800a9b4:	4b05      	ldr	r3, [pc, #20]	@ (800a9cc <mem_to_ptr+0x20>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	687a      	ldr	r2, [r7, #4]
 800a9ba:	1ad3      	subs	r3, r2, r3
 800a9bc:	b29b      	uxth	r3, r3
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	370c      	adds	r7, #12
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c8:	4770      	bx	lr
 800a9ca:	bf00      	nop
 800a9cc:	2000a3dc 	.word	0x2000a3dc

0800a9d0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a9d0:	b590      	push	{r4, r7, lr}
 800a9d2:	b085      	sub	sp, #20
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a9d8:	4b45      	ldr	r3, [pc, #276]	@ (800aaf0 <plug_holes+0x120>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d206      	bcs.n	800a9f0 <plug_holes+0x20>
 800a9e2:	4b44      	ldr	r3, [pc, #272]	@ (800aaf4 <plug_holes+0x124>)
 800a9e4:	f240 12df 	movw	r2, #479	@ 0x1df
 800a9e8:	4943      	ldr	r1, [pc, #268]	@ (800aaf8 <plug_holes+0x128>)
 800a9ea:	4844      	ldr	r0, [pc, #272]	@ (800aafc <plug_holes+0x12c>)
 800a9ec:	f005 fab2 	bl	800ff54 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a9f0:	4b43      	ldr	r3, [pc, #268]	@ (800ab00 <plug_holes+0x130>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	687a      	ldr	r2, [r7, #4]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d306      	bcc.n	800aa08 <plug_holes+0x38>
 800a9fa:	4b3e      	ldr	r3, [pc, #248]	@ (800aaf4 <plug_holes+0x124>)
 800a9fc:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800aa00:	4940      	ldr	r1, [pc, #256]	@ (800ab04 <plug_holes+0x134>)
 800aa02:	483e      	ldr	r0, [pc, #248]	@ (800aafc <plug_holes+0x12c>)
 800aa04:	f005 faa6 	bl	800ff54 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	791b      	ldrb	r3, [r3, #4]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d006      	beq.n	800aa1e <plug_holes+0x4e>
 800aa10:	4b38      	ldr	r3, [pc, #224]	@ (800aaf4 <plug_holes+0x124>)
 800aa12:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800aa16:	493c      	ldr	r1, [pc, #240]	@ (800ab08 <plug_holes+0x138>)
 800aa18:	4838      	ldr	r0, [pc, #224]	@ (800aafc <plug_holes+0x12c>)
 800aa1a:	f005 fa9b 	bl	800ff54 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	881b      	ldrh	r3, [r3, #0]
 800aa22:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800aa26:	d906      	bls.n	800aa36 <plug_holes+0x66>
 800aa28:	4b32      	ldr	r3, [pc, #200]	@ (800aaf4 <plug_holes+0x124>)
 800aa2a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800aa2e:	4937      	ldr	r1, [pc, #220]	@ (800ab0c <plug_holes+0x13c>)
 800aa30:	4832      	ldr	r0, [pc, #200]	@ (800aafc <plug_holes+0x12c>)
 800aa32:	f005 fa8f 	bl	800ff54 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	881b      	ldrh	r3, [r3, #0]
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f7ff ffa4 	bl	800a988 <ptr_to_mem>
 800aa40:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d024      	beq.n	800aa94 <plug_holes+0xc4>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	791b      	ldrb	r3, [r3, #4]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d120      	bne.n	800aa94 <plug_holes+0xc4>
 800aa52:	4b2b      	ldr	r3, [pc, #172]	@ (800ab00 <plug_holes+0x130>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	68fa      	ldr	r2, [r7, #12]
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d01b      	beq.n	800aa94 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800aa5c:	4b2c      	ldr	r3, [pc, #176]	@ (800ab10 <plug_holes+0x140>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	68fa      	ldr	r2, [r7, #12]
 800aa62:	429a      	cmp	r2, r3
 800aa64:	d102      	bne.n	800aa6c <plug_holes+0x9c>
      lfree = mem;
 800aa66:	4a2a      	ldr	r2, [pc, #168]	@ (800ab10 <plug_holes+0x140>)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	881a      	ldrh	r2, [r3, #0]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	881b      	ldrh	r3, [r3, #0]
 800aa78:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800aa7c:	d00a      	beq.n	800aa94 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	881b      	ldrh	r3, [r3, #0]
 800aa82:	4618      	mov	r0, r3
 800aa84:	f7ff ff80 	bl	800a988 <ptr_to_mem>
 800aa88:	4604      	mov	r4, r0
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f7ff ff8e 	bl	800a9ac <mem_to_ptr>
 800aa90:	4603      	mov	r3, r0
 800aa92:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	885b      	ldrh	r3, [r3, #2]
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f7ff ff75 	bl	800a988 <ptr_to_mem>
 800aa9e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800aaa0:	68ba      	ldr	r2, [r7, #8]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d01f      	beq.n	800aae8 <plug_holes+0x118>
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	791b      	ldrb	r3, [r3, #4]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d11b      	bne.n	800aae8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800aab0:	4b17      	ldr	r3, [pc, #92]	@ (800ab10 <plug_holes+0x140>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	687a      	ldr	r2, [r7, #4]
 800aab6:	429a      	cmp	r2, r3
 800aab8:	d102      	bne.n	800aac0 <plug_holes+0xf0>
      lfree = pmem;
 800aaba:	4a15      	ldr	r2, [pc, #84]	@ (800ab10 <plug_holes+0x140>)
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	881a      	ldrh	r2, [r3, #0]
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	881b      	ldrh	r3, [r3, #0]
 800aacc:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800aad0:	d00a      	beq.n	800aae8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	881b      	ldrh	r3, [r3, #0]
 800aad6:	4618      	mov	r0, r3
 800aad8:	f7ff ff56 	bl	800a988 <ptr_to_mem>
 800aadc:	4604      	mov	r4, r0
 800aade:	68b8      	ldr	r0, [r7, #8]
 800aae0:	f7ff ff64 	bl	800a9ac <mem_to_ptr>
 800aae4:	4603      	mov	r3, r0
 800aae6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800aae8:	bf00      	nop
 800aaea:	3714      	adds	r7, #20
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd90      	pop	{r4, r7, pc}
 800aaf0:	2000a3dc 	.word	0x2000a3dc
 800aaf4:	080118c4 	.word	0x080118c4
 800aaf8:	080118f4 	.word	0x080118f4
 800aafc:	0801190c 	.word	0x0801190c
 800ab00:	2000a3e0 	.word	0x2000a3e0
 800ab04:	08011934 	.word	0x08011934
 800ab08:	08011950 	.word	0x08011950
 800ab0c:	0801196c 	.word	0x0801196c
 800ab10:	2000a3e8 	.word	0x2000a3e8

0800ab14 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ab1a:	4b1f      	ldr	r3, [pc, #124]	@ (800ab98 <mem_init+0x84>)
 800ab1c:	3303      	adds	r3, #3
 800ab1e:	f023 0303 	bic.w	r3, r3, #3
 800ab22:	461a      	mov	r2, r3
 800ab24:	4b1d      	ldr	r3, [pc, #116]	@ (800ab9c <mem_init+0x88>)
 800ab26:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ab28:	4b1c      	ldr	r3, [pc, #112]	@ (800ab9c <mem_init+0x88>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800ab34:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800ab42:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800ab46:	f7ff ff1f 	bl	800a988 <ptr_to_mem>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	4a14      	ldr	r2, [pc, #80]	@ (800aba0 <mem_init+0x8c>)
 800ab4e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800ab50:	4b13      	ldr	r3, [pc, #76]	@ (800aba0 <mem_init+0x8c>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	2201      	movs	r2, #1
 800ab56:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ab58:	4b11      	ldr	r3, [pc, #68]	@ (800aba0 <mem_init+0x8c>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800ab60:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ab62:	4b0f      	ldr	r3, [pc, #60]	@ (800aba0 <mem_init+0x8c>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800ab6a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ab6c:	4b0b      	ldr	r3, [pc, #44]	@ (800ab9c <mem_init+0x88>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4a0c      	ldr	r2, [pc, #48]	@ (800aba4 <mem_init+0x90>)
 800ab72:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800ab74:	480c      	ldr	r0, [pc, #48]	@ (800aba8 <mem_init+0x94>)
 800ab76:	f005 f871 	bl	800fc5c <sys_mutex_new>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d006      	beq.n	800ab8e <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800ab80:	4b0a      	ldr	r3, [pc, #40]	@ (800abac <mem_init+0x98>)
 800ab82:	f240 221f 	movw	r2, #543	@ 0x21f
 800ab86:	490a      	ldr	r1, [pc, #40]	@ (800abb0 <mem_init+0x9c>)
 800ab88:	480a      	ldr	r0, [pc, #40]	@ (800abb4 <mem_init+0xa0>)
 800ab8a:	f005 f9e3 	bl	800ff54 <iprintf>
  }
}
 800ab8e:	bf00      	nop
 800ab90:	3708      	adds	r7, #8
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
 800ab96:	bf00      	nop
 800ab98:	20009d88 	.word	0x20009d88
 800ab9c:	2000a3dc 	.word	0x2000a3dc
 800aba0:	2000a3e0 	.word	0x2000a3e0
 800aba4:	2000a3e8 	.word	0x2000a3e8
 800aba8:	2000a3e4 	.word	0x2000a3e4
 800abac:	080118c4 	.word	0x080118c4
 800abb0:	08011998 	.word	0x08011998
 800abb4:	0801190c 	.word	0x0801190c

0800abb8 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b086      	sub	sp, #24
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f7ff fef3 	bl	800a9ac <mem_to_ptr>
 800abc6:	4603      	mov	r3, r0
 800abc8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	881b      	ldrh	r3, [r3, #0]
 800abce:	4618      	mov	r0, r3
 800abd0:	f7ff feda 	bl	800a988 <ptr_to_mem>
 800abd4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	885b      	ldrh	r3, [r3, #2]
 800abda:	4618      	mov	r0, r3
 800abdc:	f7ff fed4 	bl	800a988 <ptr_to_mem>
 800abe0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	881b      	ldrh	r3, [r3, #0]
 800abe6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800abea:	d818      	bhi.n	800ac1e <mem_link_valid+0x66>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	885b      	ldrh	r3, [r3, #2]
 800abf0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800abf4:	d813      	bhi.n	800ac1e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800abfa:	8afa      	ldrh	r2, [r7, #22]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d004      	beq.n	800ac0a <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	881b      	ldrh	r3, [r3, #0]
 800ac04:	8afa      	ldrh	r2, [r7, #22]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d109      	bne.n	800ac1e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800ac0a:	4b08      	ldr	r3, [pc, #32]	@ (800ac2c <mem_link_valid+0x74>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	429a      	cmp	r2, r3
 800ac12:	d006      	beq.n	800ac22 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	885b      	ldrh	r3, [r3, #2]
 800ac18:	8afa      	ldrh	r2, [r7, #22]
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	d001      	beq.n	800ac22 <mem_link_valid+0x6a>
    return 0;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	e000      	b.n	800ac24 <mem_link_valid+0x6c>
  }
  return 1;
 800ac22:	2301      	movs	r3, #1
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3718      	adds	r7, #24
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}
 800ac2c:	2000a3e0 	.word	0x2000a3e0

0800ac30 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b088      	sub	sp, #32
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d070      	beq.n	800ad20 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f003 0303 	and.w	r3, r3, #3
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d00d      	beq.n	800ac64 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800ac48:	4b37      	ldr	r3, [pc, #220]	@ (800ad28 <mem_free+0xf8>)
 800ac4a:	f240 2273 	movw	r2, #627	@ 0x273
 800ac4e:	4937      	ldr	r1, [pc, #220]	@ (800ad2c <mem_free+0xfc>)
 800ac50:	4837      	ldr	r0, [pc, #220]	@ (800ad30 <mem_free+0x100>)
 800ac52:	f005 f97f 	bl	800ff54 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ac56:	f005 f85f 	bl	800fd18 <sys_arch_protect>
 800ac5a:	60f8      	str	r0, [r7, #12]
 800ac5c:	68f8      	ldr	r0, [r7, #12]
 800ac5e:	f005 f869 	bl	800fd34 <sys_arch_unprotect>
    return;
 800ac62:	e05e      	b.n	800ad22 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	3b08      	subs	r3, #8
 800ac68:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800ac6a:	4b32      	ldr	r3, [pc, #200]	@ (800ad34 <mem_free+0x104>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	69fa      	ldr	r2, [r7, #28]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d306      	bcc.n	800ac82 <mem_free+0x52>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f103 020c 	add.w	r2, r3, #12
 800ac7a:	4b2f      	ldr	r3, [pc, #188]	@ (800ad38 <mem_free+0x108>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	d90d      	bls.n	800ac9e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800ac82:	4b29      	ldr	r3, [pc, #164]	@ (800ad28 <mem_free+0xf8>)
 800ac84:	f240 227f 	movw	r2, #639	@ 0x27f
 800ac88:	492c      	ldr	r1, [pc, #176]	@ (800ad3c <mem_free+0x10c>)
 800ac8a:	4829      	ldr	r0, [pc, #164]	@ (800ad30 <mem_free+0x100>)
 800ac8c:	f005 f962 	bl	800ff54 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ac90:	f005 f842 	bl	800fd18 <sys_arch_protect>
 800ac94:	6138      	str	r0, [r7, #16]
 800ac96:	6938      	ldr	r0, [r7, #16]
 800ac98:	f005 f84c 	bl	800fd34 <sys_arch_unprotect>
    return;
 800ac9c:	e041      	b.n	800ad22 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ac9e:	4828      	ldr	r0, [pc, #160]	@ (800ad40 <mem_free+0x110>)
 800aca0:	f004 fff8 	bl	800fc94 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800aca4:	69fb      	ldr	r3, [r7, #28]
 800aca6:	791b      	ldrb	r3, [r3, #4]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d110      	bne.n	800acce <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800acac:	4b1e      	ldr	r3, [pc, #120]	@ (800ad28 <mem_free+0xf8>)
 800acae:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800acb2:	4924      	ldr	r1, [pc, #144]	@ (800ad44 <mem_free+0x114>)
 800acb4:	481e      	ldr	r0, [pc, #120]	@ (800ad30 <mem_free+0x100>)
 800acb6:	f005 f94d 	bl	800ff54 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800acba:	4821      	ldr	r0, [pc, #132]	@ (800ad40 <mem_free+0x110>)
 800acbc:	f004 fff9 	bl	800fcb2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800acc0:	f005 f82a 	bl	800fd18 <sys_arch_protect>
 800acc4:	6178      	str	r0, [r7, #20]
 800acc6:	6978      	ldr	r0, [r7, #20]
 800acc8:	f005 f834 	bl	800fd34 <sys_arch_unprotect>
    return;
 800accc:	e029      	b.n	800ad22 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800acce:	69f8      	ldr	r0, [r7, #28]
 800acd0:	f7ff ff72 	bl	800abb8 <mem_link_valid>
 800acd4:	4603      	mov	r3, r0
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d110      	bne.n	800acfc <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800acda:	4b13      	ldr	r3, [pc, #76]	@ (800ad28 <mem_free+0xf8>)
 800acdc:	f240 2295 	movw	r2, #661	@ 0x295
 800ace0:	4919      	ldr	r1, [pc, #100]	@ (800ad48 <mem_free+0x118>)
 800ace2:	4813      	ldr	r0, [pc, #76]	@ (800ad30 <mem_free+0x100>)
 800ace4:	f005 f936 	bl	800ff54 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800ace8:	4815      	ldr	r0, [pc, #84]	@ (800ad40 <mem_free+0x110>)
 800acea:	f004 ffe2 	bl	800fcb2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800acee:	f005 f813 	bl	800fd18 <sys_arch_protect>
 800acf2:	61b8      	str	r0, [r7, #24]
 800acf4:	69b8      	ldr	r0, [r7, #24]
 800acf6:	f005 f81d 	bl	800fd34 <sys_arch_unprotect>
    return;
 800acfa:	e012      	b.n	800ad22 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800acfc:	69fb      	ldr	r3, [r7, #28]
 800acfe:	2200      	movs	r2, #0
 800ad00:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800ad02:	4b12      	ldr	r3, [pc, #72]	@ (800ad4c <mem_free+0x11c>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	69fa      	ldr	r2, [r7, #28]
 800ad08:	429a      	cmp	r2, r3
 800ad0a:	d202      	bcs.n	800ad12 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ad0c:	4a0f      	ldr	r2, [pc, #60]	@ (800ad4c <mem_free+0x11c>)
 800ad0e:	69fb      	ldr	r3, [r7, #28]
 800ad10:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ad12:	69f8      	ldr	r0, [r7, #28]
 800ad14:	f7ff fe5c 	bl	800a9d0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ad18:	4809      	ldr	r0, [pc, #36]	@ (800ad40 <mem_free+0x110>)
 800ad1a:	f004 ffca 	bl	800fcb2 <sys_mutex_unlock>
 800ad1e:	e000      	b.n	800ad22 <mem_free+0xf2>
    return;
 800ad20:	bf00      	nop
}
 800ad22:	3720      	adds	r7, #32
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}
 800ad28:	080118c4 	.word	0x080118c4
 800ad2c:	080119b4 	.word	0x080119b4
 800ad30:	0801190c 	.word	0x0801190c
 800ad34:	2000a3dc 	.word	0x2000a3dc
 800ad38:	2000a3e0 	.word	0x2000a3e0
 800ad3c:	080119d8 	.word	0x080119d8
 800ad40:	2000a3e4 	.word	0x2000a3e4
 800ad44:	080119f4 	.word	0x080119f4
 800ad48:	08011a1c 	.word	0x08011a1c
 800ad4c:	2000a3e8 	.word	0x2000a3e8

0800ad50 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b088      	sub	sp, #32
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	460b      	mov	r3, r1
 800ad5a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800ad5c:	887b      	ldrh	r3, [r7, #2]
 800ad5e:	3303      	adds	r3, #3
 800ad60:	b29b      	uxth	r3, r3
 800ad62:	f023 0303 	bic.w	r3, r3, #3
 800ad66:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800ad68:	8bfb      	ldrh	r3, [r7, #30]
 800ad6a:	2b0b      	cmp	r3, #11
 800ad6c:	d801      	bhi.n	800ad72 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800ad6e:	230c      	movs	r3, #12
 800ad70:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800ad72:	8bfb      	ldrh	r3, [r7, #30]
 800ad74:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ad78:	d803      	bhi.n	800ad82 <mem_trim+0x32>
 800ad7a:	8bfa      	ldrh	r2, [r7, #30]
 800ad7c:	887b      	ldrh	r3, [r7, #2]
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	d201      	bcs.n	800ad86 <mem_trim+0x36>
    return NULL;
 800ad82:	2300      	movs	r3, #0
 800ad84:	e0d8      	b.n	800af38 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ad86:	4b6e      	ldr	r3, [pc, #440]	@ (800af40 <mem_trim+0x1f0>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	429a      	cmp	r2, r3
 800ad8e:	d304      	bcc.n	800ad9a <mem_trim+0x4a>
 800ad90:	4b6c      	ldr	r3, [pc, #432]	@ (800af44 <mem_trim+0x1f4>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	687a      	ldr	r2, [r7, #4]
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d306      	bcc.n	800ada8 <mem_trim+0x58>
 800ad9a:	4b6b      	ldr	r3, [pc, #428]	@ (800af48 <mem_trim+0x1f8>)
 800ad9c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800ada0:	496a      	ldr	r1, [pc, #424]	@ (800af4c <mem_trim+0x1fc>)
 800ada2:	486b      	ldr	r0, [pc, #428]	@ (800af50 <mem_trim+0x200>)
 800ada4:	f005 f8d6 	bl	800ff54 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ada8:	4b65      	ldr	r3, [pc, #404]	@ (800af40 <mem_trim+0x1f0>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	687a      	ldr	r2, [r7, #4]
 800adae:	429a      	cmp	r2, r3
 800adb0:	d304      	bcc.n	800adbc <mem_trim+0x6c>
 800adb2:	4b64      	ldr	r3, [pc, #400]	@ (800af44 <mem_trim+0x1f4>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	687a      	ldr	r2, [r7, #4]
 800adb8:	429a      	cmp	r2, r3
 800adba:	d307      	bcc.n	800adcc <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800adbc:	f004 ffac 	bl	800fd18 <sys_arch_protect>
 800adc0:	60b8      	str	r0, [r7, #8]
 800adc2:	68b8      	ldr	r0, [r7, #8]
 800adc4:	f004 ffb6 	bl	800fd34 <sys_arch_unprotect>
    return rmem;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	e0b5      	b.n	800af38 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	3b08      	subs	r3, #8
 800add0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800add2:	69b8      	ldr	r0, [r7, #24]
 800add4:	f7ff fdea 	bl	800a9ac <mem_to_ptr>
 800add8:	4603      	mov	r3, r0
 800adda:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800addc:	69bb      	ldr	r3, [r7, #24]
 800adde:	881a      	ldrh	r2, [r3, #0]
 800ade0:	8afb      	ldrh	r3, [r7, #22]
 800ade2:	1ad3      	subs	r3, r2, r3
 800ade4:	b29b      	uxth	r3, r3
 800ade6:	3b08      	subs	r3, #8
 800ade8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800adea:	8bfa      	ldrh	r2, [r7, #30]
 800adec:	8abb      	ldrh	r3, [r7, #20]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d906      	bls.n	800ae00 <mem_trim+0xb0>
 800adf2:	4b55      	ldr	r3, [pc, #340]	@ (800af48 <mem_trim+0x1f8>)
 800adf4:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800adf8:	4956      	ldr	r1, [pc, #344]	@ (800af54 <mem_trim+0x204>)
 800adfa:	4855      	ldr	r0, [pc, #340]	@ (800af50 <mem_trim+0x200>)
 800adfc:	f005 f8aa 	bl	800ff54 <iprintf>
  if (newsize > size) {
 800ae00:	8bfa      	ldrh	r2, [r7, #30]
 800ae02:	8abb      	ldrh	r3, [r7, #20]
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d901      	bls.n	800ae0c <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	e095      	b.n	800af38 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800ae0c:	8bfa      	ldrh	r2, [r7, #30]
 800ae0e:	8abb      	ldrh	r3, [r7, #20]
 800ae10:	429a      	cmp	r2, r3
 800ae12:	d101      	bne.n	800ae18 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	e08f      	b.n	800af38 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ae18:	484f      	ldr	r0, [pc, #316]	@ (800af58 <mem_trim+0x208>)
 800ae1a:	f004 ff3b 	bl	800fc94 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800ae1e:	69bb      	ldr	r3, [r7, #24]
 800ae20:	881b      	ldrh	r3, [r3, #0]
 800ae22:	4618      	mov	r0, r3
 800ae24:	f7ff fdb0 	bl	800a988 <ptr_to_mem>
 800ae28:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	791b      	ldrb	r3, [r3, #4]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d13f      	bne.n	800aeb2 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	881b      	ldrh	r3, [r3, #0]
 800ae36:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ae3a:	d106      	bne.n	800ae4a <mem_trim+0xfa>
 800ae3c:	4b42      	ldr	r3, [pc, #264]	@ (800af48 <mem_trim+0x1f8>)
 800ae3e:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800ae42:	4946      	ldr	r1, [pc, #280]	@ (800af5c <mem_trim+0x20c>)
 800ae44:	4842      	ldr	r0, [pc, #264]	@ (800af50 <mem_trim+0x200>)
 800ae46:	f005 f885 	bl	800ff54 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	881b      	ldrh	r3, [r3, #0]
 800ae4e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ae50:	8afa      	ldrh	r2, [r7, #22]
 800ae52:	8bfb      	ldrh	r3, [r7, #30]
 800ae54:	4413      	add	r3, r2
 800ae56:	b29b      	uxth	r3, r3
 800ae58:	3308      	adds	r3, #8
 800ae5a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800ae5c:	4b40      	ldr	r3, [pc, #256]	@ (800af60 <mem_trim+0x210>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d106      	bne.n	800ae74 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800ae66:	89fb      	ldrh	r3, [r7, #14]
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f7ff fd8d 	bl	800a988 <ptr_to_mem>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	4a3b      	ldr	r2, [pc, #236]	@ (800af60 <mem_trim+0x210>)
 800ae72:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800ae74:	89fb      	ldrh	r3, [r7, #14]
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7ff fd86 	bl	800a988 <ptr_to_mem>
 800ae7c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	2200      	movs	r2, #0
 800ae82:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	89ba      	ldrh	r2, [r7, #12]
 800ae88:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	8afa      	ldrh	r2, [r7, #22]
 800ae8e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800ae90:	69bb      	ldr	r3, [r7, #24]
 800ae92:	89fa      	ldrh	r2, [r7, #14]
 800ae94:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ae96:	693b      	ldr	r3, [r7, #16]
 800ae98:	881b      	ldrh	r3, [r3, #0]
 800ae9a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ae9e:	d047      	beq.n	800af30 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	881b      	ldrh	r3, [r3, #0]
 800aea4:	4618      	mov	r0, r3
 800aea6:	f7ff fd6f 	bl	800a988 <ptr_to_mem>
 800aeaa:	4602      	mov	r2, r0
 800aeac:	89fb      	ldrh	r3, [r7, #14]
 800aeae:	8053      	strh	r3, [r2, #2]
 800aeb0:	e03e      	b.n	800af30 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800aeb2:	8bfb      	ldrh	r3, [r7, #30]
 800aeb4:	f103 0214 	add.w	r2, r3, #20
 800aeb8:	8abb      	ldrh	r3, [r7, #20]
 800aeba:	429a      	cmp	r2, r3
 800aebc:	d838      	bhi.n	800af30 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aebe:	8afa      	ldrh	r2, [r7, #22]
 800aec0:	8bfb      	ldrh	r3, [r7, #30]
 800aec2:	4413      	add	r3, r2
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	3308      	adds	r3, #8
 800aec8:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aeca:	69bb      	ldr	r3, [r7, #24]
 800aecc:	881b      	ldrh	r3, [r3, #0]
 800aece:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800aed2:	d106      	bne.n	800aee2 <mem_trim+0x192>
 800aed4:	4b1c      	ldr	r3, [pc, #112]	@ (800af48 <mem_trim+0x1f8>)
 800aed6:	f240 3216 	movw	r2, #790	@ 0x316
 800aeda:	4920      	ldr	r1, [pc, #128]	@ (800af5c <mem_trim+0x20c>)
 800aedc:	481c      	ldr	r0, [pc, #112]	@ (800af50 <mem_trim+0x200>)
 800aede:	f005 f839 	bl	800ff54 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800aee2:	89fb      	ldrh	r3, [r7, #14]
 800aee4:	4618      	mov	r0, r3
 800aee6:	f7ff fd4f 	bl	800a988 <ptr_to_mem>
 800aeea:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800aeec:	4b1c      	ldr	r3, [pc, #112]	@ (800af60 <mem_trim+0x210>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	693a      	ldr	r2, [r7, #16]
 800aef2:	429a      	cmp	r2, r3
 800aef4:	d202      	bcs.n	800aefc <mem_trim+0x1ac>
      lfree = mem2;
 800aef6:	4a1a      	ldr	r2, [pc, #104]	@ (800af60 <mem_trim+0x210>)
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	2200      	movs	r2, #0
 800af00:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800af02:	69bb      	ldr	r3, [r7, #24]
 800af04:	881a      	ldrh	r2, [r3, #0]
 800af06:	693b      	ldr	r3, [r7, #16]
 800af08:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	8afa      	ldrh	r2, [r7, #22]
 800af0e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800af10:	69bb      	ldr	r3, [r7, #24]
 800af12:	89fa      	ldrh	r2, [r7, #14]
 800af14:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	881b      	ldrh	r3, [r3, #0]
 800af1a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800af1e:	d007      	beq.n	800af30 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	881b      	ldrh	r3, [r3, #0]
 800af24:	4618      	mov	r0, r3
 800af26:	f7ff fd2f 	bl	800a988 <ptr_to_mem>
 800af2a:	4602      	mov	r2, r0
 800af2c:	89fb      	ldrh	r3, [r7, #14]
 800af2e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800af30:	4809      	ldr	r0, [pc, #36]	@ (800af58 <mem_trim+0x208>)
 800af32:	f004 febe 	bl	800fcb2 <sys_mutex_unlock>
  return rmem;
 800af36:	687b      	ldr	r3, [r7, #4]
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3720      	adds	r7, #32
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	2000a3dc 	.word	0x2000a3dc
 800af44:	2000a3e0 	.word	0x2000a3e0
 800af48:	080118c4 	.word	0x080118c4
 800af4c:	08011a50 	.word	0x08011a50
 800af50:	0801190c 	.word	0x0801190c
 800af54:	08011a68 	.word	0x08011a68
 800af58:	2000a3e4 	.word	0x2000a3e4
 800af5c:	08011a88 	.word	0x08011a88
 800af60:	2000a3e8 	.word	0x2000a3e8

0800af64 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b088      	sub	sp, #32
 800af68:	af00      	add	r7, sp, #0
 800af6a:	4603      	mov	r3, r0
 800af6c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800af6e:	88fb      	ldrh	r3, [r7, #6]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d101      	bne.n	800af78 <mem_malloc+0x14>
    return NULL;
 800af74:	2300      	movs	r3, #0
 800af76:	e0e2      	b.n	800b13e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800af78:	88fb      	ldrh	r3, [r7, #6]
 800af7a:	3303      	adds	r3, #3
 800af7c:	b29b      	uxth	r3, r3
 800af7e:	f023 0303 	bic.w	r3, r3, #3
 800af82:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800af84:	8bbb      	ldrh	r3, [r7, #28]
 800af86:	2b0b      	cmp	r3, #11
 800af88:	d801      	bhi.n	800af8e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800af8a:	230c      	movs	r3, #12
 800af8c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800af8e:	8bbb      	ldrh	r3, [r7, #28]
 800af90:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800af94:	d803      	bhi.n	800af9e <mem_malloc+0x3a>
 800af96:	8bba      	ldrh	r2, [r7, #28]
 800af98:	88fb      	ldrh	r3, [r7, #6]
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d201      	bcs.n	800afa2 <mem_malloc+0x3e>
    return NULL;
 800af9e:	2300      	movs	r3, #0
 800afa0:	e0cd      	b.n	800b13e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800afa2:	4869      	ldr	r0, [pc, #420]	@ (800b148 <mem_malloc+0x1e4>)
 800afa4:	f004 fe76 	bl	800fc94 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800afa8:	4b68      	ldr	r3, [pc, #416]	@ (800b14c <mem_malloc+0x1e8>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4618      	mov	r0, r3
 800afae:	f7ff fcfd 	bl	800a9ac <mem_to_ptr>
 800afb2:	4603      	mov	r3, r0
 800afb4:	83fb      	strh	r3, [r7, #30]
 800afb6:	e0b7      	b.n	800b128 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800afb8:	8bfb      	ldrh	r3, [r7, #30]
 800afba:	4618      	mov	r0, r3
 800afbc:	f7ff fce4 	bl	800a988 <ptr_to_mem>
 800afc0:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	791b      	ldrb	r3, [r3, #4]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f040 80a7 	bne.w	800b11a <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	881b      	ldrh	r3, [r3, #0]
 800afd0:	461a      	mov	r2, r3
 800afd2:	8bfb      	ldrh	r3, [r7, #30]
 800afd4:	1ad3      	subs	r3, r2, r3
 800afd6:	f1a3 0208 	sub.w	r2, r3, #8
 800afda:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800afdc:	429a      	cmp	r2, r3
 800afde:	f0c0 809c 	bcc.w	800b11a <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800afe2:	697b      	ldr	r3, [r7, #20]
 800afe4:	881b      	ldrh	r3, [r3, #0]
 800afe6:	461a      	mov	r2, r3
 800afe8:	8bfb      	ldrh	r3, [r7, #30]
 800afea:	1ad3      	subs	r3, r2, r3
 800afec:	f1a3 0208 	sub.w	r2, r3, #8
 800aff0:	8bbb      	ldrh	r3, [r7, #28]
 800aff2:	3314      	adds	r3, #20
 800aff4:	429a      	cmp	r2, r3
 800aff6:	d333      	bcc.n	800b060 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800aff8:	8bfa      	ldrh	r2, [r7, #30]
 800affa:	8bbb      	ldrh	r3, [r7, #28]
 800affc:	4413      	add	r3, r2
 800affe:	b29b      	uxth	r3, r3
 800b000:	3308      	adds	r3, #8
 800b002:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b004:	8a7b      	ldrh	r3, [r7, #18]
 800b006:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b00a:	d106      	bne.n	800b01a <mem_malloc+0xb6>
 800b00c:	4b50      	ldr	r3, [pc, #320]	@ (800b150 <mem_malloc+0x1ec>)
 800b00e:	f240 3287 	movw	r2, #903	@ 0x387
 800b012:	4950      	ldr	r1, [pc, #320]	@ (800b154 <mem_malloc+0x1f0>)
 800b014:	4850      	ldr	r0, [pc, #320]	@ (800b158 <mem_malloc+0x1f4>)
 800b016:	f004 ff9d 	bl	800ff54 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800b01a:	8a7b      	ldrh	r3, [r7, #18]
 800b01c:	4618      	mov	r0, r3
 800b01e:	f7ff fcb3 	bl	800a988 <ptr_to_mem>
 800b022:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	2200      	movs	r2, #0
 800b028:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	881a      	ldrh	r2, [r3, #0]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	8bfa      	ldrh	r2, [r7, #30]
 800b036:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	8a7a      	ldrh	r2, [r7, #18]
 800b03c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	2201      	movs	r2, #1
 800b042:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	881b      	ldrh	r3, [r3, #0]
 800b048:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b04c:	d00b      	beq.n	800b066 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	881b      	ldrh	r3, [r3, #0]
 800b052:	4618      	mov	r0, r3
 800b054:	f7ff fc98 	bl	800a988 <ptr_to_mem>
 800b058:	4602      	mov	r2, r0
 800b05a:	8a7b      	ldrh	r3, [r7, #18]
 800b05c:	8053      	strh	r3, [r2, #2]
 800b05e:	e002      	b.n	800b066 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b060:	697b      	ldr	r3, [r7, #20]
 800b062:	2201      	movs	r2, #1
 800b064:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800b066:	4b39      	ldr	r3, [pc, #228]	@ (800b14c <mem_malloc+0x1e8>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	697a      	ldr	r2, [r7, #20]
 800b06c:	429a      	cmp	r2, r3
 800b06e:	d127      	bne.n	800b0c0 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800b070:	4b36      	ldr	r3, [pc, #216]	@ (800b14c <mem_malloc+0x1e8>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800b076:	e005      	b.n	800b084 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800b078:	69bb      	ldr	r3, [r7, #24]
 800b07a:	881b      	ldrh	r3, [r3, #0]
 800b07c:	4618      	mov	r0, r3
 800b07e:	f7ff fc83 	bl	800a988 <ptr_to_mem>
 800b082:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800b084:	69bb      	ldr	r3, [r7, #24]
 800b086:	791b      	ldrb	r3, [r3, #4]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d004      	beq.n	800b096 <mem_malloc+0x132>
 800b08c:	4b33      	ldr	r3, [pc, #204]	@ (800b15c <mem_malloc+0x1f8>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	69ba      	ldr	r2, [r7, #24]
 800b092:	429a      	cmp	r2, r3
 800b094:	d1f0      	bne.n	800b078 <mem_malloc+0x114>
          }
          lfree = cur;
 800b096:	4a2d      	ldr	r2, [pc, #180]	@ (800b14c <mem_malloc+0x1e8>)
 800b098:	69bb      	ldr	r3, [r7, #24]
 800b09a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b09c:	4b2b      	ldr	r3, [pc, #172]	@ (800b14c <mem_malloc+0x1e8>)
 800b09e:	681a      	ldr	r2, [r3, #0]
 800b0a0:	4b2e      	ldr	r3, [pc, #184]	@ (800b15c <mem_malloc+0x1f8>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	429a      	cmp	r2, r3
 800b0a6:	d00b      	beq.n	800b0c0 <mem_malloc+0x15c>
 800b0a8:	4b28      	ldr	r3, [pc, #160]	@ (800b14c <mem_malloc+0x1e8>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	791b      	ldrb	r3, [r3, #4]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d006      	beq.n	800b0c0 <mem_malloc+0x15c>
 800b0b2:	4b27      	ldr	r3, [pc, #156]	@ (800b150 <mem_malloc+0x1ec>)
 800b0b4:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800b0b8:	4929      	ldr	r1, [pc, #164]	@ (800b160 <mem_malloc+0x1fc>)
 800b0ba:	4827      	ldr	r0, [pc, #156]	@ (800b158 <mem_malloc+0x1f4>)
 800b0bc:	f004 ff4a 	bl	800ff54 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800b0c0:	4821      	ldr	r0, [pc, #132]	@ (800b148 <mem_malloc+0x1e4>)
 800b0c2:	f004 fdf6 	bl	800fcb2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b0c6:	8bba      	ldrh	r2, [r7, #28]
 800b0c8:	697b      	ldr	r3, [r7, #20]
 800b0ca:	4413      	add	r3, r2
 800b0cc:	3308      	adds	r3, #8
 800b0ce:	4a23      	ldr	r2, [pc, #140]	@ (800b15c <mem_malloc+0x1f8>)
 800b0d0:	6812      	ldr	r2, [r2, #0]
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d906      	bls.n	800b0e4 <mem_malloc+0x180>
 800b0d6:	4b1e      	ldr	r3, [pc, #120]	@ (800b150 <mem_malloc+0x1ec>)
 800b0d8:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800b0dc:	4921      	ldr	r1, [pc, #132]	@ (800b164 <mem_malloc+0x200>)
 800b0de:	481e      	ldr	r0, [pc, #120]	@ (800b158 <mem_malloc+0x1f4>)
 800b0e0:	f004 ff38 	bl	800ff54 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	f003 0303 	and.w	r3, r3, #3
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d006      	beq.n	800b0fc <mem_malloc+0x198>
 800b0ee:	4b18      	ldr	r3, [pc, #96]	@ (800b150 <mem_malloc+0x1ec>)
 800b0f0:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800b0f4:	491c      	ldr	r1, [pc, #112]	@ (800b168 <mem_malloc+0x204>)
 800b0f6:	4818      	ldr	r0, [pc, #96]	@ (800b158 <mem_malloc+0x1f4>)
 800b0f8:	f004 ff2c 	bl	800ff54 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	f003 0303 	and.w	r3, r3, #3
 800b102:	2b00      	cmp	r3, #0
 800b104:	d006      	beq.n	800b114 <mem_malloc+0x1b0>
 800b106:	4b12      	ldr	r3, [pc, #72]	@ (800b150 <mem_malloc+0x1ec>)
 800b108:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800b10c:	4917      	ldr	r1, [pc, #92]	@ (800b16c <mem_malloc+0x208>)
 800b10e:	4812      	ldr	r0, [pc, #72]	@ (800b158 <mem_malloc+0x1f4>)
 800b110:	f004 ff20 	bl	800ff54 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	3308      	adds	r3, #8
 800b118:	e011      	b.n	800b13e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800b11a:	8bfb      	ldrh	r3, [r7, #30]
 800b11c:	4618      	mov	r0, r3
 800b11e:	f7ff fc33 	bl	800a988 <ptr_to_mem>
 800b122:	4603      	mov	r3, r0
 800b124:	881b      	ldrh	r3, [r3, #0]
 800b126:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b128:	8bfa      	ldrh	r2, [r7, #30]
 800b12a:	8bbb      	ldrh	r3, [r7, #28]
 800b12c:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 800b130:	429a      	cmp	r2, r3
 800b132:	f4ff af41 	bcc.w	800afb8 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800b136:	4804      	ldr	r0, [pc, #16]	@ (800b148 <mem_malloc+0x1e4>)
 800b138:	f004 fdbb 	bl	800fcb2 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800b13c:	2300      	movs	r3, #0
}
 800b13e:	4618      	mov	r0, r3
 800b140:	3720      	adds	r7, #32
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}
 800b146:	bf00      	nop
 800b148:	2000a3e4 	.word	0x2000a3e4
 800b14c:	2000a3e8 	.word	0x2000a3e8
 800b150:	080118c4 	.word	0x080118c4
 800b154:	08011a88 	.word	0x08011a88
 800b158:	0801190c 	.word	0x0801190c
 800b15c:	2000a3e0 	.word	0x2000a3e0
 800b160:	08011a9c 	.word	0x08011a9c
 800b164:	08011ab8 	.word	0x08011ab8
 800b168:	08011ae8 	.word	0x08011ae8
 800b16c:	08011b18 	.word	0x08011b18

0800b170 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800b170:	b480      	push	{r7}
 800b172:	b085      	sub	sp, #20
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	2200      	movs	r2, #0
 800b17e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	3303      	adds	r3, #3
 800b186:	f023 0303 	bic.w	r3, r3, #3
 800b18a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800b18c:	2300      	movs	r3, #0
 800b18e:	60fb      	str	r3, [r7, #12]
 800b190:	e011      	b.n	800b1b6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	689b      	ldr	r3, [r3, #8]
 800b196:	681a      	ldr	r2, [r3, #0]
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	68ba      	ldr	r2, [r7, #8]
 800b1a2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	881b      	ldrh	r3, [r3, #0]
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	4413      	add	r3, r2
 800b1ae:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	3301      	adds	r3, #1
 800b1b4:	60fb      	str	r3, [r7, #12]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	885b      	ldrh	r3, [r3, #2]
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	dbe7      	blt.n	800b192 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800b1c2:	bf00      	nop
 800b1c4:	bf00      	nop
 800b1c6:	3714      	adds	r7, #20
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ce:	4770      	bx	lr

0800b1d0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b082      	sub	sp, #8
 800b1d4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	80fb      	strh	r3, [r7, #6]
 800b1da:	e009      	b.n	800b1f0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800b1dc:	88fb      	ldrh	r3, [r7, #6]
 800b1de:	4a08      	ldr	r2, [pc, #32]	@ (800b200 <memp_init+0x30>)
 800b1e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f7ff ffc3 	bl	800b170 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b1ea:	88fb      	ldrh	r3, [r7, #6]
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	80fb      	strh	r3, [r7, #6]
 800b1f0:	88fb      	ldrh	r3, [r7, #6]
 800b1f2:	2b09      	cmp	r3, #9
 800b1f4:	d9f2      	bls.n	800b1dc <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800b1f6:	bf00      	nop
 800b1f8:	bf00      	nop
 800b1fa:	3708      	adds	r7, #8
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}
 800b200:	08012f40 	.word	0x08012f40

0800b204 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b084      	sub	sp, #16
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800b20c:	f004 fd84 	bl	800fd18 <sys_arch_protect>
 800b210:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d015      	beq.n	800b24c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	689b      	ldr	r3, [r3, #8]
 800b224:	68ba      	ldr	r2, [r7, #8]
 800b226:	6812      	ldr	r2, [r2, #0]
 800b228:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	f003 0303 	and.w	r3, r3, #3
 800b230:	2b00      	cmp	r3, #0
 800b232:	d006      	beq.n	800b242 <do_memp_malloc_pool+0x3e>
 800b234:	4b09      	ldr	r3, [pc, #36]	@ (800b25c <do_memp_malloc_pool+0x58>)
 800b236:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800b23a:	4909      	ldr	r1, [pc, #36]	@ (800b260 <do_memp_malloc_pool+0x5c>)
 800b23c:	4809      	ldr	r0, [pc, #36]	@ (800b264 <do_memp_malloc_pool+0x60>)
 800b23e:	f004 fe89 	bl	800ff54 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f004 fd76 	bl	800fd34 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	e003      	b.n	800b254 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b24c:	68f8      	ldr	r0, [r7, #12]
 800b24e:	f004 fd71 	bl	800fd34 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800b252:	2300      	movs	r3, #0
}
 800b254:	4618      	mov	r0, r3
 800b256:	3710      	adds	r7, #16
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}
 800b25c:	08011b3c 	.word	0x08011b3c
 800b260:	08011b6c 	.word	0x08011b6c
 800b264:	08011b90 	.word	0x08011b90

0800b268 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d106      	bne.n	800b284 <memp_malloc_pool+0x1c>
 800b276:	4b0a      	ldr	r3, [pc, #40]	@ (800b2a0 <memp_malloc_pool+0x38>)
 800b278:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800b27c:	4909      	ldr	r1, [pc, #36]	@ (800b2a4 <memp_malloc_pool+0x3c>)
 800b27e:	480a      	ldr	r0, [pc, #40]	@ (800b2a8 <memp_malloc_pool+0x40>)
 800b280:	f004 fe68 	bl	800ff54 <iprintf>
  if (desc == NULL) {
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d101      	bne.n	800b28e <memp_malloc_pool+0x26>
    return NULL;
 800b28a:	2300      	movs	r3, #0
 800b28c:	e003      	b.n	800b296 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f7ff ffb8 	bl	800b204 <do_memp_malloc_pool>
 800b294:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800b296:	4618      	mov	r0, r3
 800b298:	3708      	adds	r7, #8
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	bf00      	nop
 800b2a0:	08011b3c 	.word	0x08011b3c
 800b2a4:	08011bb8 	.word	0x08011bb8
 800b2a8:	08011b90 	.word	0x08011b90

0800b2ac <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b084      	sub	sp, #16
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b2b6:	79fb      	ldrb	r3, [r7, #7]
 800b2b8:	2b09      	cmp	r3, #9
 800b2ba:	d908      	bls.n	800b2ce <memp_malloc+0x22>
 800b2bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b2e8 <memp_malloc+0x3c>)
 800b2be:	f240 1257 	movw	r2, #343	@ 0x157
 800b2c2:	490a      	ldr	r1, [pc, #40]	@ (800b2ec <memp_malloc+0x40>)
 800b2c4:	480a      	ldr	r0, [pc, #40]	@ (800b2f0 <memp_malloc+0x44>)
 800b2c6:	f004 fe45 	bl	800ff54 <iprintf>
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	e008      	b.n	800b2e0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b2ce:	79fb      	ldrb	r3, [r7, #7]
 800b2d0:	4a08      	ldr	r2, [pc, #32]	@ (800b2f4 <memp_malloc+0x48>)
 800b2d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f7ff ff94 	bl	800b204 <do_memp_malloc_pool>
 800b2dc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800b2de:	68fb      	ldr	r3, [r7, #12]
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3710      	adds	r7, #16
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}
 800b2e8:	08011b3c 	.word	0x08011b3c
 800b2ec:	08011bcc 	.word	0x08011bcc
 800b2f0:	08011b90 	.word	0x08011b90
 800b2f4:	08012f40 	.word	0x08012f40

0800b2f8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b084      	sub	sp, #16
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	f003 0303 	and.w	r3, r3, #3
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d006      	beq.n	800b31a <do_memp_free_pool+0x22>
 800b30c:	4b0d      	ldr	r3, [pc, #52]	@ (800b344 <do_memp_free_pool+0x4c>)
 800b30e:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800b312:	490d      	ldr	r1, [pc, #52]	@ (800b348 <do_memp_free_pool+0x50>)
 800b314:	480d      	ldr	r0, [pc, #52]	@ (800b34c <do_memp_free_pool+0x54>)
 800b316:	f004 fe1d 	bl	800ff54 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800b31e:	f004 fcfb 	bl	800fd18 <sys_arch_protect>
 800b322:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	689b      	ldr	r3, [r3, #8]
 800b328:	681a      	ldr	r2, [r3, #0]
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	689b      	ldr	r3, [r3, #8]
 800b332:	68fa      	ldr	r2, [r7, #12]
 800b334:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800b336:	68b8      	ldr	r0, [r7, #8]
 800b338:	f004 fcfc 	bl	800fd34 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800b33c:	bf00      	nop
 800b33e:	3710      	adds	r7, #16
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}
 800b344:	08011b3c 	.word	0x08011b3c
 800b348:	08011bec 	.word	0x08011bec
 800b34c:	08011b90 	.word	0x08011b90

0800b350 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b082      	sub	sp, #8
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d106      	bne.n	800b36e <memp_free_pool+0x1e>
 800b360:	4b0a      	ldr	r3, [pc, #40]	@ (800b38c <memp_free_pool+0x3c>)
 800b362:	f240 1295 	movw	r2, #405	@ 0x195
 800b366:	490a      	ldr	r1, [pc, #40]	@ (800b390 <memp_free_pool+0x40>)
 800b368:	480a      	ldr	r0, [pc, #40]	@ (800b394 <memp_free_pool+0x44>)
 800b36a:	f004 fdf3 	bl	800ff54 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d007      	beq.n	800b384 <memp_free_pool+0x34>
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d004      	beq.n	800b384 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800b37a:	6839      	ldr	r1, [r7, #0]
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f7ff ffbb 	bl	800b2f8 <do_memp_free_pool>
 800b382:	e000      	b.n	800b386 <memp_free_pool+0x36>
    return;
 800b384:	bf00      	nop
}
 800b386:	3708      	adds	r7, #8
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}
 800b38c:	08011b3c 	.word	0x08011b3c
 800b390:	08011bb8 	.word	0x08011bb8
 800b394:	08011b90 	.word	0x08011b90

0800b398 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b082      	sub	sp, #8
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	4603      	mov	r3, r0
 800b3a0:	6039      	str	r1, [r7, #0]
 800b3a2:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800b3a4:	79fb      	ldrb	r3, [r7, #7]
 800b3a6:	2b09      	cmp	r3, #9
 800b3a8:	d907      	bls.n	800b3ba <memp_free+0x22>
 800b3aa:	4b0c      	ldr	r3, [pc, #48]	@ (800b3dc <memp_free+0x44>)
 800b3ac:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800b3b0:	490b      	ldr	r1, [pc, #44]	@ (800b3e0 <memp_free+0x48>)
 800b3b2:	480c      	ldr	r0, [pc, #48]	@ (800b3e4 <memp_free+0x4c>)
 800b3b4:	f004 fdce 	bl	800ff54 <iprintf>
 800b3b8:	e00c      	b.n	800b3d4 <memp_free+0x3c>

  if (mem == NULL) {
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d008      	beq.n	800b3d2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b3c0:	79fb      	ldrb	r3, [r7, #7]
 800b3c2:	4a09      	ldr	r2, [pc, #36]	@ (800b3e8 <memp_free+0x50>)
 800b3c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3c8:	6839      	ldr	r1, [r7, #0]
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7ff ff94 	bl	800b2f8 <do_memp_free_pool>
 800b3d0:	e000      	b.n	800b3d4 <memp_free+0x3c>
    return;
 800b3d2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800b3d4:	3708      	adds	r7, #8
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bd80      	pop	{r7, pc}
 800b3da:	bf00      	nop
 800b3dc:	08011b3c 	.word	0x08011b3c
 800b3e0:	08011c0c 	.word	0x08011c0c
 800b3e4:	08011b90 	.word	0x08011b90
 800b3e8:	08012f40 	.word	0x08012f40

0800b3ec <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800b3f0:	bf00      	nop
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f8:	4770      	bx	lr
	...

0800b3fc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b086      	sub	sp, #24
 800b400:	af00      	add	r7, sp, #0
 800b402:	60f8      	str	r0, [r7, #12]
 800b404:	60b9      	str	r1, [r7, #8]
 800b406:	607a      	str	r2, [r7, #4]
 800b408:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d108      	bne.n	800b422 <netif_add+0x26>
 800b410:	4b57      	ldr	r3, [pc, #348]	@ (800b570 <netif_add+0x174>)
 800b412:	f240 1227 	movw	r2, #295	@ 0x127
 800b416:	4957      	ldr	r1, [pc, #348]	@ (800b574 <netif_add+0x178>)
 800b418:	4857      	ldr	r0, [pc, #348]	@ (800b578 <netif_add+0x17c>)
 800b41a:	f004 fd9b 	bl	800ff54 <iprintf>
 800b41e:	2300      	movs	r3, #0
 800b420:	e0a2      	b.n	800b568 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b424:	2b00      	cmp	r3, #0
 800b426:	d108      	bne.n	800b43a <netif_add+0x3e>
 800b428:	4b51      	ldr	r3, [pc, #324]	@ (800b570 <netif_add+0x174>)
 800b42a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800b42e:	4953      	ldr	r1, [pc, #332]	@ (800b57c <netif_add+0x180>)
 800b430:	4851      	ldr	r0, [pc, #324]	@ (800b578 <netif_add+0x17c>)
 800b432:	f004 fd8f 	bl	800ff54 <iprintf>
 800b436:	2300      	movs	r3, #0
 800b438:	e096      	b.n	800b568 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800b440:	4b4f      	ldr	r3, [pc, #316]	@ (800b580 <netif_add+0x184>)
 800b442:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d101      	bne.n	800b44e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800b44a:	4b4d      	ldr	r3, [pc, #308]	@ (800b580 <netif_add+0x184>)
 800b44c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d101      	bne.n	800b458 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800b454:	4b4a      	ldr	r3, [pc, #296]	@ (800b580 <netif_add+0x184>)
 800b456:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	2200      	movs	r2, #0
 800b45c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2200      	movs	r2, #0
 800b462:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	2200      	movs	r2, #0
 800b468:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	4a45      	ldr	r2, [pc, #276]	@ (800b584 <netif_add+0x188>)
 800b46e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2200      	movs	r2, #0
 800b474:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	2200      	movs	r2, #0
 800b47a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2200      	movs	r2, #0
 800b482:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6a3a      	ldr	r2, [r7, #32]
 800b488:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800b48a:	4b3f      	ldr	r3, [pc, #252]	@ (800b588 <netif_add+0x18c>)
 800b48c:	781a      	ldrb	r2, [r3, #0]
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b498:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	68b9      	ldr	r1, [r7, #8]
 800b4a0:	68f8      	ldr	r0, [r7, #12]
 800b4a2:	f000 f90f 	bl	800b6c4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800b4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a8:	68f8      	ldr	r0, [r7, #12]
 800b4aa:	4798      	blx	r3
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d001      	beq.n	800b4b6 <netif_add+0xba>
    return NULL;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	e058      	b.n	800b568 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b4bc:	2bff      	cmp	r3, #255	@ 0xff
 800b4be:	d103      	bne.n	800b4c8 <netif_add+0xcc>
        netif->num = 0;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b4cc:	4b2f      	ldr	r3, [pc, #188]	@ (800b58c <netif_add+0x190>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	617b      	str	r3, [r7, #20]
 800b4d2:	e02b      	b.n	800b52c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b4d4:	697a      	ldr	r2, [r7, #20]
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	429a      	cmp	r2, r3
 800b4da:	d106      	bne.n	800b4ea <netif_add+0xee>
 800b4dc:	4b24      	ldr	r3, [pc, #144]	@ (800b570 <netif_add+0x174>)
 800b4de:	f240 128b 	movw	r2, #395	@ 0x18b
 800b4e2:	492b      	ldr	r1, [pc, #172]	@ (800b590 <netif_add+0x194>)
 800b4e4:	4824      	ldr	r0, [pc, #144]	@ (800b578 <netif_add+0x17c>)
 800b4e6:	f004 fd35 	bl	800ff54 <iprintf>
        num_netifs++;
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	2bff      	cmp	r3, #255	@ 0xff
 800b4f4:	dd06      	ble.n	800b504 <netif_add+0x108>
 800b4f6:	4b1e      	ldr	r3, [pc, #120]	@ (800b570 <netif_add+0x174>)
 800b4f8:	f240 128d 	movw	r2, #397	@ 0x18d
 800b4fc:	4925      	ldr	r1, [pc, #148]	@ (800b594 <netif_add+0x198>)
 800b4fe:	481e      	ldr	r0, [pc, #120]	@ (800b578 <netif_add+0x17c>)
 800b500:	f004 fd28 	bl	800ff54 <iprintf>
        if (netif2->num == netif->num) {
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b510:	429a      	cmp	r2, r3
 800b512:	d108      	bne.n	800b526 <netif_add+0x12a>
          netif->num++;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b51a:	3301      	adds	r3, #1
 800b51c:	b2da      	uxtb	r2, r3
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800b524:	e005      	b.n	800b532 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	617b      	str	r3, [r7, #20]
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d1d0      	bne.n	800b4d4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d1be      	bne.n	800b4b6 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b53e:	2bfe      	cmp	r3, #254	@ 0xfe
 800b540:	d103      	bne.n	800b54a <netif_add+0x14e>
    netif_num = 0;
 800b542:	4b11      	ldr	r3, [pc, #68]	@ (800b588 <netif_add+0x18c>)
 800b544:	2200      	movs	r2, #0
 800b546:	701a      	strb	r2, [r3, #0]
 800b548:	e006      	b.n	800b558 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b550:	3301      	adds	r3, #1
 800b552:	b2da      	uxtb	r2, r3
 800b554:	4b0c      	ldr	r3, [pc, #48]	@ (800b588 <netif_add+0x18c>)
 800b556:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800b558:	4b0c      	ldr	r3, [pc, #48]	@ (800b58c <netif_add+0x190>)
 800b55a:	681a      	ldr	r2, [r3, #0]
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800b560:	4a0a      	ldr	r2, [pc, #40]	@ (800b58c <netif_add+0x190>)
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800b566:	68fb      	ldr	r3, [r7, #12]
}
 800b568:	4618      	mov	r0, r3
 800b56a:	3718      	adds	r7, #24
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}
 800b570:	08011c28 	.word	0x08011c28
 800b574:	08011cbc 	.word	0x08011cbc
 800b578:	08011c78 	.word	0x08011c78
 800b57c:	08011cd8 	.word	0x08011cd8
 800b580:	08012f78 	.word	0x08012f78
 800b584:	0800b99f 	.word	0x0800b99f
 800b588:	2000cf8c 	.word	0x2000cf8c
 800b58c:	2000cf84 	.word	0x2000cf84
 800b590:	08011cfc 	.word	0x08011cfc
 800b594:	08011d10 	.word	0x08011d10

0800b598 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
 800b5a0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800b5a2:	6839      	ldr	r1, [r7, #0]
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f001 fdf9 	bl	800d19c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800b5aa:	bf00      	nop
 800b5ac:	3708      	adds	r7, #8
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}
	...

0800b5b4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b086      	sub	sp, #24
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	60f8      	str	r0, [r7, #12]
 800b5bc:	60b9      	str	r1, [r7, #8]
 800b5be:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d106      	bne.n	800b5d4 <netif_do_set_ipaddr+0x20>
 800b5c6:	4b1d      	ldr	r3, [pc, #116]	@ (800b63c <netif_do_set_ipaddr+0x88>)
 800b5c8:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800b5cc:	491c      	ldr	r1, [pc, #112]	@ (800b640 <netif_do_set_ipaddr+0x8c>)
 800b5ce:	481d      	ldr	r0, [pc, #116]	@ (800b644 <netif_do_set_ipaddr+0x90>)
 800b5d0:	f004 fcc0 	bl	800ff54 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d106      	bne.n	800b5e8 <netif_do_set_ipaddr+0x34>
 800b5da:	4b18      	ldr	r3, [pc, #96]	@ (800b63c <netif_do_set_ipaddr+0x88>)
 800b5dc:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800b5e0:	4917      	ldr	r1, [pc, #92]	@ (800b640 <netif_do_set_ipaddr+0x8c>)
 800b5e2:	4818      	ldr	r0, [pc, #96]	@ (800b644 <netif_do_set_ipaddr+0x90>)
 800b5e4:	f004 fcb6 	bl	800ff54 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	681a      	ldr	r2, [r3, #0]
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	3304      	adds	r3, #4
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d01c      	beq.n	800b630 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	3304      	adds	r3, #4
 800b600:	681a      	ldr	r2, [r3, #0]
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800b606:	f107 0314 	add.w	r3, r7, #20
 800b60a:	4619      	mov	r1, r3
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f7ff ffc3 	bl	800b598 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d002      	beq.n	800b61e <netif_do_set_ipaddr+0x6a>
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	e000      	b.n	800b620 <netif_do_set_ipaddr+0x6c>
 800b61e:	2300      	movs	r3, #0
 800b620:	68fa      	ldr	r2, [r7, #12]
 800b622:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800b624:	2101      	movs	r1, #1
 800b626:	68f8      	ldr	r0, [r7, #12]
 800b628:	f000 f8d2 	bl	800b7d0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800b62c:	2301      	movs	r3, #1
 800b62e:	e000      	b.n	800b632 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800b630:	2300      	movs	r3, #0
}
 800b632:	4618      	mov	r0, r3
 800b634:	3718      	adds	r7, #24
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
 800b63a:	bf00      	nop
 800b63c:	08011c28 	.word	0x08011c28
 800b640:	08011d40 	.word	0x08011d40
 800b644:	08011c78 	.word	0x08011c78

0800b648 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800b648:	b480      	push	{r7}
 800b64a:	b085      	sub	sp, #20
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	60f8      	str	r0, [r7, #12]
 800b650:	60b9      	str	r1, [r7, #8]
 800b652:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	681a      	ldr	r2, [r3, #0]
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	3308      	adds	r3, #8
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	429a      	cmp	r2, r3
 800b660:	d00a      	beq.n	800b678 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b662:	68bb      	ldr	r3, [r7, #8]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d002      	beq.n	800b66e <netif_do_set_netmask+0x26>
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	e000      	b.n	800b670 <netif_do_set_netmask+0x28>
 800b66e:	2300      	movs	r3, #0
 800b670:	68fa      	ldr	r2, [r7, #12]
 800b672:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800b674:	2301      	movs	r3, #1
 800b676:	e000      	b.n	800b67a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800b678:	2300      	movs	r3, #0
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3714      	adds	r7, #20
 800b67e:	46bd      	mov	sp, r7
 800b680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b684:	4770      	bx	lr

0800b686 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800b686:	b480      	push	{r7}
 800b688:	b085      	sub	sp, #20
 800b68a:	af00      	add	r7, sp, #0
 800b68c:	60f8      	str	r0, [r7, #12]
 800b68e:	60b9      	str	r1, [r7, #8]
 800b690:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	681a      	ldr	r2, [r3, #0]
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	330c      	adds	r3, #12
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	429a      	cmp	r2, r3
 800b69e:	d00a      	beq.n	800b6b6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d002      	beq.n	800b6ac <netif_do_set_gw+0x26>
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	e000      	b.n	800b6ae <netif_do_set_gw+0x28>
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	68fa      	ldr	r2, [r7, #12]
 800b6b0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e000      	b.n	800b6b8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800b6b6:	2300      	movs	r3, #0
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3714      	adds	r7, #20
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr

0800b6c4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b088      	sub	sp, #32
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	60f8      	str	r0, [r7, #12]
 800b6cc:	60b9      	str	r1, [r7, #8]
 800b6ce:	607a      	str	r2, [r7, #4]
 800b6d0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d101      	bne.n	800b6e4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800b6e0:	4b1c      	ldr	r3, [pc, #112]	@ (800b754 <netif_set_addr+0x90>)
 800b6e2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d101      	bne.n	800b6ee <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800b6ea:	4b1a      	ldr	r3, [pc, #104]	@ (800b754 <netif_set_addr+0x90>)
 800b6ec:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d101      	bne.n	800b6f8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800b6f4:	4b17      	ldr	r3, [pc, #92]	@ (800b754 <netif_set_addr+0x90>)
 800b6f6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d003      	beq.n	800b706 <netif_set_addr+0x42>
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d101      	bne.n	800b70a <netif_set_addr+0x46>
 800b706:	2301      	movs	r3, #1
 800b708:	e000      	b.n	800b70c <netif_set_addr+0x48>
 800b70a:	2300      	movs	r3, #0
 800b70c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d006      	beq.n	800b722 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b714:	f107 0310 	add.w	r3, r7, #16
 800b718:	461a      	mov	r2, r3
 800b71a:	68b9      	ldr	r1, [r7, #8]
 800b71c:	68f8      	ldr	r0, [r7, #12]
 800b71e:	f7ff ff49 	bl	800b5b4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800b722:	69fa      	ldr	r2, [r7, #28]
 800b724:	6879      	ldr	r1, [r7, #4]
 800b726:	68f8      	ldr	r0, [r7, #12]
 800b728:	f7ff ff8e 	bl	800b648 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800b72c:	69ba      	ldr	r2, [r7, #24]
 800b72e:	6839      	ldr	r1, [r7, #0]
 800b730:	68f8      	ldr	r0, [r7, #12]
 800b732:	f7ff ffa8 	bl	800b686 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d106      	bne.n	800b74a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b73c:	f107 0310 	add.w	r3, r7, #16
 800b740:	461a      	mov	r2, r3
 800b742:	68b9      	ldr	r1, [r7, #8]
 800b744:	68f8      	ldr	r0, [r7, #12]
 800b746:	f7ff ff35 	bl	800b5b4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800b74a:	bf00      	nop
 800b74c:	3720      	adds	r7, #32
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
 800b752:	bf00      	nop
 800b754:	08012f78 	.word	0x08012f78

0800b758 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800b758:	b480      	push	{r7}
 800b75a:	b083      	sub	sp, #12
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800b760:	4a04      	ldr	r2, [pc, #16]	@ (800b774 <netif_set_default+0x1c>)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800b766:	bf00      	nop
 800b768:	370c      	adds	r7, #12
 800b76a:	46bd      	mov	sp, r7
 800b76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b770:	4770      	bx	lr
 800b772:	bf00      	nop
 800b774:	2000cf88 	.word	0x2000cf88

0800b778 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b082      	sub	sp, #8
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d107      	bne.n	800b796 <netif_set_up+0x1e>
 800b786:	4b0f      	ldr	r3, [pc, #60]	@ (800b7c4 <netif_set_up+0x4c>)
 800b788:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800b78c:	490e      	ldr	r1, [pc, #56]	@ (800b7c8 <netif_set_up+0x50>)
 800b78e:	480f      	ldr	r0, [pc, #60]	@ (800b7cc <netif_set_up+0x54>)
 800b790:	f004 fbe0 	bl	800ff54 <iprintf>
 800b794:	e013      	b.n	800b7be <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b79c:	f003 0301 	and.w	r3, r3, #1
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d10c      	bne.n	800b7be <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b7aa:	f043 0301 	orr.w	r3, r3, #1
 800b7ae:	b2da      	uxtb	r2, r3
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b7b6:	2103      	movs	r1, #3
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f000 f809 	bl	800b7d0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800b7be:	3708      	adds	r7, #8
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bd80      	pop	{r7, pc}
 800b7c4:	08011c28 	.word	0x08011c28
 800b7c8:	08011db0 	.word	0x08011db0
 800b7cc:	08011c78 	.word	0x08011c78

0800b7d0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b082      	sub	sp, #8
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
 800b7d8:	460b      	mov	r3, r1
 800b7da:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d106      	bne.n	800b7f0 <netif_issue_reports+0x20>
 800b7e2:	4b18      	ldr	r3, [pc, #96]	@ (800b844 <netif_issue_reports+0x74>)
 800b7e4:	f240 326d 	movw	r2, #877	@ 0x36d
 800b7e8:	4917      	ldr	r1, [pc, #92]	@ (800b848 <netif_issue_reports+0x78>)
 800b7ea:	4818      	ldr	r0, [pc, #96]	@ (800b84c <netif_issue_reports+0x7c>)
 800b7ec:	f004 fbb2 	bl	800ff54 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b7f6:	f003 0304 	and.w	r3, r3, #4
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d01e      	beq.n	800b83c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b804:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d017      	beq.n	800b83c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b80c:	78fb      	ldrb	r3, [r7, #3]
 800b80e:	f003 0301 	and.w	r3, r3, #1
 800b812:	2b00      	cmp	r3, #0
 800b814:	d013      	beq.n	800b83e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	3304      	adds	r3, #4
 800b81a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d00e      	beq.n	800b83e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b826:	f003 0308 	and.w	r3, r3, #8
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d007      	beq.n	800b83e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	3304      	adds	r3, #4
 800b832:	4619      	mov	r1, r3
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f002 fc1b 	bl	800e070 <etharp_request>
 800b83a:	e000      	b.n	800b83e <netif_issue_reports+0x6e>
    return;
 800b83c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800b83e:	3708      	adds	r7, #8
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}
 800b844:	08011c28 	.word	0x08011c28
 800b848:	08011dcc 	.word	0x08011dcc
 800b84c:	08011c78 	.word	0x08011c78

0800b850 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b082      	sub	sp, #8
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d107      	bne.n	800b86e <netif_set_down+0x1e>
 800b85e:	4b12      	ldr	r3, [pc, #72]	@ (800b8a8 <netif_set_down+0x58>)
 800b860:	f240 329b 	movw	r2, #923	@ 0x39b
 800b864:	4911      	ldr	r1, [pc, #68]	@ (800b8ac <netif_set_down+0x5c>)
 800b866:	4812      	ldr	r0, [pc, #72]	@ (800b8b0 <netif_set_down+0x60>)
 800b868:	f004 fb74 	bl	800ff54 <iprintf>
 800b86c:	e019      	b.n	800b8a2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b874:	f003 0301 	and.w	r3, r3, #1
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d012      	beq.n	800b8a2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b882:	f023 0301 	bic.w	r3, r3, #1
 800b886:	b2da      	uxtb	r2, r3
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b894:	f003 0308 	and.w	r3, r3, #8
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d002      	beq.n	800b8a2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f001 ffa5 	bl	800d7ec <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800b8a2:	3708      	adds	r7, #8
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	08011c28 	.word	0x08011c28
 800b8ac:	08011df0 	.word	0x08011df0
 800b8b0:	08011c78 	.word	0x08011c78

0800b8b4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b082      	sub	sp, #8
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d107      	bne.n	800b8d2 <netif_set_link_up+0x1e>
 800b8c2:	4b13      	ldr	r3, [pc, #76]	@ (800b910 <netif_set_link_up+0x5c>)
 800b8c4:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800b8c8:	4912      	ldr	r1, [pc, #72]	@ (800b914 <netif_set_link_up+0x60>)
 800b8ca:	4813      	ldr	r0, [pc, #76]	@ (800b918 <netif_set_link_up+0x64>)
 800b8cc:	f004 fb42 	bl	800ff54 <iprintf>
 800b8d0:	e01b      	b.n	800b90a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b8d8:	f003 0304 	and.w	r3, r3, #4
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d114      	bne.n	800b90a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b8e6:	f043 0304 	orr.w	r3, r3, #4
 800b8ea:	b2da      	uxtb	r2, r3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b8f2:	2103      	movs	r1, #3
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f7ff ff6b 	bl	800b7d0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	69db      	ldr	r3, [r3, #28]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d003      	beq.n	800b90a <netif_set_link_up+0x56>
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	69db      	ldr	r3, [r3, #28]
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b90a:	3708      	adds	r7, #8
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bd80      	pop	{r7, pc}
 800b910:	08011c28 	.word	0x08011c28
 800b914:	08011e10 	.word	0x08011e10
 800b918:	08011c78 	.word	0x08011c78

0800b91c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b082      	sub	sp, #8
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d107      	bne.n	800b93a <netif_set_link_down+0x1e>
 800b92a:	4b11      	ldr	r3, [pc, #68]	@ (800b970 <netif_set_link_down+0x54>)
 800b92c:	f240 4206 	movw	r2, #1030	@ 0x406
 800b930:	4910      	ldr	r1, [pc, #64]	@ (800b974 <netif_set_link_down+0x58>)
 800b932:	4811      	ldr	r0, [pc, #68]	@ (800b978 <netif_set_link_down+0x5c>)
 800b934:	f004 fb0e 	bl	800ff54 <iprintf>
 800b938:	e017      	b.n	800b96a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b940:	f003 0304 	and.w	r3, r3, #4
 800b944:	2b00      	cmp	r3, #0
 800b946:	d010      	beq.n	800b96a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b94e:	f023 0304 	bic.w	r3, r3, #4
 800b952:	b2da      	uxtb	r2, r3
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	69db      	ldr	r3, [r3, #28]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d003      	beq.n	800b96a <netif_set_link_down+0x4e>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	69db      	ldr	r3, [r3, #28]
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b96a:	3708      	adds	r7, #8
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	08011c28 	.word	0x08011c28
 800b974:	08011e34 	.word	0x08011e34
 800b978:	08011c78 	.word	0x08011c78

0800b97c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b97c:	b480      	push	{r7}
 800b97e:	b083      	sub	sp, #12
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
 800b984:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d002      	beq.n	800b992 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	683a      	ldr	r2, [r7, #0]
 800b990:	61da      	str	r2, [r3, #28]
  }
}
 800b992:	bf00      	nop
 800b994:	370c      	adds	r7, #12
 800b996:	46bd      	mov	sp, r7
 800b998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99c:	4770      	bx	lr

0800b99e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b99e:	b480      	push	{r7}
 800b9a0:	b085      	sub	sp, #20
 800b9a2:	af00      	add	r7, sp, #0
 800b9a4:	60f8      	str	r0, [r7, #12]
 800b9a6:	60b9      	str	r1, [r7, #8]
 800b9a8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b9aa:	f06f 030b 	mvn.w	r3, #11
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	3714      	adds	r7, #20
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b8:	4770      	bx	lr
	...

0800b9bc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b085      	sub	sp, #20
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b9c6:	79fb      	ldrb	r3, [r7, #7]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d013      	beq.n	800b9f4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b9cc:	4b0d      	ldr	r3, [pc, #52]	@ (800ba04 <netif_get_by_index+0x48>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	60fb      	str	r3, [r7, #12]
 800b9d2:	e00c      	b.n	800b9ee <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b9da:	3301      	adds	r3, #1
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	79fa      	ldrb	r2, [r7, #7]
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	d101      	bne.n	800b9e8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	e006      	b.n	800b9f6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	60fb      	str	r3, [r7, #12]
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d1ef      	bne.n	800b9d4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b9f4:	2300      	movs	r3, #0
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3714      	adds	r7, #20
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba00:	4770      	bx	lr
 800ba02:	bf00      	nop
 800ba04:	2000cf84 	.word	0x2000cf84

0800ba08 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800ba08:	b480      	push	{r7}
 800ba0a:	b085      	sub	sp, #20
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	60f8      	str	r0, [r7, #12]
 800ba10:	60b9      	str	r1, [r7, #8]
 800ba12:	4611      	mov	r1, r2
 800ba14:	461a      	mov	r2, r3
 800ba16:	460b      	mov	r3, r1
 800ba18:	80fb      	strh	r3, [r7, #6]
 800ba1a:	4613      	mov	r3, r2
 800ba1c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	2200      	movs	r2, #0
 800ba22:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	68ba      	ldr	r2, [r7, #8]
 800ba28:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	88fa      	ldrh	r2, [r7, #6]
 800ba2e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	88ba      	ldrh	r2, [r7, #4]
 800ba34:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800ba36:	8b3b      	ldrh	r3, [r7, #24]
 800ba38:	b2da      	uxtb	r2, r3
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	7f3a      	ldrb	r2, [r7, #28]
 800ba42:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2201      	movs	r2, #1
 800ba48:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	73da      	strb	r2, [r3, #15]
}
 800ba50:	bf00      	nop
 800ba52:	3714      	adds	r7, #20
 800ba54:	46bd      	mov	sp, r7
 800ba56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5a:	4770      	bx	lr

0800ba5c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b08c      	sub	sp, #48	@ 0x30
 800ba60:	af02      	add	r7, sp, #8
 800ba62:	4603      	mov	r3, r0
 800ba64:	71fb      	strb	r3, [r7, #7]
 800ba66:	460b      	mov	r3, r1
 800ba68:	80bb      	strh	r3, [r7, #4]
 800ba6a:	4613      	mov	r3, r2
 800ba6c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800ba6e:	79fb      	ldrb	r3, [r7, #7]
 800ba70:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800ba72:	887b      	ldrh	r3, [r7, #2]
 800ba74:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800ba78:	d07d      	beq.n	800bb76 <pbuf_alloc+0x11a>
 800ba7a:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800ba7e:	f300 80c6 	bgt.w	800bc0e <pbuf_alloc+0x1b2>
 800ba82:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800ba86:	d010      	beq.n	800baaa <pbuf_alloc+0x4e>
 800ba88:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800ba8c:	f300 80bf 	bgt.w	800bc0e <pbuf_alloc+0x1b2>
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d002      	beq.n	800ba9a <pbuf_alloc+0x3e>
 800ba94:	2b41      	cmp	r3, #65	@ 0x41
 800ba96:	f040 80ba 	bne.w	800bc0e <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800ba9a:	887a      	ldrh	r2, [r7, #2]
 800ba9c:	88bb      	ldrh	r3, [r7, #4]
 800ba9e:	4619      	mov	r1, r3
 800baa0:	2000      	movs	r0, #0
 800baa2:	f000 f8cf 	bl	800bc44 <pbuf_alloc_reference>
 800baa6:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800baa8:	e0bb      	b.n	800bc22 <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800baaa:	2300      	movs	r3, #0
 800baac:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800baae:	2300      	movs	r3, #0
 800bab0:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800bab2:	88bb      	ldrh	r3, [r7, #4]
 800bab4:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800bab6:	2009      	movs	r0, #9
 800bab8:	f7ff fbf8 	bl	800b2ac <memp_malloc>
 800babc:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d107      	bne.n	800bad4 <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 800bac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d002      	beq.n	800bad0 <pbuf_alloc+0x74>
            pbuf_free(p);
 800baca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bacc:	f000 faa8 	bl	800c020 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800bad0:	2300      	movs	r3, #0
 800bad2:	e0a7      	b.n	800bc24 <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800bad4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bad6:	3303      	adds	r3, #3
 800bad8:	b29b      	uxth	r3, r3
 800bada:	f023 0303 	bic.w	r3, r3, #3
 800bade:	b29b      	uxth	r3, r3
 800bae0:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800bae4:	b29b      	uxth	r3, r3
 800bae6:	8b7a      	ldrh	r2, [r7, #26]
 800bae8:	4293      	cmp	r3, r2
 800baea:	bf28      	it	cs
 800baec:	4613      	movcs	r3, r2
 800baee:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800baf0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800baf2:	3310      	adds	r3, #16
 800baf4:	693a      	ldr	r2, [r7, #16]
 800baf6:	4413      	add	r3, r2
 800baf8:	3303      	adds	r3, #3
 800bafa:	f023 0303 	bic.w	r3, r3, #3
 800bafe:	4618      	mov	r0, r3
 800bb00:	89f9      	ldrh	r1, [r7, #14]
 800bb02:	8b7a      	ldrh	r2, [r7, #26]
 800bb04:	2300      	movs	r3, #0
 800bb06:	9301      	str	r3, [sp, #4]
 800bb08:	887b      	ldrh	r3, [r7, #2]
 800bb0a:	9300      	str	r3, [sp, #0]
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	4601      	mov	r1, r0
 800bb10:	6938      	ldr	r0, [r7, #16]
 800bb12:	f7ff ff79 	bl	800ba08 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	685b      	ldr	r3, [r3, #4]
 800bb1a:	f003 0303 	and.w	r3, r3, #3
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d006      	beq.n	800bb30 <pbuf_alloc+0xd4>
 800bb22:	4b42      	ldr	r3, [pc, #264]	@ (800bc2c <pbuf_alloc+0x1d0>)
 800bb24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bb28:	4941      	ldr	r1, [pc, #260]	@ (800bc30 <pbuf_alloc+0x1d4>)
 800bb2a:	4842      	ldr	r0, [pc, #264]	@ (800bc34 <pbuf_alloc+0x1d8>)
 800bb2c:	f004 fa12 	bl	800ff54 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800bb30:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bb32:	3303      	adds	r3, #3
 800bb34:	f023 0303 	bic.w	r3, r3, #3
 800bb38:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800bb3c:	d106      	bne.n	800bb4c <pbuf_alloc+0xf0>
 800bb3e:	4b3b      	ldr	r3, [pc, #236]	@ (800bc2c <pbuf_alloc+0x1d0>)
 800bb40:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800bb44:	493c      	ldr	r1, [pc, #240]	@ (800bc38 <pbuf_alloc+0x1dc>)
 800bb46:	483b      	ldr	r0, [pc, #236]	@ (800bc34 <pbuf_alloc+0x1d8>)
 800bb48:	f004 fa04 	bl	800ff54 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800bb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d102      	bne.n	800bb58 <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb56:	e002      	b.n	800bb5e <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800bb58:	69fb      	ldr	r3, [r7, #28]
 800bb5a:	693a      	ldr	r2, [r7, #16]
 800bb5c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800bb5e:	693b      	ldr	r3, [r7, #16]
 800bb60:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800bb62:	8b7a      	ldrh	r2, [r7, #26]
 800bb64:	89fb      	ldrh	r3, [r7, #14]
 800bb66:	1ad3      	subs	r3, r2, r3
 800bb68:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800bb6e:	8b7b      	ldrh	r3, [r7, #26]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d1a0      	bne.n	800bab6 <pbuf_alloc+0x5a>
      break;
 800bb74:	e055      	b.n	800bc22 <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800bb76:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bb78:	3303      	adds	r3, #3
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	f023 0303 	bic.w	r3, r3, #3
 800bb80:	b29a      	uxth	r2, r3
 800bb82:	88bb      	ldrh	r3, [r7, #4]
 800bb84:	3303      	adds	r3, #3
 800bb86:	b29b      	uxth	r3, r3
 800bb88:	f023 0303 	bic.w	r3, r3, #3
 800bb8c:	b29b      	uxth	r3, r3
 800bb8e:	4413      	add	r3, r2
 800bb90:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800bb92:	8b3b      	ldrh	r3, [r7, #24]
 800bb94:	3310      	adds	r3, #16
 800bb96:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800bb98:	8b3a      	ldrh	r2, [r7, #24]
 800bb9a:	88bb      	ldrh	r3, [r7, #4]
 800bb9c:	3303      	adds	r3, #3
 800bb9e:	f023 0303 	bic.w	r3, r3, #3
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d306      	bcc.n	800bbb4 <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800bba6:	8afa      	ldrh	r2, [r7, #22]
 800bba8:	88bb      	ldrh	r3, [r7, #4]
 800bbaa:	3303      	adds	r3, #3
 800bbac:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d201      	bcs.n	800bbb8 <pbuf_alloc+0x15c>
        return NULL;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	e035      	b.n	800bc24 <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800bbb8:	8afb      	ldrh	r3, [r7, #22]
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f7ff f9d2 	bl	800af64 <mem_malloc>
 800bbc0:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800bbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d101      	bne.n	800bbcc <pbuf_alloc+0x170>
        return NULL;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	e02b      	b.n	800bc24 <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800bbcc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bbce:	3310      	adds	r3, #16
 800bbd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbd2:	4413      	add	r3, r2
 800bbd4:	3303      	adds	r3, #3
 800bbd6:	f023 0303 	bic.w	r3, r3, #3
 800bbda:	4618      	mov	r0, r3
 800bbdc:	88b9      	ldrh	r1, [r7, #4]
 800bbde:	88ba      	ldrh	r2, [r7, #4]
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	9301      	str	r3, [sp, #4]
 800bbe4:	887b      	ldrh	r3, [r7, #2]
 800bbe6:	9300      	str	r3, [sp, #0]
 800bbe8:	460b      	mov	r3, r1
 800bbea:	4601      	mov	r1, r0
 800bbec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bbee:	f7ff ff0b 	bl	800ba08 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800bbf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	f003 0303 	and.w	r3, r3, #3
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d010      	beq.n	800bc20 <pbuf_alloc+0x1c4>
 800bbfe:	4b0b      	ldr	r3, [pc, #44]	@ (800bc2c <pbuf_alloc+0x1d0>)
 800bc00:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800bc04:	490d      	ldr	r1, [pc, #52]	@ (800bc3c <pbuf_alloc+0x1e0>)
 800bc06:	480b      	ldr	r0, [pc, #44]	@ (800bc34 <pbuf_alloc+0x1d8>)
 800bc08:	f004 f9a4 	bl	800ff54 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800bc0c:	e008      	b.n	800bc20 <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800bc0e:	4b07      	ldr	r3, [pc, #28]	@ (800bc2c <pbuf_alloc+0x1d0>)
 800bc10:	f240 1227 	movw	r2, #295	@ 0x127
 800bc14:	490a      	ldr	r1, [pc, #40]	@ (800bc40 <pbuf_alloc+0x1e4>)
 800bc16:	4807      	ldr	r0, [pc, #28]	@ (800bc34 <pbuf_alloc+0x1d8>)
 800bc18:	f004 f99c 	bl	800ff54 <iprintf>
      return NULL;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	e001      	b.n	800bc24 <pbuf_alloc+0x1c8>
      break;
 800bc20:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800bc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3728      	adds	r7, #40	@ 0x28
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}
 800bc2c:	08011e58 	.word	0x08011e58
 800bc30:	08011e88 	.word	0x08011e88
 800bc34:	08011eb8 	.word	0x08011eb8
 800bc38:	08011ee0 	.word	0x08011ee0
 800bc3c:	08011f14 	.word	0x08011f14
 800bc40:	08011f40 	.word	0x08011f40

0800bc44 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b086      	sub	sp, #24
 800bc48:	af02      	add	r7, sp, #8
 800bc4a:	6078      	str	r0, [r7, #4]
 800bc4c:	460b      	mov	r3, r1
 800bc4e:	807b      	strh	r3, [r7, #2]
 800bc50:	4613      	mov	r3, r2
 800bc52:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800bc54:	883b      	ldrh	r3, [r7, #0]
 800bc56:	2b41      	cmp	r3, #65	@ 0x41
 800bc58:	d009      	beq.n	800bc6e <pbuf_alloc_reference+0x2a>
 800bc5a:	883b      	ldrh	r3, [r7, #0]
 800bc5c:	2b01      	cmp	r3, #1
 800bc5e:	d006      	beq.n	800bc6e <pbuf_alloc_reference+0x2a>
 800bc60:	4b0f      	ldr	r3, [pc, #60]	@ (800bca0 <pbuf_alloc_reference+0x5c>)
 800bc62:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800bc66:	490f      	ldr	r1, [pc, #60]	@ (800bca4 <pbuf_alloc_reference+0x60>)
 800bc68:	480f      	ldr	r0, [pc, #60]	@ (800bca8 <pbuf_alloc_reference+0x64>)
 800bc6a:	f004 f973 	bl	800ff54 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800bc6e:	2008      	movs	r0, #8
 800bc70:	f7ff fb1c 	bl	800b2ac <memp_malloc>
 800bc74:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d101      	bne.n	800bc80 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	e00b      	b.n	800bc98 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800bc80:	8879      	ldrh	r1, [r7, #2]
 800bc82:	887a      	ldrh	r2, [r7, #2]
 800bc84:	2300      	movs	r3, #0
 800bc86:	9301      	str	r3, [sp, #4]
 800bc88:	883b      	ldrh	r3, [r7, #0]
 800bc8a:	9300      	str	r3, [sp, #0]
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	6879      	ldr	r1, [r7, #4]
 800bc90:	68f8      	ldr	r0, [r7, #12]
 800bc92:	f7ff feb9 	bl	800ba08 <pbuf_init_alloced_pbuf>
  return p;
 800bc96:	68fb      	ldr	r3, [r7, #12]
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3710      	adds	r7, #16
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}
 800bca0:	08011e58 	.word	0x08011e58
 800bca4:	08011f5c 	.word	0x08011f5c
 800bca8:	08011eb8 	.word	0x08011eb8

0800bcac <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b088      	sub	sp, #32
 800bcb0:	af02      	add	r7, sp, #8
 800bcb2:	607b      	str	r3, [r7, #4]
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	73fb      	strb	r3, [r7, #15]
 800bcb8:	460b      	mov	r3, r1
 800bcba:	81bb      	strh	r3, [r7, #12]
 800bcbc:	4613      	mov	r3, r2
 800bcbe:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800bcc0:	7bfb      	ldrb	r3, [r7, #15]
 800bcc2:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800bcc4:	8a7b      	ldrh	r3, [r7, #18]
 800bcc6:	3303      	adds	r3, #3
 800bcc8:	f023 0203 	bic.w	r2, r3, #3
 800bccc:	89bb      	ldrh	r3, [r7, #12]
 800bcce:	441a      	add	r2, r3
 800bcd0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	d901      	bls.n	800bcda <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	e018      	b.n	800bd0c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800bcda:	6a3b      	ldr	r3, [r7, #32]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d007      	beq.n	800bcf0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800bce0:	8a7b      	ldrh	r3, [r7, #18]
 800bce2:	3303      	adds	r3, #3
 800bce4:	f023 0303 	bic.w	r3, r3, #3
 800bce8:	6a3a      	ldr	r2, [r7, #32]
 800bcea:	4413      	add	r3, r2
 800bcec:	617b      	str	r3, [r7, #20]
 800bcee:	e001      	b.n	800bcf4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	89b9      	ldrh	r1, [r7, #12]
 800bcf8:	89ba      	ldrh	r2, [r7, #12]
 800bcfa:	2302      	movs	r3, #2
 800bcfc:	9301      	str	r3, [sp, #4]
 800bcfe:	897b      	ldrh	r3, [r7, #10]
 800bd00:	9300      	str	r3, [sp, #0]
 800bd02:	460b      	mov	r3, r1
 800bd04:	6979      	ldr	r1, [r7, #20]
 800bd06:	f7ff fe7f 	bl	800ba08 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800bd0a:	687b      	ldr	r3, [r7, #4]
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3718      	adds	r7, #24
 800bd10:	46bd      	mov	sp, r7
 800bd12:	bd80      	pop	{r7, pc}

0800bd14 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	460b      	mov	r3, r1
 800bd1e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d106      	bne.n	800bd34 <pbuf_realloc+0x20>
 800bd26:	4b3a      	ldr	r3, [pc, #232]	@ (800be10 <pbuf_realloc+0xfc>)
 800bd28:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800bd2c:	4939      	ldr	r1, [pc, #228]	@ (800be14 <pbuf_realloc+0x100>)
 800bd2e:	483a      	ldr	r0, [pc, #232]	@ (800be18 <pbuf_realloc+0x104>)
 800bd30:	f004 f910 	bl	800ff54 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	891b      	ldrh	r3, [r3, #8]
 800bd38:	887a      	ldrh	r2, [r7, #2]
 800bd3a:	429a      	cmp	r2, r3
 800bd3c:	d263      	bcs.n	800be06 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	891a      	ldrh	r2, [r3, #8]
 800bd42:	887b      	ldrh	r3, [r7, #2]
 800bd44:	1ad3      	subs	r3, r2, r3
 800bd46:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800bd48:	887b      	ldrh	r3, [r7, #2]
 800bd4a:	817b      	strh	r3, [r7, #10]
  q = p;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800bd50:	e018      	b.n	800bd84 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	895b      	ldrh	r3, [r3, #10]
 800bd56:	897a      	ldrh	r2, [r7, #10]
 800bd58:	1ad3      	subs	r3, r2, r3
 800bd5a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	891a      	ldrh	r2, [r3, #8]
 800bd60:	893b      	ldrh	r3, [r7, #8]
 800bd62:	1ad3      	subs	r3, r2, r3
 800bd64:	b29a      	uxth	r2, r3
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d106      	bne.n	800bd84 <pbuf_realloc+0x70>
 800bd76:	4b26      	ldr	r3, [pc, #152]	@ (800be10 <pbuf_realloc+0xfc>)
 800bd78:	f240 12af 	movw	r2, #431	@ 0x1af
 800bd7c:	4927      	ldr	r1, [pc, #156]	@ (800be1c <pbuf_realloc+0x108>)
 800bd7e:	4826      	ldr	r0, [pc, #152]	@ (800be18 <pbuf_realloc+0x104>)
 800bd80:	f004 f8e8 	bl	800ff54 <iprintf>
  while (rem_len > q->len) {
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	895b      	ldrh	r3, [r3, #10]
 800bd88:	897a      	ldrh	r2, [r7, #10]
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d8e1      	bhi.n	800bd52 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	7b1b      	ldrb	r3, [r3, #12]
 800bd92:	f003 030f 	and.w	r3, r3, #15
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d121      	bne.n	800bdde <pbuf_realloc+0xca>
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	895b      	ldrh	r3, [r3, #10]
 800bd9e:	897a      	ldrh	r2, [r7, #10]
 800bda0:	429a      	cmp	r2, r3
 800bda2:	d01c      	beq.n	800bdde <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	7b5b      	ldrb	r3, [r3, #13]
 800bda8:	f003 0302 	and.w	r3, r3, #2
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d116      	bne.n	800bdde <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	685a      	ldr	r2, [r3, #4]
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	1ad3      	subs	r3, r2, r3
 800bdb8:	b29a      	uxth	r2, r3
 800bdba:	897b      	ldrh	r3, [r7, #10]
 800bdbc:	4413      	add	r3, r2
 800bdbe:	b29b      	uxth	r3, r3
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	68f8      	ldr	r0, [r7, #12]
 800bdc4:	f7fe ffc4 	bl	800ad50 <mem_trim>
 800bdc8:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d106      	bne.n	800bdde <pbuf_realloc+0xca>
 800bdd0:	4b0f      	ldr	r3, [pc, #60]	@ (800be10 <pbuf_realloc+0xfc>)
 800bdd2:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800bdd6:	4912      	ldr	r1, [pc, #72]	@ (800be20 <pbuf_realloc+0x10c>)
 800bdd8:	480f      	ldr	r0, [pc, #60]	@ (800be18 <pbuf_realloc+0x104>)
 800bdda:	f004 f8bb 	bl	800ff54 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	897a      	ldrh	r2, [r7, #10]
 800bde2:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	895a      	ldrh	r2, [r3, #10]
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d004      	beq.n	800bdfe <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f000 f911 	bl	800c020 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	2200      	movs	r2, #0
 800be02:	601a      	str	r2, [r3, #0]
 800be04:	e000      	b.n	800be08 <pbuf_realloc+0xf4>
    return;
 800be06:	bf00      	nop

}
 800be08:	3710      	adds	r7, #16
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}
 800be0e:	bf00      	nop
 800be10:	08011e58 	.word	0x08011e58
 800be14:	08011f70 	.word	0x08011f70
 800be18:	08011eb8 	.word	0x08011eb8
 800be1c:	08011f88 	.word	0x08011f88
 800be20:	08011fa0 	.word	0x08011fa0

0800be24 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b086      	sub	sp, #24
 800be28:	af00      	add	r7, sp, #0
 800be2a:	60f8      	str	r0, [r7, #12]
 800be2c:	60b9      	str	r1, [r7, #8]
 800be2e:	4613      	mov	r3, r2
 800be30:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d106      	bne.n	800be46 <pbuf_add_header_impl+0x22>
 800be38:	4b2b      	ldr	r3, [pc, #172]	@ (800bee8 <pbuf_add_header_impl+0xc4>)
 800be3a:	f240 12df 	movw	r2, #479	@ 0x1df
 800be3e:	492b      	ldr	r1, [pc, #172]	@ (800beec <pbuf_add_header_impl+0xc8>)
 800be40:	482b      	ldr	r0, [pc, #172]	@ (800bef0 <pbuf_add_header_impl+0xcc>)
 800be42:	f004 f887 	bl	800ff54 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d003      	beq.n	800be54 <pbuf_add_header_impl+0x30>
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be52:	d301      	bcc.n	800be58 <pbuf_add_header_impl+0x34>
    return 1;
 800be54:	2301      	movs	r3, #1
 800be56:	e043      	b.n	800bee0 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800be58:	68bb      	ldr	r3, [r7, #8]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d101      	bne.n	800be62 <pbuf_add_header_impl+0x3e>
    return 0;
 800be5e:	2300      	movs	r3, #0
 800be60:	e03e      	b.n	800bee0 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	891a      	ldrh	r2, [r3, #8]
 800be6a:	8a7b      	ldrh	r3, [r7, #18]
 800be6c:	4413      	add	r3, r2
 800be6e:	b29b      	uxth	r3, r3
 800be70:	8a7a      	ldrh	r2, [r7, #18]
 800be72:	429a      	cmp	r2, r3
 800be74:	d901      	bls.n	800be7a <pbuf_add_header_impl+0x56>
    return 1;
 800be76:	2301      	movs	r3, #1
 800be78:	e032      	b.n	800bee0 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	7b1b      	ldrb	r3, [r3, #12]
 800be7e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800be80:	8a3b      	ldrh	r3, [r7, #16]
 800be82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be86:	2b00      	cmp	r3, #0
 800be88:	d00c      	beq.n	800bea4 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	685a      	ldr	r2, [r3, #4]
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	425b      	negs	r3, r3
 800be92:	4413      	add	r3, r2
 800be94:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	3310      	adds	r3, #16
 800be9a:	697a      	ldr	r2, [r7, #20]
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d20d      	bcs.n	800bebc <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800bea0:	2301      	movs	r3, #1
 800bea2:	e01d      	b.n	800bee0 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800bea4:	79fb      	ldrb	r3, [r7, #7]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d006      	beq.n	800beb8 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	685a      	ldr	r2, [r3, #4]
 800beae:	68bb      	ldr	r3, [r7, #8]
 800beb0:	425b      	negs	r3, r3
 800beb2:	4413      	add	r3, r2
 800beb4:	617b      	str	r3, [r7, #20]
 800beb6:	e001      	b.n	800bebc <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800beb8:	2301      	movs	r3, #1
 800beba:	e011      	b.n	800bee0 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	697a      	ldr	r2, [r7, #20]
 800bec0:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	895a      	ldrh	r2, [r3, #10]
 800bec6:	8a7b      	ldrh	r3, [r7, #18]
 800bec8:	4413      	add	r3, r2
 800beca:	b29a      	uxth	r2, r3
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	891a      	ldrh	r2, [r3, #8]
 800bed4:	8a7b      	ldrh	r3, [r7, #18]
 800bed6:	4413      	add	r3, r2
 800bed8:	b29a      	uxth	r2, r3
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	811a      	strh	r2, [r3, #8]


  return 0;
 800bede:	2300      	movs	r3, #0
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3718      	adds	r7, #24
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}
 800bee8:	08011e58 	.word	0x08011e58
 800beec:	08011fbc 	.word	0x08011fbc
 800bef0:	08011eb8 	.word	0x08011eb8

0800bef4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b082      	sub	sp, #8
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
 800befc:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800befe:	2200      	movs	r2, #0
 800bf00:	6839      	ldr	r1, [r7, #0]
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f7ff ff8e 	bl	800be24 <pbuf_add_header_impl>
 800bf08:	4603      	mov	r3, r0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3708      	adds	r7, #8
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
	...

0800bf14 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b084      	sub	sp, #16
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
 800bf1c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d106      	bne.n	800bf32 <pbuf_remove_header+0x1e>
 800bf24:	4b20      	ldr	r3, [pc, #128]	@ (800bfa8 <pbuf_remove_header+0x94>)
 800bf26:	f240 224b 	movw	r2, #587	@ 0x24b
 800bf2a:	4920      	ldr	r1, [pc, #128]	@ (800bfac <pbuf_remove_header+0x98>)
 800bf2c:	4820      	ldr	r0, [pc, #128]	@ (800bfb0 <pbuf_remove_header+0x9c>)
 800bf2e:	f004 f811 	bl	800ff54 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d003      	beq.n	800bf40 <pbuf_remove_header+0x2c>
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf3e:	d301      	bcc.n	800bf44 <pbuf_remove_header+0x30>
    return 1;
 800bf40:	2301      	movs	r3, #1
 800bf42:	e02c      	b.n	800bf9e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d101      	bne.n	800bf4e <pbuf_remove_header+0x3a>
    return 0;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	e027      	b.n	800bf9e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	895b      	ldrh	r3, [r3, #10]
 800bf56:	89fa      	ldrh	r2, [r7, #14]
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	d908      	bls.n	800bf6e <pbuf_remove_header+0x5a>
 800bf5c:	4b12      	ldr	r3, [pc, #72]	@ (800bfa8 <pbuf_remove_header+0x94>)
 800bf5e:	f240 2255 	movw	r2, #597	@ 0x255
 800bf62:	4914      	ldr	r1, [pc, #80]	@ (800bfb4 <pbuf_remove_header+0xa0>)
 800bf64:	4812      	ldr	r0, [pc, #72]	@ (800bfb0 <pbuf_remove_header+0x9c>)
 800bf66:	f003 fff5 	bl	800ff54 <iprintf>
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	e017      	b.n	800bf9e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	685b      	ldr	r3, [r3, #4]
 800bf72:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	685a      	ldr	r2, [r3, #4]
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	441a      	add	r2, r3
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	895a      	ldrh	r2, [r3, #10]
 800bf84:	89fb      	ldrh	r3, [r7, #14]
 800bf86:	1ad3      	subs	r3, r2, r3
 800bf88:	b29a      	uxth	r2, r3
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	891a      	ldrh	r2, [r3, #8]
 800bf92:	89fb      	ldrh	r3, [r7, #14]
 800bf94:	1ad3      	subs	r3, r2, r3
 800bf96:	b29a      	uxth	r2, r3
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800bf9c:	2300      	movs	r3, #0
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3710      	adds	r7, #16
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}
 800bfa6:	bf00      	nop
 800bfa8:	08011e58 	.word	0x08011e58
 800bfac:	08011fbc 	.word	0x08011fbc
 800bfb0:	08011eb8 	.word	0x08011eb8
 800bfb4:	08011fc8 	.word	0x08011fc8

0800bfb8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b082      	sub	sp, #8
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	807b      	strh	r3, [r7, #2]
 800bfc4:	4613      	mov	r3, r2
 800bfc6:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800bfc8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	da08      	bge.n	800bfe2 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800bfd0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bfd4:	425b      	negs	r3, r3
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f7ff ff9b 	bl	800bf14 <pbuf_remove_header>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	e007      	b.n	800bff2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800bfe2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bfe6:	787a      	ldrb	r2, [r7, #1]
 800bfe8:	4619      	mov	r1, r3
 800bfea:	6878      	ldr	r0, [r7, #4]
 800bfec:	f7ff ff1a 	bl	800be24 <pbuf_add_header_impl>
 800bff0:	4603      	mov	r3, r0
  }
}
 800bff2:	4618      	mov	r0, r3
 800bff4:	3708      	adds	r7, #8
 800bff6:	46bd      	mov	sp, r7
 800bff8:	bd80      	pop	{r7, pc}

0800bffa <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800bffa:	b580      	push	{r7, lr}
 800bffc:	b082      	sub	sp, #8
 800bffe:	af00      	add	r7, sp, #0
 800c000:	6078      	str	r0, [r7, #4]
 800c002:	460b      	mov	r3, r1
 800c004:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800c006:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c00a:	2201      	movs	r2, #1
 800c00c:	4619      	mov	r1, r3
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f7ff ffd2 	bl	800bfb8 <pbuf_header_impl>
 800c014:	4603      	mov	r3, r0
}
 800c016:	4618      	mov	r0, r3
 800c018:	3708      	adds	r7, #8
 800c01a:	46bd      	mov	sp, r7
 800c01c:	bd80      	pop	{r7, pc}
	...

0800c020 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b088      	sub	sp, #32
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d10b      	bne.n	800c046 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d106      	bne.n	800c042 <pbuf_free+0x22>
 800c034:	4b3b      	ldr	r3, [pc, #236]	@ (800c124 <pbuf_free+0x104>)
 800c036:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800c03a:	493b      	ldr	r1, [pc, #236]	@ (800c128 <pbuf_free+0x108>)
 800c03c:	483b      	ldr	r0, [pc, #236]	@ (800c12c <pbuf_free+0x10c>)
 800c03e:	f003 ff89 	bl	800ff54 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800c042:	2300      	movs	r3, #0
 800c044:	e069      	b.n	800c11a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800c046:	2300      	movs	r3, #0
 800c048:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800c04a:	e062      	b.n	800c112 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800c04c:	f003 fe64 	bl	800fd18 <sys_arch_protect>
 800c050:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	7b9b      	ldrb	r3, [r3, #14]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d106      	bne.n	800c068 <pbuf_free+0x48>
 800c05a:	4b32      	ldr	r3, [pc, #200]	@ (800c124 <pbuf_free+0x104>)
 800c05c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800c060:	4933      	ldr	r1, [pc, #204]	@ (800c130 <pbuf_free+0x110>)
 800c062:	4832      	ldr	r0, [pc, #200]	@ (800c12c <pbuf_free+0x10c>)
 800c064:	f003 ff76 	bl	800ff54 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	7b9b      	ldrb	r3, [r3, #14]
 800c06c:	3b01      	subs	r3, #1
 800c06e:	b2da      	uxtb	r2, r3
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	739a      	strb	r2, [r3, #14]
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	7b9b      	ldrb	r3, [r3, #14]
 800c078:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800c07a:	69b8      	ldr	r0, [r7, #24]
 800c07c:	f003 fe5a 	bl	800fd34 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800c080:	7dfb      	ldrb	r3, [r7, #23]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d143      	bne.n	800c10e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	7b1b      	ldrb	r3, [r3, #12]
 800c090:	f003 030f 	and.w	r3, r3, #15
 800c094:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	7b5b      	ldrb	r3, [r3, #13]
 800c09a:	f003 0302 	and.w	r3, r3, #2
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d011      	beq.n	800c0c6 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	691b      	ldr	r3, [r3, #16]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d106      	bne.n	800c0bc <pbuf_free+0x9c>
 800c0ae:	4b1d      	ldr	r3, [pc, #116]	@ (800c124 <pbuf_free+0x104>)
 800c0b0:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800c0b4:	491f      	ldr	r1, [pc, #124]	@ (800c134 <pbuf_free+0x114>)
 800c0b6:	481d      	ldr	r0, [pc, #116]	@ (800c12c <pbuf_free+0x10c>)
 800c0b8:	f003 ff4c 	bl	800ff54 <iprintf>
        pc->custom_free_function(p);
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	691b      	ldr	r3, [r3, #16]
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	4798      	blx	r3
 800c0c4:	e01d      	b.n	800c102 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800c0c6:	7bfb      	ldrb	r3, [r7, #15]
 800c0c8:	2b02      	cmp	r3, #2
 800c0ca:	d104      	bne.n	800c0d6 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800c0cc:	6879      	ldr	r1, [r7, #4]
 800c0ce:	2009      	movs	r0, #9
 800c0d0:	f7ff f962 	bl	800b398 <memp_free>
 800c0d4:	e015      	b.n	800c102 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800c0d6:	7bfb      	ldrb	r3, [r7, #15]
 800c0d8:	2b01      	cmp	r3, #1
 800c0da:	d104      	bne.n	800c0e6 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800c0dc:	6879      	ldr	r1, [r7, #4]
 800c0de:	2008      	movs	r0, #8
 800c0e0:	f7ff f95a 	bl	800b398 <memp_free>
 800c0e4:	e00d      	b.n	800c102 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800c0e6:	7bfb      	ldrb	r3, [r7, #15]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d103      	bne.n	800c0f4 <pbuf_free+0xd4>
          mem_free(p);
 800c0ec:	6878      	ldr	r0, [r7, #4]
 800c0ee:	f7fe fd9f 	bl	800ac30 <mem_free>
 800c0f2:	e006      	b.n	800c102 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800c0f4:	4b0b      	ldr	r3, [pc, #44]	@ (800c124 <pbuf_free+0x104>)
 800c0f6:	f240 320f 	movw	r2, #783	@ 0x30f
 800c0fa:	490f      	ldr	r1, [pc, #60]	@ (800c138 <pbuf_free+0x118>)
 800c0fc:	480b      	ldr	r0, [pc, #44]	@ (800c12c <pbuf_free+0x10c>)
 800c0fe:	f003 ff29 	bl	800ff54 <iprintf>
        }
      }
      count++;
 800c102:	7ffb      	ldrb	r3, [r7, #31]
 800c104:	3301      	adds	r3, #1
 800c106:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800c108:	693b      	ldr	r3, [r7, #16]
 800c10a:	607b      	str	r3, [r7, #4]
 800c10c:	e001      	b.n	800c112 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800c10e:	2300      	movs	r3, #0
 800c110:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d199      	bne.n	800c04c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800c118:	7ffb      	ldrb	r3, [r7, #31]
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3720      	adds	r7, #32
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}
 800c122:	bf00      	nop
 800c124:	08011e58 	.word	0x08011e58
 800c128:	08011fbc 	.word	0x08011fbc
 800c12c:	08011eb8 	.word	0x08011eb8
 800c130:	08011fe8 	.word	0x08011fe8
 800c134:	08012000 	.word	0x08012000
 800c138:	08012024 	.word	0x08012024

0800c13c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800c13c:	b480      	push	{r7}
 800c13e:	b085      	sub	sp, #20
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800c144:	2300      	movs	r3, #0
 800c146:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800c148:	e005      	b.n	800c156 <pbuf_clen+0x1a>
    ++len;
 800c14a:	89fb      	ldrh	r3, [r7, #14]
 800c14c:	3301      	adds	r3, #1
 800c14e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d1f6      	bne.n	800c14a <pbuf_clen+0xe>
  }
  return len;
 800c15c:	89fb      	ldrh	r3, [r7, #14]
}
 800c15e:	4618      	mov	r0, r3
 800c160:	3714      	adds	r7, #20
 800c162:	46bd      	mov	sp, r7
 800c164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c168:	4770      	bx	lr
	...

0800c16c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d016      	beq.n	800c1a8 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800c17a:	f003 fdcd 	bl	800fd18 <sys_arch_protect>
 800c17e:	60f8      	str	r0, [r7, #12]
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	7b9b      	ldrb	r3, [r3, #14]
 800c184:	3301      	adds	r3, #1
 800c186:	b2da      	uxtb	r2, r3
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	739a      	strb	r2, [r3, #14]
 800c18c:	68f8      	ldr	r0, [r7, #12]
 800c18e:	f003 fdd1 	bl	800fd34 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	7b9b      	ldrb	r3, [r3, #14]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d106      	bne.n	800c1a8 <pbuf_ref+0x3c>
 800c19a:	4b05      	ldr	r3, [pc, #20]	@ (800c1b0 <pbuf_ref+0x44>)
 800c19c:	f240 3242 	movw	r2, #834	@ 0x342
 800c1a0:	4904      	ldr	r1, [pc, #16]	@ (800c1b4 <pbuf_ref+0x48>)
 800c1a2:	4805      	ldr	r0, [pc, #20]	@ (800c1b8 <pbuf_ref+0x4c>)
 800c1a4:	f003 fed6 	bl	800ff54 <iprintf>
  }
}
 800c1a8:	bf00      	nop
 800c1aa:	3710      	adds	r7, #16
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}
 800c1b0:	08011e58 	.word	0x08011e58
 800c1b4:	08012038 	.word	0x08012038
 800c1b8:	08011eb8 	.word	0x08011eb8

0800c1bc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b084      	sub	sp, #16
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d002      	beq.n	800c1d2 <pbuf_cat+0x16>
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d107      	bne.n	800c1e2 <pbuf_cat+0x26>
 800c1d2:	4b20      	ldr	r3, [pc, #128]	@ (800c254 <pbuf_cat+0x98>)
 800c1d4:	f240 3259 	movw	r2, #857	@ 0x359
 800c1d8:	491f      	ldr	r1, [pc, #124]	@ (800c258 <pbuf_cat+0x9c>)
 800c1da:	4820      	ldr	r0, [pc, #128]	@ (800c25c <pbuf_cat+0xa0>)
 800c1dc:	f003 feba 	bl	800ff54 <iprintf>
 800c1e0:	e034      	b.n	800c24c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	60fb      	str	r3, [r7, #12]
 800c1e6:	e00a      	b.n	800c1fe <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	891a      	ldrh	r2, [r3, #8]
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	891b      	ldrh	r3, [r3, #8]
 800c1f0:	4413      	add	r3, r2
 800c1f2:	b29a      	uxth	r2, r3
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	60fb      	str	r3, [r7, #12]
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d1f0      	bne.n	800c1e8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	891a      	ldrh	r2, [r3, #8]
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	895b      	ldrh	r3, [r3, #10]
 800c20e:	429a      	cmp	r2, r3
 800c210:	d006      	beq.n	800c220 <pbuf_cat+0x64>
 800c212:	4b10      	ldr	r3, [pc, #64]	@ (800c254 <pbuf_cat+0x98>)
 800c214:	f240 3262 	movw	r2, #866	@ 0x362
 800c218:	4911      	ldr	r1, [pc, #68]	@ (800c260 <pbuf_cat+0xa4>)
 800c21a:	4810      	ldr	r0, [pc, #64]	@ (800c25c <pbuf_cat+0xa0>)
 800c21c:	f003 fe9a 	bl	800ff54 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d006      	beq.n	800c236 <pbuf_cat+0x7a>
 800c228:	4b0a      	ldr	r3, [pc, #40]	@ (800c254 <pbuf_cat+0x98>)
 800c22a:	f240 3263 	movw	r2, #867	@ 0x363
 800c22e:	490d      	ldr	r1, [pc, #52]	@ (800c264 <pbuf_cat+0xa8>)
 800c230:	480a      	ldr	r0, [pc, #40]	@ (800c25c <pbuf_cat+0xa0>)
 800c232:	f003 fe8f 	bl	800ff54 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	891a      	ldrh	r2, [r3, #8]
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	891b      	ldrh	r3, [r3, #8]
 800c23e:	4413      	add	r3, r2
 800c240:	b29a      	uxth	r2, r3
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	683a      	ldr	r2, [r7, #0]
 800c24a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800c24c:	3710      	adds	r7, #16
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}
 800c252:	bf00      	nop
 800c254:	08011e58 	.word	0x08011e58
 800c258:	0801204c 	.word	0x0801204c
 800c25c:	08011eb8 	.word	0x08011eb8
 800c260:	08012084 	.word	0x08012084
 800c264:	080120b4 	.word	0x080120b4

0800c268 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b082      	sub	sp, #8
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
 800c270:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800c272:	6839      	ldr	r1, [r7, #0]
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f7ff ffa1 	bl	800c1bc <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800c27a:	6838      	ldr	r0, [r7, #0]
 800c27c:	f7ff ff76 	bl	800c16c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800c280:	bf00      	nop
 800c282:	3708      	adds	r7, #8
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b086      	sub	sp, #24
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800c292:	2300      	movs	r3, #0
 800c294:	617b      	str	r3, [r7, #20]
 800c296:	2300      	movs	r3, #0
 800c298:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d008      	beq.n	800c2b2 <pbuf_copy+0x2a>
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d005      	beq.n	800c2b2 <pbuf_copy+0x2a>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	891a      	ldrh	r2, [r3, #8]
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	891b      	ldrh	r3, [r3, #8]
 800c2ae:	429a      	cmp	r2, r3
 800c2b0:	d209      	bcs.n	800c2c6 <pbuf_copy+0x3e>
 800c2b2:	4b57      	ldr	r3, [pc, #348]	@ (800c410 <pbuf_copy+0x188>)
 800c2b4:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800c2b8:	4956      	ldr	r1, [pc, #344]	@ (800c414 <pbuf_copy+0x18c>)
 800c2ba:	4857      	ldr	r0, [pc, #348]	@ (800c418 <pbuf_copy+0x190>)
 800c2bc:	f003 fe4a 	bl	800ff54 <iprintf>
 800c2c0:	f06f 030f 	mvn.w	r3, #15
 800c2c4:	e09f      	b.n	800c406 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	895b      	ldrh	r3, [r3, #10]
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	697b      	ldr	r3, [r7, #20]
 800c2ce:	1ad2      	subs	r2, r2, r3
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	895b      	ldrh	r3, [r3, #10]
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	1acb      	subs	r3, r1, r3
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d306      	bcc.n	800c2ec <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	895b      	ldrh	r3, [r3, #10]
 800c2e2:	461a      	mov	r2, r3
 800c2e4:	693b      	ldr	r3, [r7, #16]
 800c2e6:	1ad3      	subs	r3, r2, r3
 800c2e8:	60fb      	str	r3, [r7, #12]
 800c2ea:	e005      	b.n	800c2f8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	895b      	ldrh	r3, [r3, #10]
 800c2f0:	461a      	mov	r2, r3
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	1ad3      	subs	r3, r2, r3
 800c2f6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	685a      	ldr	r2, [r3, #4]
 800c2fc:	697b      	ldr	r3, [r7, #20]
 800c2fe:	18d0      	adds	r0, r2, r3
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	685a      	ldr	r2, [r3, #4]
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	4413      	add	r3, r2
 800c308:	68fa      	ldr	r2, [r7, #12]
 800c30a:	4619      	mov	r1, r3
 800c30c:	f003 fefd 	bl	801010a <memcpy>
    offset_to += len;
 800c310:	697a      	ldr	r2, [r7, #20]
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	4413      	add	r3, r2
 800c316:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800c318:	693a      	ldr	r2, [r7, #16]
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	4413      	add	r3, r2
 800c31e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	895b      	ldrh	r3, [r3, #10]
 800c324:	461a      	mov	r2, r3
 800c326:	697b      	ldr	r3, [r7, #20]
 800c328:	4293      	cmp	r3, r2
 800c32a:	d906      	bls.n	800c33a <pbuf_copy+0xb2>
 800c32c:	4b38      	ldr	r3, [pc, #224]	@ (800c410 <pbuf_copy+0x188>)
 800c32e:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800c332:	493a      	ldr	r1, [pc, #232]	@ (800c41c <pbuf_copy+0x194>)
 800c334:	4838      	ldr	r0, [pc, #224]	@ (800c418 <pbuf_copy+0x190>)
 800c336:	f003 fe0d 	bl	800ff54 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	895b      	ldrh	r3, [r3, #10]
 800c33e:	461a      	mov	r2, r3
 800c340:	693b      	ldr	r3, [r7, #16]
 800c342:	4293      	cmp	r3, r2
 800c344:	d906      	bls.n	800c354 <pbuf_copy+0xcc>
 800c346:	4b32      	ldr	r3, [pc, #200]	@ (800c410 <pbuf_copy+0x188>)
 800c348:	f240 32da 	movw	r2, #986	@ 0x3da
 800c34c:	4934      	ldr	r1, [pc, #208]	@ (800c420 <pbuf_copy+0x198>)
 800c34e:	4832      	ldr	r0, [pc, #200]	@ (800c418 <pbuf_copy+0x190>)
 800c350:	f003 fe00 	bl	800ff54 <iprintf>
    if (offset_from >= p_from->len) {
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	895b      	ldrh	r3, [r3, #10]
 800c358:	461a      	mov	r2, r3
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d304      	bcc.n	800c36a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800c360:	2300      	movs	r3, #0
 800c362:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	895b      	ldrh	r3, [r3, #10]
 800c36e:	461a      	mov	r2, r3
 800c370:	697b      	ldr	r3, [r7, #20]
 800c372:	4293      	cmp	r3, r2
 800c374:	d114      	bne.n	800c3a0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800c376:	2300      	movs	r3, #0
 800c378:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d10c      	bne.n	800c3a0 <pbuf_copy+0x118>
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d009      	beq.n	800c3a0 <pbuf_copy+0x118>
 800c38c:	4b20      	ldr	r3, [pc, #128]	@ (800c410 <pbuf_copy+0x188>)
 800c38e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800c392:	4924      	ldr	r1, [pc, #144]	@ (800c424 <pbuf_copy+0x19c>)
 800c394:	4820      	ldr	r0, [pc, #128]	@ (800c418 <pbuf_copy+0x190>)
 800c396:	f003 fddd 	bl	800ff54 <iprintf>
 800c39a:	f06f 030f 	mvn.w	r3, #15
 800c39e:	e032      	b.n	800c406 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d013      	beq.n	800c3ce <pbuf_copy+0x146>
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	895a      	ldrh	r2, [r3, #10]
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	891b      	ldrh	r3, [r3, #8]
 800c3ae:	429a      	cmp	r2, r3
 800c3b0:	d10d      	bne.n	800c3ce <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d009      	beq.n	800c3ce <pbuf_copy+0x146>
 800c3ba:	4b15      	ldr	r3, [pc, #84]	@ (800c410 <pbuf_copy+0x188>)
 800c3bc:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800c3c0:	4919      	ldr	r1, [pc, #100]	@ (800c428 <pbuf_copy+0x1a0>)
 800c3c2:	4815      	ldr	r0, [pc, #84]	@ (800c418 <pbuf_copy+0x190>)
 800c3c4:	f003 fdc6 	bl	800ff54 <iprintf>
 800c3c8:	f06f 0305 	mvn.w	r3, #5
 800c3cc:	e01b      	b.n	800c406 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d013      	beq.n	800c3fc <pbuf_copy+0x174>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	895a      	ldrh	r2, [r3, #10]
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	891b      	ldrh	r3, [r3, #8]
 800c3dc:	429a      	cmp	r2, r3
 800c3de:	d10d      	bne.n	800c3fc <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d009      	beq.n	800c3fc <pbuf_copy+0x174>
 800c3e8:	4b09      	ldr	r3, [pc, #36]	@ (800c410 <pbuf_copy+0x188>)
 800c3ea:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800c3ee:	490e      	ldr	r1, [pc, #56]	@ (800c428 <pbuf_copy+0x1a0>)
 800c3f0:	4809      	ldr	r0, [pc, #36]	@ (800c418 <pbuf_copy+0x190>)
 800c3f2:	f003 fdaf 	bl	800ff54 <iprintf>
 800c3f6:	f06f 0305 	mvn.w	r3, #5
 800c3fa:	e004      	b.n	800c406 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	f47f af61 	bne.w	800c2c6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800c404:	2300      	movs	r3, #0
}
 800c406:	4618      	mov	r0, r3
 800c408:	3718      	adds	r7, #24
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bd80      	pop	{r7, pc}
 800c40e:	bf00      	nop
 800c410:	08011e58 	.word	0x08011e58
 800c414:	08012100 	.word	0x08012100
 800c418:	08011eb8 	.word	0x08011eb8
 800c41c:	08012130 	.word	0x08012130
 800c420:	08012148 	.word	0x08012148
 800c424:	08012164 	.word	0x08012164
 800c428:	08012174 	.word	0x08012174

0800c42c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b088      	sub	sp, #32
 800c430:	af00      	add	r7, sp, #0
 800c432:	60f8      	str	r0, [r7, #12]
 800c434:	60b9      	str	r1, [r7, #8]
 800c436:	4611      	mov	r1, r2
 800c438:	461a      	mov	r2, r3
 800c43a:	460b      	mov	r3, r1
 800c43c:	80fb      	strh	r3, [r7, #6]
 800c43e:	4613      	mov	r3, r2
 800c440:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800c442:	2300      	movs	r3, #0
 800c444:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800c446:	2300      	movs	r3, #0
 800c448:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d108      	bne.n	800c462 <pbuf_copy_partial+0x36>
 800c450:	4b2b      	ldr	r3, [pc, #172]	@ (800c500 <pbuf_copy_partial+0xd4>)
 800c452:	f240 420a 	movw	r2, #1034	@ 0x40a
 800c456:	492b      	ldr	r1, [pc, #172]	@ (800c504 <pbuf_copy_partial+0xd8>)
 800c458:	482b      	ldr	r0, [pc, #172]	@ (800c508 <pbuf_copy_partial+0xdc>)
 800c45a:	f003 fd7b 	bl	800ff54 <iprintf>
 800c45e:	2300      	movs	r3, #0
 800c460:	e04a      	b.n	800c4f8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d108      	bne.n	800c47a <pbuf_copy_partial+0x4e>
 800c468:	4b25      	ldr	r3, [pc, #148]	@ (800c500 <pbuf_copy_partial+0xd4>)
 800c46a:	f240 420b 	movw	r2, #1035	@ 0x40b
 800c46e:	4927      	ldr	r1, [pc, #156]	@ (800c50c <pbuf_copy_partial+0xe0>)
 800c470:	4825      	ldr	r0, [pc, #148]	@ (800c508 <pbuf_copy_partial+0xdc>)
 800c472:	f003 fd6f 	bl	800ff54 <iprintf>
 800c476:	2300      	movs	r3, #0
 800c478:	e03e      	b.n	800c4f8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	61fb      	str	r3, [r7, #28]
 800c47e:	e034      	b.n	800c4ea <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800c480:	88bb      	ldrh	r3, [r7, #4]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d00a      	beq.n	800c49c <pbuf_copy_partial+0x70>
 800c486:	69fb      	ldr	r3, [r7, #28]
 800c488:	895b      	ldrh	r3, [r3, #10]
 800c48a:	88ba      	ldrh	r2, [r7, #4]
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d305      	bcc.n	800c49c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	895b      	ldrh	r3, [r3, #10]
 800c494:	88ba      	ldrh	r2, [r7, #4]
 800c496:	1ad3      	subs	r3, r2, r3
 800c498:	80bb      	strh	r3, [r7, #4]
 800c49a:	e023      	b.n	800c4e4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800c49c:	69fb      	ldr	r3, [r7, #28]
 800c49e:	895a      	ldrh	r2, [r3, #10]
 800c4a0:	88bb      	ldrh	r3, [r7, #4]
 800c4a2:	1ad3      	subs	r3, r2, r3
 800c4a4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800c4a6:	8b3a      	ldrh	r2, [r7, #24]
 800c4a8:	88fb      	ldrh	r3, [r7, #6]
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d901      	bls.n	800c4b2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800c4ae:	88fb      	ldrh	r3, [r7, #6]
 800c4b0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800c4b2:	8b7b      	ldrh	r3, [r7, #26]
 800c4b4:	68ba      	ldr	r2, [r7, #8]
 800c4b6:	18d0      	adds	r0, r2, r3
 800c4b8:	69fb      	ldr	r3, [r7, #28]
 800c4ba:	685a      	ldr	r2, [r3, #4]
 800c4bc:	88bb      	ldrh	r3, [r7, #4]
 800c4be:	4413      	add	r3, r2
 800c4c0:	8b3a      	ldrh	r2, [r7, #24]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	f003 fe21 	bl	801010a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800c4c8:	8afa      	ldrh	r2, [r7, #22]
 800c4ca:	8b3b      	ldrh	r3, [r7, #24]
 800c4cc:	4413      	add	r3, r2
 800c4ce:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800c4d0:	8b7a      	ldrh	r2, [r7, #26]
 800c4d2:	8b3b      	ldrh	r3, [r7, #24]
 800c4d4:	4413      	add	r3, r2
 800c4d6:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800c4d8:	88fa      	ldrh	r2, [r7, #6]
 800c4da:	8b3b      	ldrh	r3, [r7, #24]
 800c4dc:	1ad3      	subs	r3, r2, r3
 800c4de:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c4e4:	69fb      	ldr	r3, [r7, #28]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	61fb      	str	r3, [r7, #28]
 800c4ea:	88fb      	ldrh	r3, [r7, #6]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d002      	beq.n	800c4f6 <pbuf_copy_partial+0xca>
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d1c4      	bne.n	800c480 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800c4f6:	8afb      	ldrh	r3, [r7, #22]
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3720      	adds	r7, #32
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}
 800c500:	08011e58 	.word	0x08011e58
 800c504:	080121a0 	.word	0x080121a0
 800c508:	08011eb8 	.word	0x08011eb8
 800c50c:	080121c0 	.word	0x080121c0

0800c510 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b084      	sub	sp, #16
 800c514:	af00      	add	r7, sp, #0
 800c516:	4603      	mov	r3, r0
 800c518:	603a      	str	r2, [r7, #0]
 800c51a:	71fb      	strb	r3, [r7, #7]
 800c51c:	460b      	mov	r3, r1
 800c51e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	8919      	ldrh	r1, [r3, #8]
 800c524:	88ba      	ldrh	r2, [r7, #4]
 800c526:	79fb      	ldrb	r3, [r7, #7]
 800c528:	4618      	mov	r0, r3
 800c52a:	f7ff fa97 	bl	800ba5c <pbuf_alloc>
 800c52e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d101      	bne.n	800c53a <pbuf_clone+0x2a>
    return NULL;
 800c536:	2300      	movs	r3, #0
 800c538:	e011      	b.n	800c55e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800c53a:	6839      	ldr	r1, [r7, #0]
 800c53c:	68f8      	ldr	r0, [r7, #12]
 800c53e:	f7ff fea3 	bl	800c288 <pbuf_copy>
 800c542:	4603      	mov	r3, r0
 800c544:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800c546:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d006      	beq.n	800c55c <pbuf_clone+0x4c>
 800c54e:	4b06      	ldr	r3, [pc, #24]	@ (800c568 <pbuf_clone+0x58>)
 800c550:	f240 5224 	movw	r2, #1316	@ 0x524
 800c554:	4905      	ldr	r1, [pc, #20]	@ (800c56c <pbuf_clone+0x5c>)
 800c556:	4806      	ldr	r0, [pc, #24]	@ (800c570 <pbuf_clone+0x60>)
 800c558:	f003 fcfc 	bl	800ff54 <iprintf>
  return q;
 800c55c:	68fb      	ldr	r3, [r7, #12]
}
 800c55e:	4618      	mov	r0, r3
 800c560:	3710      	adds	r7, #16
 800c562:	46bd      	mov	sp, r7
 800c564:	bd80      	pop	{r7, pc}
 800c566:	bf00      	nop
 800c568:	08011e58 	.word	0x08011e58
 800c56c:	080122cc 	.word	0x080122cc
 800c570:	08011eb8 	.word	0x08011eb8

0800c574 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b086      	sub	sp, #24
 800c578:	af00      	add	r7, sp, #0
 800c57a:	60f8      	str	r0, [r7, #12]
 800c57c:	60b9      	str	r1, [r7, #8]
 800c57e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800c580:	2007      	movs	r0, #7
 800c582:	f7fe fe93 	bl	800b2ac <memp_malloc>
 800c586:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 800c588:	693b      	ldr	r3, [r7, #16]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d109      	bne.n	800c5a2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800c58e:	693b      	ldr	r3, [r7, #16]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d151      	bne.n	800c638 <sys_timeout_abs+0xc4>
 800c594:	4b2a      	ldr	r3, [pc, #168]	@ (800c640 <sys_timeout_abs+0xcc>)
 800c596:	22be      	movs	r2, #190	@ 0xbe
 800c598:	492a      	ldr	r1, [pc, #168]	@ (800c644 <sys_timeout_abs+0xd0>)
 800c59a:	482b      	ldr	r0, [pc, #172]	@ (800c648 <sys_timeout_abs+0xd4>)
 800c59c:	f003 fcda 	bl	800ff54 <iprintf>
    return;
 800c5a0:	e04a      	b.n	800c638 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 800c5a2:	693b      	ldr	r3, [r7, #16]
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	68ba      	ldr	r2, [r7, #8]
 800c5ac:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800c5ae:	693b      	ldr	r3, [r7, #16]
 800c5b0:	687a      	ldr	r2, [r7, #4]
 800c5b2:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 800c5b4:	693b      	ldr	r3, [r7, #16]
 800c5b6:	68fa      	ldr	r2, [r7, #12]
 800c5b8:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800c5ba:	4b24      	ldr	r3, [pc, #144]	@ (800c64c <sys_timeout_abs+0xd8>)
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d103      	bne.n	800c5ca <sys_timeout_abs+0x56>
    next_timeout = timeout;
 800c5c2:	4a22      	ldr	r2, [pc, #136]	@ (800c64c <sys_timeout_abs+0xd8>)
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	6013      	str	r3, [r2, #0]
    return;
 800c5c8:	e037      	b.n	800c63a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 800c5ca:	693b      	ldr	r3, [r7, #16]
 800c5cc:	685a      	ldr	r2, [r3, #4]
 800c5ce:	4b1f      	ldr	r3, [pc, #124]	@ (800c64c <sys_timeout_abs+0xd8>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	1ad3      	subs	r3, r2, r3
 800c5d6:	0fdb      	lsrs	r3, r3, #31
 800c5d8:	f003 0301 	and.w	r3, r3, #1
 800c5dc:	b2db      	uxtb	r3, r3
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d007      	beq.n	800c5f2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 800c5e2:	4b1a      	ldr	r3, [pc, #104]	@ (800c64c <sys_timeout_abs+0xd8>)
 800c5e4:	681a      	ldr	r2, [r3, #0]
 800c5e6:	693b      	ldr	r3, [r7, #16]
 800c5e8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800c5ea:	4a18      	ldr	r2, [pc, #96]	@ (800c64c <sys_timeout_abs+0xd8>)
 800c5ec:	693b      	ldr	r3, [r7, #16]
 800c5ee:	6013      	str	r3, [r2, #0]
 800c5f0:	e023      	b.n	800c63a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800c5f2:	4b16      	ldr	r3, [pc, #88]	@ (800c64c <sys_timeout_abs+0xd8>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	617b      	str	r3, [r7, #20]
 800c5f8:	e01a      	b.n	800c630 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d00b      	beq.n	800c61a <sys_timeout_abs+0xa6>
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	685a      	ldr	r2, [r3, #4]
 800c606:	697b      	ldr	r3, [r7, #20]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	685b      	ldr	r3, [r3, #4]
 800c60c:	1ad3      	subs	r3, r2, r3
 800c60e:	0fdb      	lsrs	r3, r3, #31
 800c610:	f003 0301 	and.w	r3, r3, #1
 800c614:	b2db      	uxtb	r3, r3
 800c616:	2b00      	cmp	r3, #0
 800c618:	d007      	beq.n	800c62a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	681a      	ldr	r2, [r3, #0]
 800c61e:	693b      	ldr	r3, [r7, #16]
 800c620:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	693a      	ldr	r2, [r7, #16]
 800c626:	601a      	str	r2, [r3, #0]
        break;
 800c628:	e007      	b.n	800c63a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 800c62a:	697b      	ldr	r3, [r7, #20]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	617b      	str	r3, [r7, #20]
 800c630:	697b      	ldr	r3, [r7, #20]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d1e1      	bne.n	800c5fa <sys_timeout_abs+0x86>
 800c636:	e000      	b.n	800c63a <sys_timeout_abs+0xc6>
    return;
 800c638:	bf00      	nop
      }
    }
  }
}
 800c63a:	3718      	adds	r7, #24
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}
 800c640:	080122e0 	.word	0x080122e0
 800c644:	08012314 	.word	0x08012314
 800c648:	08012354 	.word	0x08012354
 800c64c:	2000cf90 	.word	0x2000cf90

0800c650 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b086      	sub	sp, #24
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800c65c:	697b      	ldr	r3, [r7, #20]
 800c65e:	685b      	ldr	r3, [r3, #4]
 800c660:	4798      	blx	r3

  now = sys_now();
 800c662:	f7f9 f95d 	bl	8005920 <sys_now>
 800c666:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800c668:	697b      	ldr	r3, [r7, #20]
 800c66a:	681a      	ldr	r2, [r3, #0]
 800c66c:	4b0f      	ldr	r3, [pc, #60]	@ (800c6ac <lwip_cyclic_timer+0x5c>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	4413      	add	r3, r2
 800c672:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800c674:	68fa      	ldr	r2, [r7, #12]
 800c676:	693b      	ldr	r3, [r7, #16]
 800c678:	1ad3      	subs	r3, r2, r3
 800c67a:	0fdb      	lsrs	r3, r3, #31
 800c67c:	f003 0301 	and.w	r3, r3, #1
 800c680:	b2db      	uxtb	r3, r3
 800c682:	2b00      	cmp	r3, #0
 800c684:	d009      	beq.n	800c69a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800c686:	697b      	ldr	r3, [r7, #20]
 800c688:	681a      	ldr	r2, [r3, #0]
 800c68a:	693b      	ldr	r3, [r7, #16]
 800c68c:	4413      	add	r3, r2
 800c68e:	687a      	ldr	r2, [r7, #4]
 800c690:	4907      	ldr	r1, [pc, #28]	@ (800c6b0 <lwip_cyclic_timer+0x60>)
 800c692:	4618      	mov	r0, r3
 800c694:	f7ff ff6e 	bl	800c574 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800c698:	e004      	b.n	800c6a4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800c69a:	687a      	ldr	r2, [r7, #4]
 800c69c:	4904      	ldr	r1, [pc, #16]	@ (800c6b0 <lwip_cyclic_timer+0x60>)
 800c69e:	68f8      	ldr	r0, [r7, #12]
 800c6a0:	f7ff ff68 	bl	800c574 <sys_timeout_abs>
}
 800c6a4:	bf00      	nop
 800c6a6:	3718      	adds	r7, #24
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}
 800c6ac:	2000cf94 	.word	0x2000cf94
 800c6b0:	0800c651 	.word	0x0800c651

0800c6b4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b082      	sub	sp, #8
 800c6b8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	607b      	str	r3, [r7, #4]
 800c6be:	e00e      	b.n	800c6de <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 800c6c0:	4a0b      	ldr	r2, [pc, #44]	@ (800c6f0 <sys_timeouts_init+0x3c>)
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	00db      	lsls	r3, r3, #3
 800c6cc:	4a08      	ldr	r2, [pc, #32]	@ (800c6f0 <sys_timeouts_init+0x3c>)
 800c6ce:	4413      	add	r3, r2
 800c6d0:	461a      	mov	r2, r3
 800c6d2:	4908      	ldr	r1, [pc, #32]	@ (800c6f4 <sys_timeouts_init+0x40>)
 800c6d4:	f000 f810 	bl	800c6f8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	607b      	str	r3, [r7, #4]
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	2b01      	cmp	r3, #1
 800c6e2:	d9ed      	bls.n	800c6c0 <sys_timeouts_init+0xc>
  }
}
 800c6e4:	bf00      	nop
 800c6e6:	bf00      	nop
 800c6e8:	3708      	adds	r7, #8
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}
 800c6ee:	bf00      	nop
 800c6f0:	08012f68 	.word	0x08012f68
 800c6f4:	0800c651 	.word	0x0800c651

0800c6f8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	b086      	sub	sp, #24
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	60f8      	str	r0, [r7, #12]
 800c700:	60b9      	str	r1, [r7, #8]
 800c702:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c70a:	d306      	bcc.n	800c71a <sys_timeout+0x22>
 800c70c:	4b0a      	ldr	r3, [pc, #40]	@ (800c738 <sys_timeout+0x40>)
 800c70e:	f240 1229 	movw	r2, #297	@ 0x129
 800c712:	490a      	ldr	r1, [pc, #40]	@ (800c73c <sys_timeout+0x44>)
 800c714:	480a      	ldr	r0, [pc, #40]	@ (800c740 <sys_timeout+0x48>)
 800c716:	f003 fc1d 	bl	800ff54 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800c71a:	f7f9 f901 	bl	8005920 <sys_now>
 800c71e:	4602      	mov	r2, r0
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	4413      	add	r3, r2
 800c724:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800c726:	687a      	ldr	r2, [r7, #4]
 800c728:	68b9      	ldr	r1, [r7, #8]
 800c72a:	6978      	ldr	r0, [r7, #20]
 800c72c:	f7ff ff22 	bl	800c574 <sys_timeout_abs>
#endif
}
 800c730:	bf00      	nop
 800c732:	3718      	adds	r7, #24
 800c734:	46bd      	mov	sp, r7
 800c736:	bd80      	pop	{r7, pc}
 800c738:	080122e0 	.word	0x080122e0
 800c73c:	0801237c 	.word	0x0801237c
 800c740:	08012354 	.word	0x08012354

0800c744 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b084      	sub	sp, #16
 800c748:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 800c74a:	f7f9 f8e9 	bl	8005920 <sys_now>
 800c74e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 800c750:	4b17      	ldr	r3, [pc, #92]	@ (800c7b0 <sys_check_timeouts+0x6c>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 800c756:	68bb      	ldr	r3, [r7, #8]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d022      	beq.n	800c7a2 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	68fa      	ldr	r2, [r7, #12]
 800c762:	1ad3      	subs	r3, r2, r3
 800c764:	0fdb      	lsrs	r3, r3, #31
 800c766:	f003 0301 	and.w	r3, r3, #1
 800c76a:	b2db      	uxtb	r3, r3
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d11a      	bne.n	800c7a6 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	4a0e      	ldr	r2, [pc, #56]	@ (800c7b0 <sys_check_timeouts+0x6c>)
 800c776:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	689b      	ldr	r3, [r3, #8]
 800c77c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	68db      	ldr	r3, [r3, #12]
 800c782:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	685b      	ldr	r3, [r3, #4]
 800c788:	4a0a      	ldr	r2, [pc, #40]	@ (800c7b4 <sys_check_timeouts+0x70>)
 800c78a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800c78c:	68b9      	ldr	r1, [r7, #8]
 800c78e:	2007      	movs	r0, #7
 800c790:	f7fe fe02 	bl	800b398 <memp_free>
    if (handler != NULL) {
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d0da      	beq.n	800c750 <sys_check_timeouts+0xc>
      handler(arg);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6838      	ldr	r0, [r7, #0]
 800c79e:	4798      	blx	r3
  do {
 800c7a0:	e7d6      	b.n	800c750 <sys_check_timeouts+0xc>
      return;
 800c7a2:	bf00      	nop
 800c7a4:	e000      	b.n	800c7a8 <sys_check_timeouts+0x64>
      return;
 800c7a6:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 800c7a8:	3710      	adds	r7, #16
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bd80      	pop	{r7, pc}
 800c7ae:	bf00      	nop
 800c7b0:	2000cf90 	.word	0x2000cf90
 800c7b4:	2000cf94 	.word	0x2000cf94

0800c7b8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b082      	sub	sp, #8
 800c7bc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 800c7be:	4b16      	ldr	r3, [pc, #88]	@ (800c818 <sys_timeouts_sleeptime+0x60>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d102      	bne.n	800c7cc <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 800c7c6:	f04f 33ff 	mov.w	r3, #4294967295
 800c7ca:	e020      	b.n	800c80e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 800c7cc:	f7f9 f8a8 	bl	8005920 <sys_now>
 800c7d0:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 800c7d2:	4b11      	ldr	r3, [pc, #68]	@ (800c818 <sys_timeouts_sleeptime+0x60>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	685a      	ldr	r2, [r3, #4]
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	1ad3      	subs	r3, r2, r3
 800c7dc:	0fdb      	lsrs	r3, r3, #31
 800c7de:	f003 0301 	and.w	r3, r3, #1
 800c7e2:	b2db      	uxtb	r3, r3
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d001      	beq.n	800c7ec <sys_timeouts_sleeptime+0x34>
    return 0;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	e010      	b.n	800c80e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 800c7ec:	4b0a      	ldr	r3, [pc, #40]	@ (800c818 <sys_timeouts_sleeptime+0x60>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	685a      	ldr	r2, [r3, #4]
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	1ad3      	subs	r3, r2, r3
 800c7f6:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	da06      	bge.n	800c80c <sys_timeouts_sleeptime+0x54>
 800c7fe:	4b07      	ldr	r3, [pc, #28]	@ (800c81c <sys_timeouts_sleeptime+0x64>)
 800c800:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800c804:	4906      	ldr	r1, [pc, #24]	@ (800c820 <sys_timeouts_sleeptime+0x68>)
 800c806:	4807      	ldr	r0, [pc, #28]	@ (800c824 <sys_timeouts_sleeptime+0x6c>)
 800c808:	f003 fba4 	bl	800ff54 <iprintf>
    return ret;
 800c80c:	683b      	ldr	r3, [r7, #0]
  }
}
 800c80e:	4618      	mov	r0, r3
 800c810:	3708      	adds	r7, #8
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}
 800c816:	bf00      	nop
 800c818:	2000cf90 	.word	0x2000cf90
 800c81c:	080122e0 	.word	0x080122e0
 800c820:	080123b4 	.word	0x080123b4
 800c824:	08012354 	.word	0x08012354

0800c828 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800c82c:	f003 fa92 	bl	800fd54 <rand>
 800c830:	4603      	mov	r3, r0
 800c832:	b29b      	uxth	r3, r3
 800c834:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800c838:	b29b      	uxth	r3, r3
 800c83a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800c83e:	b29a      	uxth	r2, r3
 800c840:	4b01      	ldr	r3, [pc, #4]	@ (800c848 <udp_init+0x20>)
 800c842:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800c844:	bf00      	nop
 800c846:	bd80      	pop	{r7, pc}
 800c848:	20000028 	.word	0x20000028

0800c84c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b083      	sub	sp, #12
 800c850:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800c852:	2300      	movs	r3, #0
 800c854:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800c856:	4b17      	ldr	r3, [pc, #92]	@ (800c8b4 <udp_new_port+0x68>)
 800c858:	881b      	ldrh	r3, [r3, #0]
 800c85a:	1c5a      	adds	r2, r3, #1
 800c85c:	b291      	uxth	r1, r2
 800c85e:	4a15      	ldr	r2, [pc, #84]	@ (800c8b4 <udp_new_port+0x68>)
 800c860:	8011      	strh	r1, [r2, #0]
 800c862:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c866:	4293      	cmp	r3, r2
 800c868:	d103      	bne.n	800c872 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800c86a:	4b12      	ldr	r3, [pc, #72]	@ (800c8b4 <udp_new_port+0x68>)
 800c86c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800c870:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c872:	4b11      	ldr	r3, [pc, #68]	@ (800c8b8 <udp_new_port+0x6c>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	603b      	str	r3, [r7, #0]
 800c878:	e011      	b.n	800c89e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	8a5a      	ldrh	r2, [r3, #18]
 800c87e:	4b0d      	ldr	r3, [pc, #52]	@ (800c8b4 <udp_new_port+0x68>)
 800c880:	881b      	ldrh	r3, [r3, #0]
 800c882:	429a      	cmp	r2, r3
 800c884:	d108      	bne.n	800c898 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800c886:	88fb      	ldrh	r3, [r7, #6]
 800c888:	3301      	adds	r3, #1
 800c88a:	80fb      	strh	r3, [r7, #6]
 800c88c:	88fb      	ldrh	r3, [r7, #6]
 800c88e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c892:	d3e0      	bcc.n	800c856 <udp_new_port+0xa>
        return 0;
 800c894:	2300      	movs	r3, #0
 800c896:	e007      	b.n	800c8a8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	68db      	ldr	r3, [r3, #12]
 800c89c:	603b      	str	r3, [r7, #0]
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d1ea      	bne.n	800c87a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800c8a4:	4b03      	ldr	r3, [pc, #12]	@ (800c8b4 <udp_new_port+0x68>)
 800c8a6:	881b      	ldrh	r3, [r3, #0]
}
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	370c      	adds	r7, #12
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b2:	4770      	bx	lr
 800c8b4:	20000028 	.word	0x20000028
 800c8b8:	2000cf98 	.word	0x2000cf98

0800c8bc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b084      	sub	sp, #16
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	60f8      	str	r0, [r7, #12]
 800c8c4:	60b9      	str	r1, [r7, #8]
 800c8c6:	4613      	mov	r3, r2
 800c8c8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d105      	bne.n	800c8dc <udp_input_local_match+0x20>
 800c8d0:	4b27      	ldr	r3, [pc, #156]	@ (800c970 <udp_input_local_match+0xb4>)
 800c8d2:	2287      	movs	r2, #135	@ 0x87
 800c8d4:	4927      	ldr	r1, [pc, #156]	@ (800c974 <udp_input_local_match+0xb8>)
 800c8d6:	4828      	ldr	r0, [pc, #160]	@ (800c978 <udp_input_local_match+0xbc>)
 800c8d8:	f003 fb3c 	bl	800ff54 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800c8dc:	68bb      	ldr	r3, [r7, #8]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d105      	bne.n	800c8ee <udp_input_local_match+0x32>
 800c8e2:	4b23      	ldr	r3, [pc, #140]	@ (800c970 <udp_input_local_match+0xb4>)
 800c8e4:	2288      	movs	r2, #136	@ 0x88
 800c8e6:	4925      	ldr	r1, [pc, #148]	@ (800c97c <udp_input_local_match+0xc0>)
 800c8e8:	4823      	ldr	r0, [pc, #140]	@ (800c978 <udp_input_local_match+0xbc>)
 800c8ea:	f003 fb33 	bl	800ff54 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	7a1b      	ldrb	r3, [r3, #8]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d00b      	beq.n	800c90e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	7a1a      	ldrb	r2, [r3, #8]
 800c8fa:	4b21      	ldr	r3, [pc, #132]	@ (800c980 <udp_input_local_match+0xc4>)
 800c8fc:	685b      	ldr	r3, [r3, #4]
 800c8fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c902:	3301      	adds	r3, #1
 800c904:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c906:	429a      	cmp	r2, r3
 800c908:	d001      	beq.n	800c90e <udp_input_local_match+0x52>
    return 0;
 800c90a:	2300      	movs	r3, #0
 800c90c:	e02b      	b.n	800c966 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800c90e:	79fb      	ldrb	r3, [r7, #7]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d018      	beq.n	800c946 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d013      	beq.n	800c942 <udp_input_local_match+0x86>
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d00f      	beq.n	800c942 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c922:	4b17      	ldr	r3, [pc, #92]	@ (800c980 <udp_input_local_match+0xc4>)
 800c924:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c92a:	d00a      	beq.n	800c942 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681a      	ldr	r2, [r3, #0]
 800c930:	4b13      	ldr	r3, [pc, #76]	@ (800c980 <udp_input_local_match+0xc4>)
 800c932:	695b      	ldr	r3, [r3, #20]
 800c934:	405a      	eors	r2, r3
 800c936:	68bb      	ldr	r3, [r7, #8]
 800c938:	3308      	adds	r3, #8
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d110      	bne.n	800c964 <udp_input_local_match+0xa8>
          return 1;
 800c942:	2301      	movs	r3, #1
 800c944:	e00f      	b.n	800c966 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d009      	beq.n	800c960 <udp_input_local_match+0xa4>
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d005      	beq.n	800c960 <udp_input_local_match+0xa4>
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681a      	ldr	r2, [r3, #0]
 800c958:	4b09      	ldr	r3, [pc, #36]	@ (800c980 <udp_input_local_match+0xc4>)
 800c95a:	695b      	ldr	r3, [r3, #20]
 800c95c:	429a      	cmp	r2, r3
 800c95e:	d101      	bne.n	800c964 <udp_input_local_match+0xa8>
        return 1;
 800c960:	2301      	movs	r3, #1
 800c962:	e000      	b.n	800c966 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 800c964:	2300      	movs	r3, #0
}
 800c966:	4618      	mov	r0, r3
 800c968:	3710      	adds	r7, #16
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}
 800c96e:	bf00      	nop
 800c970:	080123c8 	.word	0x080123c8
 800c974:	080123f8 	.word	0x080123f8
 800c978:	0801241c 	.word	0x0801241c
 800c97c:	08012444 	.word	0x08012444
 800c980:	20009d70 	.word	0x20009d70

0800c984 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800c984:	b590      	push	{r4, r7, lr}
 800c986:	b08d      	sub	sp, #52	@ 0x34
 800c988:	af02      	add	r7, sp, #8
 800c98a:	6078      	str	r0, [r7, #4]
 800c98c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800c98e:	2300      	movs	r3, #0
 800c990:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d105      	bne.n	800c9a4 <udp_input+0x20>
 800c998:	4b7c      	ldr	r3, [pc, #496]	@ (800cb8c <udp_input+0x208>)
 800c99a:	22cf      	movs	r2, #207	@ 0xcf
 800c99c:	497c      	ldr	r1, [pc, #496]	@ (800cb90 <udp_input+0x20c>)
 800c99e:	487d      	ldr	r0, [pc, #500]	@ (800cb94 <udp_input+0x210>)
 800c9a0:	f003 fad8 	bl	800ff54 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d105      	bne.n	800c9b6 <udp_input+0x32>
 800c9aa:	4b78      	ldr	r3, [pc, #480]	@ (800cb8c <udp_input+0x208>)
 800c9ac:	22d0      	movs	r2, #208	@ 0xd0
 800c9ae:	497a      	ldr	r1, [pc, #488]	@ (800cb98 <udp_input+0x214>)
 800c9b0:	4878      	ldr	r0, [pc, #480]	@ (800cb94 <udp_input+0x210>)
 800c9b2:	f003 facf 	bl	800ff54 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	895b      	ldrh	r3, [r3, #10]
 800c9ba:	2b07      	cmp	r3, #7
 800c9bc:	d803      	bhi.n	800c9c6 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f7ff fb2e 	bl	800c020 <pbuf_free>
    goto end;
 800c9c4:	e0de      	b.n	800cb84 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	685b      	ldr	r3, [r3, #4]
 800c9ca:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800c9cc:	4b73      	ldr	r3, [pc, #460]	@ (800cb9c <udp_input+0x218>)
 800c9ce:	695b      	ldr	r3, [r3, #20]
 800c9d0:	4a72      	ldr	r2, [pc, #456]	@ (800cb9c <udp_input+0x218>)
 800c9d2:	6812      	ldr	r2, [r2, #0]
 800c9d4:	4611      	mov	r1, r2
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	f001 ff76 	bl	800e8c8 <ip4_addr_isbroadcast_u32>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800c9e0:	697b      	ldr	r3, [r7, #20]
 800c9e2:	881b      	ldrh	r3, [r3, #0]
 800c9e4:	b29b      	uxth	r3, r3
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f7fd ff8a 	bl	800a900 <lwip_htons>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	885b      	ldrh	r3, [r3, #2]
 800c9f4:	b29b      	uxth	r3, r3
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f7fd ff82 	bl	800a900 <lwip_htons>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800ca00:	2300      	movs	r3, #0
 800ca02:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 800ca04:	2300      	movs	r3, #0
 800ca06:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800ca08:	2300      	movs	r3, #0
 800ca0a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ca0c:	4b64      	ldr	r3, [pc, #400]	@ (800cba0 <udp_input+0x21c>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca12:	e054      	b.n	800cabe <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800ca14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca16:	8a5b      	ldrh	r3, [r3, #18]
 800ca18:	89fa      	ldrh	r2, [r7, #14]
 800ca1a:	429a      	cmp	r2, r3
 800ca1c:	d14a      	bne.n	800cab4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800ca1e:	7cfb      	ldrb	r3, [r7, #19]
 800ca20:	461a      	mov	r2, r3
 800ca22:	6839      	ldr	r1, [r7, #0]
 800ca24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ca26:	f7ff ff49 	bl	800c8bc <udp_input_local_match>
 800ca2a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d041      	beq.n	800cab4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 800ca30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca32:	7c1b      	ldrb	r3, [r3, #16]
 800ca34:	f003 0304 	and.w	r3, r3, #4
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d11d      	bne.n	800ca78 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 800ca3c:	69fb      	ldr	r3, [r7, #28]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d102      	bne.n	800ca48 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 800ca42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca44:	61fb      	str	r3, [r7, #28]
 800ca46:	e017      	b.n	800ca78 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 800ca48:	7cfb      	ldrb	r3, [r7, #19]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d014      	beq.n	800ca78 <udp_input+0xf4>
 800ca4e:	4b53      	ldr	r3, [pc, #332]	@ (800cb9c <udp_input+0x218>)
 800ca50:	695b      	ldr	r3, [r3, #20]
 800ca52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca56:	d10f      	bne.n	800ca78 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 800ca58:	69fb      	ldr	r3, [r7, #28]
 800ca5a:	681a      	ldr	r2, [r3, #0]
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	3304      	adds	r3, #4
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	429a      	cmp	r2, r3
 800ca64:	d008      	beq.n	800ca78 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 800ca66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca68:	681a      	ldr	r2, [r3, #0]
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	3304      	adds	r3, #4
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	429a      	cmp	r2, r3
 800ca72:	d101      	bne.n	800ca78 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 800ca74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca76:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800ca78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca7a:	8a9b      	ldrh	r3, [r3, #20]
 800ca7c:	8a3a      	ldrh	r2, [r7, #16]
 800ca7e:	429a      	cmp	r2, r3
 800ca80:	d118      	bne.n	800cab4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800ca82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca84:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d005      	beq.n	800ca96 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800ca8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca8c:	685a      	ldr	r2, [r3, #4]
 800ca8e:	4b43      	ldr	r3, [pc, #268]	@ (800cb9c <udp_input+0x218>)
 800ca90:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800ca92:	429a      	cmp	r2, r3
 800ca94:	d10e      	bne.n	800cab4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800ca96:	6a3b      	ldr	r3, [r7, #32]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d014      	beq.n	800cac6 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800ca9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca9e:	68da      	ldr	r2, [r3, #12]
 800caa0:	6a3b      	ldr	r3, [r7, #32]
 800caa2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800caa4:	4b3e      	ldr	r3, [pc, #248]	@ (800cba0 <udp_input+0x21c>)
 800caa6:	681a      	ldr	r2, [r3, #0]
 800caa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caaa:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800caac:	4a3c      	ldr	r2, [pc, #240]	@ (800cba0 <udp_input+0x21c>)
 800caae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800cab2:	e008      	b.n	800cac6 <udp_input+0x142>
      }
    }

    prev = pcb;
 800cab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800cab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caba:	68db      	ldr	r3, [r3, #12]
 800cabc:	627b      	str	r3, [r7, #36]	@ 0x24
 800cabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d1a7      	bne.n	800ca14 <udp_input+0x90>
 800cac4:	e000      	b.n	800cac8 <udp_input+0x144>
        break;
 800cac6:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800cac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d101      	bne.n	800cad2 <udp_input+0x14e>
    pcb = uncon_pcb;
 800cace:	69fb      	ldr	r3, [r7, #28]
 800cad0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800cad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d002      	beq.n	800cade <udp_input+0x15a>
    for_us = 1;
 800cad8:	2301      	movs	r3, #1
 800cada:	76fb      	strb	r3, [r7, #27]
 800cadc:	e00a      	b.n	800caf4 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	3304      	adds	r3, #4
 800cae2:	681a      	ldr	r2, [r3, #0]
 800cae4:	4b2d      	ldr	r3, [pc, #180]	@ (800cb9c <udp_input+0x218>)
 800cae6:	695b      	ldr	r3, [r3, #20]
 800cae8:	429a      	cmp	r2, r3
 800caea:	bf0c      	ite	eq
 800caec:	2301      	moveq	r3, #1
 800caee:	2300      	movne	r3, #0
 800caf0:	b2db      	uxtb	r3, r3
 800caf2:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800caf4:	7efb      	ldrb	r3, [r7, #27]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d041      	beq.n	800cb7e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800cafa:	2108      	movs	r1, #8
 800cafc:	6878      	ldr	r0, [r7, #4]
 800cafe:	f7ff fa09 	bl	800bf14 <pbuf_remove_header>
 800cb02:	4603      	mov	r3, r0
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d00a      	beq.n	800cb1e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 800cb08:	4b20      	ldr	r3, [pc, #128]	@ (800cb8c <udp_input+0x208>)
 800cb0a:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 800cb0e:	4925      	ldr	r1, [pc, #148]	@ (800cba4 <udp_input+0x220>)
 800cb10:	4820      	ldr	r0, [pc, #128]	@ (800cb94 <udp_input+0x210>)
 800cb12:	f003 fa1f 	bl	800ff54 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800cb16:	6878      	ldr	r0, [r7, #4]
 800cb18:	f7ff fa82 	bl	800c020 <pbuf_free>
      goto end;
 800cb1c:	e032      	b.n	800cb84 <udp_input+0x200>
    }

    if (pcb != NULL) {
 800cb1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d012      	beq.n	800cb4a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800cb24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb26:	699b      	ldr	r3, [r3, #24]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d00a      	beq.n	800cb42 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800cb2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb2e:	699c      	ldr	r4, [r3, #24]
 800cb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb32:	69d8      	ldr	r0, [r3, #28]
 800cb34:	8a3b      	ldrh	r3, [r7, #16]
 800cb36:	9300      	str	r3, [sp, #0]
 800cb38:	4b1b      	ldr	r3, [pc, #108]	@ (800cba8 <udp_input+0x224>)
 800cb3a:	687a      	ldr	r2, [r7, #4]
 800cb3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cb3e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800cb40:	e021      	b.n	800cb86 <udp_input+0x202>
        pbuf_free(p);
 800cb42:	6878      	ldr	r0, [r7, #4]
 800cb44:	f7ff fa6c 	bl	800c020 <pbuf_free>
        goto end;
 800cb48:	e01c      	b.n	800cb84 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800cb4a:	7cfb      	ldrb	r3, [r7, #19]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d112      	bne.n	800cb76 <udp_input+0x1f2>
 800cb50:	4b12      	ldr	r3, [pc, #72]	@ (800cb9c <udp_input+0x218>)
 800cb52:	695b      	ldr	r3, [r3, #20]
 800cb54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cb58:	2be0      	cmp	r3, #224	@ 0xe0
 800cb5a:	d00c      	beq.n	800cb76 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800cb5c:	4b0f      	ldr	r3, [pc, #60]	@ (800cb9c <udp_input+0x218>)
 800cb5e:	899b      	ldrh	r3, [r3, #12]
 800cb60:	3308      	adds	r3, #8
 800cb62:	b29b      	uxth	r3, r3
 800cb64:	b21b      	sxth	r3, r3
 800cb66:	4619      	mov	r1, r3
 800cb68:	6878      	ldr	r0, [r7, #4]
 800cb6a:	f7ff fa46 	bl	800bffa <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800cb6e:	2103      	movs	r1, #3
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	f001 fb93 	bl	800e29c <icmp_dest_unreach>
      pbuf_free(p);
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f7ff fa52 	bl	800c020 <pbuf_free>
  return;
 800cb7c:	e003      	b.n	800cb86 <udp_input+0x202>
    pbuf_free(p);
 800cb7e:	6878      	ldr	r0, [r7, #4]
 800cb80:	f7ff fa4e 	bl	800c020 <pbuf_free>
  return;
 800cb84:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800cb86:	372c      	adds	r7, #44	@ 0x2c
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd90      	pop	{r4, r7, pc}
 800cb8c:	080123c8 	.word	0x080123c8
 800cb90:	0801246c 	.word	0x0801246c
 800cb94:	0801241c 	.word	0x0801241c
 800cb98:	08012484 	.word	0x08012484
 800cb9c:	20009d70 	.word	0x20009d70
 800cba0:	2000cf98 	.word	0x2000cf98
 800cba4:	080124a0 	.word	0x080124a0
 800cba8:	20009d80 	.word	0x20009d80

0800cbac <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b082      	sub	sp, #8
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
 800cbb4:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d109      	bne.n	800cbd0 <udp_send+0x24>
 800cbbc:	4b11      	ldr	r3, [pc, #68]	@ (800cc04 <udp_send+0x58>)
 800cbbe:	f240 12d5 	movw	r2, #469	@ 0x1d5
 800cbc2:	4911      	ldr	r1, [pc, #68]	@ (800cc08 <udp_send+0x5c>)
 800cbc4:	4811      	ldr	r0, [pc, #68]	@ (800cc0c <udp_send+0x60>)
 800cbc6:	f003 f9c5 	bl	800ff54 <iprintf>
 800cbca:	f06f 030f 	mvn.w	r3, #15
 800cbce:	e015      	b.n	800cbfc <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d109      	bne.n	800cbea <udp_send+0x3e>
 800cbd6:	4b0b      	ldr	r3, [pc, #44]	@ (800cc04 <udp_send+0x58>)
 800cbd8:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 800cbdc:	490c      	ldr	r1, [pc, #48]	@ (800cc10 <udp_send+0x64>)
 800cbde:	480b      	ldr	r0, [pc, #44]	@ (800cc0c <udp_send+0x60>)
 800cbe0:	f003 f9b8 	bl	800ff54 <iprintf>
 800cbe4:	f06f 030f 	mvn.w	r3, #15
 800cbe8:	e008      	b.n	800cbfc <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	1d1a      	adds	r2, r3, #4
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	8a9b      	ldrh	r3, [r3, #20]
 800cbf2:	6839      	ldr	r1, [r7, #0]
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f000 f80d 	bl	800cc14 <udp_sendto>
 800cbfa:	4603      	mov	r3, r0
}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	3708      	adds	r7, #8
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}
 800cc04:	080123c8 	.word	0x080123c8
 800cc08:	080124bc 	.word	0x080124bc
 800cc0c:	0801241c 	.word	0x0801241c
 800cc10:	080124d4 	.word	0x080124d4

0800cc14 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b088      	sub	sp, #32
 800cc18:	af02      	add	r7, sp, #8
 800cc1a:	60f8      	str	r0, [r7, #12]
 800cc1c:	60b9      	str	r1, [r7, #8]
 800cc1e:	607a      	str	r2, [r7, #4]
 800cc20:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d109      	bne.n	800cc3c <udp_sendto+0x28>
 800cc28:	4b23      	ldr	r3, [pc, #140]	@ (800ccb8 <udp_sendto+0xa4>)
 800cc2a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800cc2e:	4923      	ldr	r1, [pc, #140]	@ (800ccbc <udp_sendto+0xa8>)
 800cc30:	4823      	ldr	r0, [pc, #140]	@ (800ccc0 <udp_sendto+0xac>)
 800cc32:	f003 f98f 	bl	800ff54 <iprintf>
 800cc36:	f06f 030f 	mvn.w	r3, #15
 800cc3a:	e038      	b.n	800ccae <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d109      	bne.n	800cc56 <udp_sendto+0x42>
 800cc42:	4b1d      	ldr	r3, [pc, #116]	@ (800ccb8 <udp_sendto+0xa4>)
 800cc44:	f240 2219 	movw	r2, #537	@ 0x219
 800cc48:	491e      	ldr	r1, [pc, #120]	@ (800ccc4 <udp_sendto+0xb0>)
 800cc4a:	481d      	ldr	r0, [pc, #116]	@ (800ccc0 <udp_sendto+0xac>)
 800cc4c:	f003 f982 	bl	800ff54 <iprintf>
 800cc50:	f06f 030f 	mvn.w	r3, #15
 800cc54:	e02b      	b.n	800ccae <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d109      	bne.n	800cc70 <udp_sendto+0x5c>
 800cc5c:	4b16      	ldr	r3, [pc, #88]	@ (800ccb8 <udp_sendto+0xa4>)
 800cc5e:	f240 221a 	movw	r2, #538	@ 0x21a
 800cc62:	4919      	ldr	r1, [pc, #100]	@ (800ccc8 <udp_sendto+0xb4>)
 800cc64:	4816      	ldr	r0, [pc, #88]	@ (800ccc0 <udp_sendto+0xac>)
 800cc66:	f003 f975 	bl	800ff54 <iprintf>
 800cc6a:	f06f 030f 	mvn.w	r3, #15
 800cc6e:	e01e      	b.n	800ccae <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	7a1b      	ldrb	r3, [r3, #8]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d006      	beq.n	800cc86 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	7a1b      	ldrb	r3, [r3, #8]
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	f7fe fe9d 	bl	800b9bc <netif_get_by_index>
 800cc82:	6178      	str	r0, [r7, #20]
 800cc84:	e003      	b.n	800cc8e <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 800cc86:	6878      	ldr	r0, [r7, #4]
 800cc88:	f001 fb92 	bl	800e3b0 <ip4_route>
 800cc8c:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800cc8e:	697b      	ldr	r3, [r7, #20]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d102      	bne.n	800cc9a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800cc94:	f06f 0303 	mvn.w	r3, #3
 800cc98:	e009      	b.n	800ccae <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800cc9a:	887a      	ldrh	r2, [r7, #2]
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	9300      	str	r3, [sp, #0]
 800cca0:	4613      	mov	r3, r2
 800cca2:	687a      	ldr	r2, [r7, #4]
 800cca4:	68b9      	ldr	r1, [r7, #8]
 800cca6:	68f8      	ldr	r0, [r7, #12]
 800cca8:	f000 f810 	bl	800cccc <udp_sendto_if>
 800ccac:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	3718      	adds	r7, #24
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}
 800ccb6:	bf00      	nop
 800ccb8:	080123c8 	.word	0x080123c8
 800ccbc:	080124ec 	.word	0x080124ec
 800ccc0:	0801241c 	.word	0x0801241c
 800ccc4:	08012504 	.word	0x08012504
 800ccc8:	08012520 	.word	0x08012520

0800cccc <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b088      	sub	sp, #32
 800ccd0:	af02      	add	r7, sp, #8
 800ccd2:	60f8      	str	r0, [r7, #12]
 800ccd4:	60b9      	str	r1, [r7, #8]
 800ccd6:	607a      	str	r2, [r7, #4]
 800ccd8:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d109      	bne.n	800ccf4 <udp_sendto_if+0x28>
 800cce0:	4b2e      	ldr	r3, [pc, #184]	@ (800cd9c <udp_sendto_if+0xd0>)
 800cce2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800cce6:	492e      	ldr	r1, [pc, #184]	@ (800cda0 <udp_sendto_if+0xd4>)
 800cce8:	482e      	ldr	r0, [pc, #184]	@ (800cda4 <udp_sendto_if+0xd8>)
 800ccea:	f003 f933 	bl	800ff54 <iprintf>
 800ccee:	f06f 030f 	mvn.w	r3, #15
 800ccf2:	e04f      	b.n	800cd94 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d109      	bne.n	800cd0e <udp_sendto_if+0x42>
 800ccfa:	4b28      	ldr	r3, [pc, #160]	@ (800cd9c <udp_sendto_if+0xd0>)
 800ccfc:	f240 2281 	movw	r2, #641	@ 0x281
 800cd00:	4929      	ldr	r1, [pc, #164]	@ (800cda8 <udp_sendto_if+0xdc>)
 800cd02:	4828      	ldr	r0, [pc, #160]	@ (800cda4 <udp_sendto_if+0xd8>)
 800cd04:	f003 f926 	bl	800ff54 <iprintf>
 800cd08:	f06f 030f 	mvn.w	r3, #15
 800cd0c:	e042      	b.n	800cd94 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d109      	bne.n	800cd28 <udp_sendto_if+0x5c>
 800cd14:	4b21      	ldr	r3, [pc, #132]	@ (800cd9c <udp_sendto_if+0xd0>)
 800cd16:	f240 2282 	movw	r2, #642	@ 0x282
 800cd1a:	4924      	ldr	r1, [pc, #144]	@ (800cdac <udp_sendto_if+0xe0>)
 800cd1c:	4821      	ldr	r0, [pc, #132]	@ (800cda4 <udp_sendto_if+0xd8>)
 800cd1e:	f003 f919 	bl	800ff54 <iprintf>
 800cd22:	f06f 030f 	mvn.w	r3, #15
 800cd26:	e035      	b.n	800cd94 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 800cd28:	6a3b      	ldr	r3, [r7, #32]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d109      	bne.n	800cd42 <udp_sendto_if+0x76>
 800cd2e:	4b1b      	ldr	r3, [pc, #108]	@ (800cd9c <udp_sendto_if+0xd0>)
 800cd30:	f240 2283 	movw	r2, #643	@ 0x283
 800cd34:	491e      	ldr	r1, [pc, #120]	@ (800cdb0 <udp_sendto_if+0xe4>)
 800cd36:	481b      	ldr	r0, [pc, #108]	@ (800cda4 <udp_sendto_if+0xd8>)
 800cd38:	f003 f90c 	bl	800ff54 <iprintf>
 800cd3c:	f06f 030f 	mvn.w	r3, #15
 800cd40:	e028      	b.n	800cd94 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d009      	beq.n	800cd5c <udp_sendto_if+0x90>
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d005      	beq.n	800cd5c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800cd58:	2be0      	cmp	r3, #224	@ 0xe0
 800cd5a:	d103      	bne.n	800cd64 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 800cd5c:	6a3b      	ldr	r3, [r7, #32]
 800cd5e:	3304      	adds	r3, #4
 800cd60:	617b      	str	r3, [r7, #20]
 800cd62:	e00b      	b.n	800cd7c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681a      	ldr	r2, [r3, #0]
 800cd68:	6a3b      	ldr	r3, [r7, #32]
 800cd6a:	3304      	adds	r3, #4
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	429a      	cmp	r2, r3
 800cd70:	d002      	beq.n	800cd78 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 800cd72:	f06f 0303 	mvn.w	r3, #3
 800cd76:	e00d      	b.n	800cd94 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800cd7c:	887a      	ldrh	r2, [r7, #2]
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	9301      	str	r3, [sp, #4]
 800cd82:	6a3b      	ldr	r3, [r7, #32]
 800cd84:	9300      	str	r3, [sp, #0]
 800cd86:	4613      	mov	r3, r2
 800cd88:	687a      	ldr	r2, [r7, #4]
 800cd8a:	68b9      	ldr	r1, [r7, #8]
 800cd8c:	68f8      	ldr	r0, [r7, #12]
 800cd8e:	f000 f811 	bl	800cdb4 <udp_sendto_if_src>
 800cd92:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800cd94:	4618      	mov	r0, r3
 800cd96:	3718      	adds	r7, #24
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bd80      	pop	{r7, pc}
 800cd9c:	080123c8 	.word	0x080123c8
 800cda0:	0801253c 	.word	0x0801253c
 800cda4:	0801241c 	.word	0x0801241c
 800cda8:	08012558 	.word	0x08012558
 800cdac:	08012574 	.word	0x08012574
 800cdb0:	08012594 	.word	0x08012594

0800cdb4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b08c      	sub	sp, #48	@ 0x30
 800cdb8:	af04      	add	r7, sp, #16
 800cdba:	60f8      	str	r0, [r7, #12]
 800cdbc:	60b9      	str	r1, [r7, #8]
 800cdbe:	607a      	str	r2, [r7, #4]
 800cdc0:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d109      	bne.n	800cddc <udp_sendto_if_src+0x28>
 800cdc8:	4b65      	ldr	r3, [pc, #404]	@ (800cf60 <udp_sendto_if_src+0x1ac>)
 800cdca:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800cdce:	4965      	ldr	r1, [pc, #404]	@ (800cf64 <udp_sendto_if_src+0x1b0>)
 800cdd0:	4865      	ldr	r0, [pc, #404]	@ (800cf68 <udp_sendto_if_src+0x1b4>)
 800cdd2:	f003 f8bf 	bl	800ff54 <iprintf>
 800cdd6:	f06f 030f 	mvn.w	r3, #15
 800cdda:	e0bc      	b.n	800cf56 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d109      	bne.n	800cdf6 <udp_sendto_if_src+0x42>
 800cde2:	4b5f      	ldr	r3, [pc, #380]	@ (800cf60 <udp_sendto_if_src+0x1ac>)
 800cde4:	f240 22d2 	movw	r2, #722	@ 0x2d2
 800cde8:	4960      	ldr	r1, [pc, #384]	@ (800cf6c <udp_sendto_if_src+0x1b8>)
 800cdea:	485f      	ldr	r0, [pc, #380]	@ (800cf68 <udp_sendto_if_src+0x1b4>)
 800cdec:	f003 f8b2 	bl	800ff54 <iprintf>
 800cdf0:	f06f 030f 	mvn.w	r3, #15
 800cdf4:	e0af      	b.n	800cf56 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d109      	bne.n	800ce10 <udp_sendto_if_src+0x5c>
 800cdfc:	4b58      	ldr	r3, [pc, #352]	@ (800cf60 <udp_sendto_if_src+0x1ac>)
 800cdfe:	f240 22d3 	movw	r2, #723	@ 0x2d3
 800ce02:	495b      	ldr	r1, [pc, #364]	@ (800cf70 <udp_sendto_if_src+0x1bc>)
 800ce04:	4858      	ldr	r0, [pc, #352]	@ (800cf68 <udp_sendto_if_src+0x1b4>)
 800ce06:	f003 f8a5 	bl	800ff54 <iprintf>
 800ce0a:	f06f 030f 	mvn.w	r3, #15
 800ce0e:	e0a2      	b.n	800cf56 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 800ce10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d109      	bne.n	800ce2a <udp_sendto_if_src+0x76>
 800ce16:	4b52      	ldr	r3, [pc, #328]	@ (800cf60 <udp_sendto_if_src+0x1ac>)
 800ce18:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 800ce1c:	4955      	ldr	r1, [pc, #340]	@ (800cf74 <udp_sendto_if_src+0x1c0>)
 800ce1e:	4852      	ldr	r0, [pc, #328]	@ (800cf68 <udp_sendto_if_src+0x1b4>)
 800ce20:	f003 f898 	bl	800ff54 <iprintf>
 800ce24:	f06f 030f 	mvn.w	r3, #15
 800ce28:	e095      	b.n	800cf56 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 800ce2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d109      	bne.n	800ce44 <udp_sendto_if_src+0x90>
 800ce30:	4b4b      	ldr	r3, [pc, #300]	@ (800cf60 <udp_sendto_if_src+0x1ac>)
 800ce32:	f240 22d5 	movw	r2, #725	@ 0x2d5
 800ce36:	4950      	ldr	r1, [pc, #320]	@ (800cf78 <udp_sendto_if_src+0x1c4>)
 800ce38:	484b      	ldr	r0, [pc, #300]	@ (800cf68 <udp_sendto_if_src+0x1b4>)
 800ce3a:	f003 f88b 	bl	800ff54 <iprintf>
 800ce3e:	f06f 030f 	mvn.w	r3, #15
 800ce42:	e088      	b.n	800cf56 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	8a5b      	ldrh	r3, [r3, #18]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d10f      	bne.n	800ce6c <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800ce4c:	68f9      	ldr	r1, [r7, #12]
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	8a5b      	ldrh	r3, [r3, #18]
 800ce52:	461a      	mov	r2, r3
 800ce54:	68f8      	ldr	r0, [r7, #12]
 800ce56:	f000 f893 	bl	800cf80 <udp_bind>
 800ce5a:	4603      	mov	r3, r0
 800ce5c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800ce5e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d002      	beq.n	800ce6c <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800ce66:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ce6a:	e074      	b.n	800cf56 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 800ce6c:	68bb      	ldr	r3, [r7, #8]
 800ce6e:	891b      	ldrh	r3, [r3, #8]
 800ce70:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 800ce74:	4293      	cmp	r3, r2
 800ce76:	d902      	bls.n	800ce7e <udp_sendto_if_src+0xca>
    return ERR_MEM;
 800ce78:	f04f 33ff 	mov.w	r3, #4294967295
 800ce7c:	e06b      	b.n	800cf56 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 800ce7e:	2108      	movs	r1, #8
 800ce80:	68b8      	ldr	r0, [r7, #8]
 800ce82:	f7ff f837 	bl	800bef4 <pbuf_add_header>
 800ce86:	4603      	mov	r3, r0
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d015      	beq.n	800ceb8 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800ce8c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800ce90:	2108      	movs	r1, #8
 800ce92:	2022      	movs	r0, #34	@ 0x22
 800ce94:	f7fe fde2 	bl	800ba5c <pbuf_alloc>
 800ce98:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800ce9a:	69fb      	ldr	r3, [r7, #28]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d102      	bne.n	800cea6 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800cea0:	f04f 33ff 	mov.w	r3, #4294967295
 800cea4:	e057      	b.n	800cf56 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	891b      	ldrh	r3, [r3, #8]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d006      	beq.n	800cebc <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800ceae:	68b9      	ldr	r1, [r7, #8]
 800ceb0:	69f8      	ldr	r0, [r7, #28]
 800ceb2:	f7ff f9d9 	bl	800c268 <pbuf_chain>
 800ceb6:	e001      	b.n	800cebc <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800ceb8:	68bb      	ldr	r3, [r7, #8]
 800ceba:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800cebc:	69fb      	ldr	r3, [r7, #28]
 800cebe:	895b      	ldrh	r3, [r3, #10]
 800cec0:	2b07      	cmp	r3, #7
 800cec2:	d806      	bhi.n	800ced2 <udp_sendto_if_src+0x11e>
 800cec4:	4b26      	ldr	r3, [pc, #152]	@ (800cf60 <udp_sendto_if_src+0x1ac>)
 800cec6:	f240 320d 	movw	r2, #781	@ 0x30d
 800ceca:	492c      	ldr	r1, [pc, #176]	@ (800cf7c <udp_sendto_if_src+0x1c8>)
 800cecc:	4826      	ldr	r0, [pc, #152]	@ (800cf68 <udp_sendto_if_src+0x1b4>)
 800cece:	f003 f841 	bl	800ff54 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800ced2:	69fb      	ldr	r3, [r7, #28]
 800ced4:	685b      	ldr	r3, [r3, #4]
 800ced6:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	8a5b      	ldrh	r3, [r3, #18]
 800cedc:	4618      	mov	r0, r3
 800cede:	f7fd fd0f 	bl	800a900 <lwip_htons>
 800cee2:	4603      	mov	r3, r0
 800cee4:	461a      	mov	r2, r3
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800ceea:	887b      	ldrh	r3, [r7, #2]
 800ceec:	4618      	mov	r0, r3
 800ceee:	f7fd fd07 	bl	800a900 <lwip_htons>
 800cef2:	4603      	mov	r3, r0
 800cef4:	461a      	mov	r2, r3
 800cef6:	697b      	ldr	r3, [r7, #20]
 800cef8:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800cefa:	697b      	ldr	r3, [r7, #20]
 800cefc:	2200      	movs	r2, #0
 800cefe:	719a      	strb	r2, [r3, #6]
 800cf00:	2200      	movs	r2, #0
 800cf02:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800cf04:	69fb      	ldr	r3, [r7, #28]
 800cf06:	891b      	ldrh	r3, [r3, #8]
 800cf08:	4618      	mov	r0, r3
 800cf0a:	f7fd fcf9 	bl	800a900 <lwip_htons>
 800cf0e:	4603      	mov	r3, r0
 800cf10:	461a      	mov	r2, r3
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800cf16:	2311      	movs	r3, #17
 800cf18:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	7adb      	ldrb	r3, [r3, #11]
 800cf1e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	7a9b      	ldrb	r3, [r3, #10]
 800cf24:	7cb9      	ldrb	r1, [r7, #18]
 800cf26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf28:	9202      	str	r2, [sp, #8]
 800cf2a:	7cfa      	ldrb	r2, [r7, #19]
 800cf2c:	9201      	str	r2, [sp, #4]
 800cf2e:	9300      	str	r3, [sp, #0]
 800cf30:	460b      	mov	r3, r1
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf36:	69f8      	ldr	r0, [r7, #28]
 800cf38:	f001 fc18 	bl	800e76c <ip4_output_if_src>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800cf40:	69fa      	ldr	r2, [r7, #28]
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	429a      	cmp	r2, r3
 800cf46:	d004      	beq.n	800cf52 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 800cf48:	69f8      	ldr	r0, [r7, #28]
 800cf4a:	f7ff f869 	bl	800c020 <pbuf_free>
    q = NULL;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800cf52:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800cf56:	4618      	mov	r0, r3
 800cf58:	3720      	adds	r7, #32
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	080123c8 	.word	0x080123c8
 800cf64:	080125b4 	.word	0x080125b4
 800cf68:	0801241c 	.word	0x0801241c
 800cf6c:	080125d4 	.word	0x080125d4
 800cf70:	080125f4 	.word	0x080125f4
 800cf74:	08012618 	.word	0x08012618
 800cf78:	0801263c 	.word	0x0801263c
 800cf7c:	08012660 	.word	0x08012660

0800cf80 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b086      	sub	sp, #24
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	60f8      	str	r0, [r7, #12]
 800cf88:	60b9      	str	r1, [r7, #8]
 800cf8a:	4613      	mov	r3, r2
 800cf8c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800cf8e:	68bb      	ldr	r3, [r7, #8]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d101      	bne.n	800cf98 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800cf94:	4b39      	ldr	r3, [pc, #228]	@ (800d07c <udp_bind+0xfc>)
 800cf96:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d109      	bne.n	800cfb2 <udp_bind+0x32>
 800cf9e:	4b38      	ldr	r3, [pc, #224]	@ (800d080 <udp_bind+0x100>)
 800cfa0:	f240 32b7 	movw	r2, #951	@ 0x3b7
 800cfa4:	4937      	ldr	r1, [pc, #220]	@ (800d084 <udp_bind+0x104>)
 800cfa6:	4838      	ldr	r0, [pc, #224]	@ (800d088 <udp_bind+0x108>)
 800cfa8:	f002 ffd4 	bl	800ff54 <iprintf>
 800cfac:	f06f 030f 	mvn.w	r3, #15
 800cfb0:	e060      	b.n	800d074 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800cfb6:	4b35      	ldr	r3, [pc, #212]	@ (800d08c <udp_bind+0x10c>)
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	617b      	str	r3, [r7, #20]
 800cfbc:	e009      	b.n	800cfd2 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800cfbe:	68fa      	ldr	r2, [r7, #12]
 800cfc0:	697b      	ldr	r3, [r7, #20]
 800cfc2:	429a      	cmp	r2, r3
 800cfc4:	d102      	bne.n	800cfcc <udp_bind+0x4c>
      rebind = 1;
 800cfc6:	2301      	movs	r3, #1
 800cfc8:	74fb      	strb	r3, [r7, #19]
      break;
 800cfca:	e005      	b.n	800cfd8 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800cfcc:	697b      	ldr	r3, [r7, #20]
 800cfce:	68db      	ldr	r3, [r3, #12]
 800cfd0:	617b      	str	r3, [r7, #20]
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d1f2      	bne.n	800cfbe <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 800cfd8:	88fb      	ldrh	r3, [r7, #6]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d109      	bne.n	800cff2 <udp_bind+0x72>
    port = udp_new_port();
 800cfde:	f7ff fc35 	bl	800c84c <udp_new_port>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800cfe6:	88fb      	ldrh	r3, [r7, #6]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d12c      	bne.n	800d046 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800cfec:	f06f 0307 	mvn.w	r3, #7
 800cff0:	e040      	b.n	800d074 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800cff2:	4b26      	ldr	r3, [pc, #152]	@ (800d08c <udp_bind+0x10c>)
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	617b      	str	r3, [r7, #20]
 800cff8:	e022      	b.n	800d040 <udp_bind+0xc0>
      if (pcb != ipcb) {
 800cffa:	68fa      	ldr	r2, [r7, #12]
 800cffc:	697b      	ldr	r3, [r7, #20]
 800cffe:	429a      	cmp	r2, r3
 800d000:	d01b      	beq.n	800d03a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800d002:	697b      	ldr	r3, [r7, #20]
 800d004:	8a5b      	ldrh	r3, [r3, #18]
 800d006:	88fa      	ldrh	r2, [r7, #6]
 800d008:	429a      	cmp	r2, r3
 800d00a:	d116      	bne.n	800d03a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800d00c:	697b      	ldr	r3, [r7, #20]
 800d00e:	681a      	ldr	r2, [r3, #0]
 800d010:	68bb      	ldr	r3, [r7, #8]
 800d012:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800d014:	429a      	cmp	r2, r3
 800d016:	d00d      	beq.n	800d034 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800d018:	68bb      	ldr	r3, [r7, #8]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d00a      	beq.n	800d034 <udp_bind+0xb4>
 800d01e:	68bb      	ldr	r3, [r7, #8]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d006      	beq.n	800d034 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 800d026:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d003      	beq.n	800d034 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 800d02c:	697b      	ldr	r3, [r7, #20]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d102      	bne.n	800d03a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800d034:	f06f 0307 	mvn.w	r3, #7
 800d038:	e01c      	b.n	800d074 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800d03a:	697b      	ldr	r3, [r7, #20]
 800d03c:	68db      	ldr	r3, [r3, #12]
 800d03e:	617b      	str	r3, [r7, #20]
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d1d9      	bne.n	800cffa <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d002      	beq.n	800d052 <udp_bind+0xd2>
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	e000      	b.n	800d054 <udp_bind+0xd4>
 800d052:	2300      	movs	r3, #0
 800d054:	68fa      	ldr	r2, [r7, #12]
 800d056:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	88fa      	ldrh	r2, [r7, #6]
 800d05c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800d05e:	7cfb      	ldrb	r3, [r7, #19]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d106      	bne.n	800d072 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800d064:	4b09      	ldr	r3, [pc, #36]	@ (800d08c <udp_bind+0x10c>)
 800d066:	681a      	ldr	r2, [r3, #0]
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800d06c:	4a07      	ldr	r2, [pc, #28]	@ (800d08c <udp_bind+0x10c>)
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800d072:	2300      	movs	r3, #0
}
 800d074:	4618      	mov	r0, r3
 800d076:	3718      	adds	r7, #24
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}
 800d07c:	08012f78 	.word	0x08012f78
 800d080:	080123c8 	.word	0x080123c8
 800d084:	08012690 	.word	0x08012690
 800d088:	0801241c 	.word	0x0801241c
 800d08c:	2000cf98 	.word	0x2000cf98

0800d090 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b084      	sub	sp, #16
 800d094:	af00      	add	r7, sp, #0
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d107      	bne.n	800d0b2 <udp_recv+0x22>
 800d0a2:	4b08      	ldr	r3, [pc, #32]	@ (800d0c4 <udp_recv+0x34>)
 800d0a4:	f240 428a 	movw	r2, #1162	@ 0x48a
 800d0a8:	4907      	ldr	r1, [pc, #28]	@ (800d0c8 <udp_recv+0x38>)
 800d0aa:	4808      	ldr	r0, [pc, #32]	@ (800d0cc <udp_recv+0x3c>)
 800d0ac:	f002 ff52 	bl	800ff54 <iprintf>
 800d0b0:	e005      	b.n	800d0be <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	68ba      	ldr	r2, [r7, #8]
 800d0b6:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	687a      	ldr	r2, [r7, #4]
 800d0bc:	61da      	str	r2, [r3, #28]
}
 800d0be:	3710      	adds	r7, #16
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	bd80      	pop	{r7, pc}
 800d0c4:	080123c8 	.word	0x080123c8
 800d0c8:	080126fc 	.word	0x080126fc
 800d0cc:	0801241c 	.word	0x0801241c

0800d0d0 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b084      	sub	sp, #16
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d107      	bne.n	800d0ee <udp_remove+0x1e>
 800d0de:	4b19      	ldr	r3, [pc, #100]	@ (800d144 <udp_remove+0x74>)
 800d0e0:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 800d0e4:	4918      	ldr	r1, [pc, #96]	@ (800d148 <udp_remove+0x78>)
 800d0e6:	4819      	ldr	r0, [pc, #100]	@ (800d14c <udp_remove+0x7c>)
 800d0e8:	f002 ff34 	bl	800ff54 <iprintf>
 800d0ec:	e026      	b.n	800d13c <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 800d0ee:	4b18      	ldr	r3, [pc, #96]	@ (800d150 <udp_remove+0x80>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	687a      	ldr	r2, [r7, #4]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d105      	bne.n	800d104 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 800d0f8:	4b15      	ldr	r3, [pc, #84]	@ (800d150 <udp_remove+0x80>)
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	68db      	ldr	r3, [r3, #12]
 800d0fe:	4a14      	ldr	r2, [pc, #80]	@ (800d150 <udp_remove+0x80>)
 800d100:	6013      	str	r3, [r2, #0]
 800d102:	e017      	b.n	800d134 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800d104:	4b12      	ldr	r3, [pc, #72]	@ (800d150 <udp_remove+0x80>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	60fb      	str	r3, [r7, #12]
 800d10a:	e010      	b.n	800d12e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	68db      	ldr	r3, [r3, #12]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d009      	beq.n	800d128 <udp_remove+0x58>
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	68db      	ldr	r3, [r3, #12]
 800d118:	687a      	ldr	r2, [r7, #4]
 800d11a:	429a      	cmp	r2, r3
 800d11c:	d104      	bne.n	800d128 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	68da      	ldr	r2, [r3, #12]
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	60da      	str	r2, [r3, #12]
        break;
 800d126:	e005      	b.n	800d134 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	68db      	ldr	r3, [r3, #12]
 800d12c:	60fb      	str	r3, [r7, #12]
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d1eb      	bne.n	800d10c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 800d134:	6879      	ldr	r1, [r7, #4]
 800d136:	2000      	movs	r0, #0
 800d138:	f7fe f92e 	bl	800b398 <memp_free>
}
 800d13c:	3710      	adds	r7, #16
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}
 800d142:	bf00      	nop
 800d144:	080123c8 	.word	0x080123c8
 800d148:	08012714 	.word	0x08012714
 800d14c:	0801241c 	.word	0x0801241c
 800d150:	2000cf98 	.word	0x2000cf98

0800d154 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b082      	sub	sp, #8
 800d158:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800d15a:	2000      	movs	r0, #0
 800d15c:	f7fe f8a6 	bl	800b2ac <memp_malloc>
 800d160:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d007      	beq.n	800d178 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800d168:	2220      	movs	r2, #32
 800d16a:	2100      	movs	r1, #0
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f002 ff56 	bl	801001e <memset>
    pcb->ttl = UDP_TTL;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	22ff      	movs	r2, #255	@ 0xff
 800d176:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800d178:	687b      	ldr	r3, [r7, #4]
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	3708      	adds	r7, #8
 800d17e:	46bd      	mov	sp, r7
 800d180:	bd80      	pop	{r7, pc}

0800d182 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 800d182:	b580      	push	{r7, lr}
 800d184:	b084      	sub	sp, #16
 800d186:	af00      	add	r7, sp, #0
 800d188:	4603      	mov	r3, r0
 800d18a:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 800d18c:	f7ff ffe2 	bl	800d154 <udp_new>
 800d190:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 800d192:	68fb      	ldr	r3, [r7, #12]
}
 800d194:	4618      	mov	r0, r3
 800d196:	3710      	adds	r7, #16
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}

0800d19c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800d19c:	b480      	push	{r7}
 800d19e:	b085      	sub	sp, #20
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
 800d1a4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d01e      	beq.n	800d1ea <udp_netif_ip_addr_changed+0x4e>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d01a      	beq.n	800d1ea <udp_netif_ip_addr_changed+0x4e>
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d017      	beq.n	800d1ea <udp_netif_ip_addr_changed+0x4e>
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d013      	beq.n	800d1ea <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800d1c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d1f8 <udp_netif_ip_addr_changed+0x5c>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	60fb      	str	r3, [r7, #12]
 800d1c8:	e00c      	b.n	800d1e4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	681a      	ldr	r2, [r3, #0]
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d103      	bne.n	800d1de <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	681a      	ldr	r2, [r3, #0]
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	68db      	ldr	r3, [r3, #12]
 800d1e2:	60fb      	str	r3, [r7, #12]
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d1ef      	bne.n	800d1ca <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800d1ea:	bf00      	nop
 800d1ec:	3714      	adds	r7, #20
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f4:	4770      	bx	lr
 800d1f6:	bf00      	nop
 800d1f8:	2000cf98 	.word	0x2000cf98

0800d1fc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b082      	sub	sp, #8
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800d204:	4915      	ldr	r1, [pc, #84]	@ (800d25c <etharp_free_entry+0x60>)
 800d206:	687a      	ldr	r2, [r7, #4]
 800d208:	4613      	mov	r3, r2
 800d20a:	005b      	lsls	r3, r3, #1
 800d20c:	4413      	add	r3, r2
 800d20e:	00db      	lsls	r3, r3, #3
 800d210:	440b      	add	r3, r1
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d013      	beq.n	800d240 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800d218:	4910      	ldr	r1, [pc, #64]	@ (800d25c <etharp_free_entry+0x60>)
 800d21a:	687a      	ldr	r2, [r7, #4]
 800d21c:	4613      	mov	r3, r2
 800d21e:	005b      	lsls	r3, r3, #1
 800d220:	4413      	add	r3, r2
 800d222:	00db      	lsls	r3, r3, #3
 800d224:	440b      	add	r3, r1
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	4618      	mov	r0, r3
 800d22a:	f7fe fef9 	bl	800c020 <pbuf_free>
    arp_table[i].q = NULL;
 800d22e:	490b      	ldr	r1, [pc, #44]	@ (800d25c <etharp_free_entry+0x60>)
 800d230:	687a      	ldr	r2, [r7, #4]
 800d232:	4613      	mov	r3, r2
 800d234:	005b      	lsls	r3, r3, #1
 800d236:	4413      	add	r3, r2
 800d238:	00db      	lsls	r3, r3, #3
 800d23a:	440b      	add	r3, r1
 800d23c:	2200      	movs	r2, #0
 800d23e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800d240:	4906      	ldr	r1, [pc, #24]	@ (800d25c <etharp_free_entry+0x60>)
 800d242:	687a      	ldr	r2, [r7, #4]
 800d244:	4613      	mov	r3, r2
 800d246:	005b      	lsls	r3, r3, #1
 800d248:	4413      	add	r3, r2
 800d24a:	00db      	lsls	r3, r3, #3
 800d24c:	440b      	add	r3, r1
 800d24e:	3314      	adds	r3, #20
 800d250:	2200      	movs	r2, #0
 800d252:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800d254:	bf00      	nop
 800d256:	3708      	adds	r7, #8
 800d258:	46bd      	mov	sp, r7
 800d25a:	bd80      	pop	{r7, pc}
 800d25c:	2000cf9c 	.word	0x2000cf9c

0800d260 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b082      	sub	sp, #8
 800d264:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d266:	2300      	movs	r3, #0
 800d268:	607b      	str	r3, [r7, #4]
 800d26a:	e096      	b.n	800d39a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800d26c:	494f      	ldr	r1, [pc, #316]	@ (800d3ac <etharp_tmr+0x14c>)
 800d26e:	687a      	ldr	r2, [r7, #4]
 800d270:	4613      	mov	r3, r2
 800d272:	005b      	lsls	r3, r3, #1
 800d274:	4413      	add	r3, r2
 800d276:	00db      	lsls	r3, r3, #3
 800d278:	440b      	add	r3, r1
 800d27a:	3314      	adds	r3, #20
 800d27c:	781b      	ldrb	r3, [r3, #0]
 800d27e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800d280:	78fb      	ldrb	r3, [r7, #3]
 800d282:	2b00      	cmp	r3, #0
 800d284:	f000 8086 	beq.w	800d394 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800d288:	4948      	ldr	r1, [pc, #288]	@ (800d3ac <etharp_tmr+0x14c>)
 800d28a:	687a      	ldr	r2, [r7, #4]
 800d28c:	4613      	mov	r3, r2
 800d28e:	005b      	lsls	r3, r3, #1
 800d290:	4413      	add	r3, r2
 800d292:	00db      	lsls	r3, r3, #3
 800d294:	440b      	add	r3, r1
 800d296:	3312      	adds	r3, #18
 800d298:	881b      	ldrh	r3, [r3, #0]
 800d29a:	3301      	adds	r3, #1
 800d29c:	b298      	uxth	r0, r3
 800d29e:	4943      	ldr	r1, [pc, #268]	@ (800d3ac <etharp_tmr+0x14c>)
 800d2a0:	687a      	ldr	r2, [r7, #4]
 800d2a2:	4613      	mov	r3, r2
 800d2a4:	005b      	lsls	r3, r3, #1
 800d2a6:	4413      	add	r3, r2
 800d2a8:	00db      	lsls	r3, r3, #3
 800d2aa:	440b      	add	r3, r1
 800d2ac:	3312      	adds	r3, #18
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800d2b2:	493e      	ldr	r1, [pc, #248]	@ (800d3ac <etharp_tmr+0x14c>)
 800d2b4:	687a      	ldr	r2, [r7, #4]
 800d2b6:	4613      	mov	r3, r2
 800d2b8:	005b      	lsls	r3, r3, #1
 800d2ba:	4413      	add	r3, r2
 800d2bc:	00db      	lsls	r3, r3, #3
 800d2be:	440b      	add	r3, r1
 800d2c0:	3312      	adds	r3, #18
 800d2c2:	881b      	ldrh	r3, [r3, #0]
 800d2c4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800d2c8:	d215      	bcs.n	800d2f6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800d2ca:	4938      	ldr	r1, [pc, #224]	@ (800d3ac <etharp_tmr+0x14c>)
 800d2cc:	687a      	ldr	r2, [r7, #4]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	005b      	lsls	r3, r3, #1
 800d2d2:	4413      	add	r3, r2
 800d2d4:	00db      	lsls	r3, r3, #3
 800d2d6:	440b      	add	r3, r1
 800d2d8:	3314      	adds	r3, #20
 800d2da:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800d2dc:	2b01      	cmp	r3, #1
 800d2de:	d10e      	bne.n	800d2fe <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800d2e0:	4932      	ldr	r1, [pc, #200]	@ (800d3ac <etharp_tmr+0x14c>)
 800d2e2:	687a      	ldr	r2, [r7, #4]
 800d2e4:	4613      	mov	r3, r2
 800d2e6:	005b      	lsls	r3, r3, #1
 800d2e8:	4413      	add	r3, r2
 800d2ea:	00db      	lsls	r3, r3, #3
 800d2ec:	440b      	add	r3, r1
 800d2ee:	3312      	adds	r3, #18
 800d2f0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800d2f2:	2b04      	cmp	r3, #4
 800d2f4:	d903      	bls.n	800d2fe <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800d2f6:	6878      	ldr	r0, [r7, #4]
 800d2f8:	f7ff ff80 	bl	800d1fc <etharp_free_entry>
 800d2fc:	e04a      	b.n	800d394 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800d2fe:	492b      	ldr	r1, [pc, #172]	@ (800d3ac <etharp_tmr+0x14c>)
 800d300:	687a      	ldr	r2, [r7, #4]
 800d302:	4613      	mov	r3, r2
 800d304:	005b      	lsls	r3, r3, #1
 800d306:	4413      	add	r3, r2
 800d308:	00db      	lsls	r3, r3, #3
 800d30a:	440b      	add	r3, r1
 800d30c:	3314      	adds	r3, #20
 800d30e:	781b      	ldrb	r3, [r3, #0]
 800d310:	2b03      	cmp	r3, #3
 800d312:	d10a      	bne.n	800d32a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800d314:	4925      	ldr	r1, [pc, #148]	@ (800d3ac <etharp_tmr+0x14c>)
 800d316:	687a      	ldr	r2, [r7, #4]
 800d318:	4613      	mov	r3, r2
 800d31a:	005b      	lsls	r3, r3, #1
 800d31c:	4413      	add	r3, r2
 800d31e:	00db      	lsls	r3, r3, #3
 800d320:	440b      	add	r3, r1
 800d322:	3314      	adds	r3, #20
 800d324:	2204      	movs	r2, #4
 800d326:	701a      	strb	r2, [r3, #0]
 800d328:	e034      	b.n	800d394 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800d32a:	4920      	ldr	r1, [pc, #128]	@ (800d3ac <etharp_tmr+0x14c>)
 800d32c:	687a      	ldr	r2, [r7, #4]
 800d32e:	4613      	mov	r3, r2
 800d330:	005b      	lsls	r3, r3, #1
 800d332:	4413      	add	r3, r2
 800d334:	00db      	lsls	r3, r3, #3
 800d336:	440b      	add	r3, r1
 800d338:	3314      	adds	r3, #20
 800d33a:	781b      	ldrb	r3, [r3, #0]
 800d33c:	2b04      	cmp	r3, #4
 800d33e:	d10a      	bne.n	800d356 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800d340:	491a      	ldr	r1, [pc, #104]	@ (800d3ac <etharp_tmr+0x14c>)
 800d342:	687a      	ldr	r2, [r7, #4]
 800d344:	4613      	mov	r3, r2
 800d346:	005b      	lsls	r3, r3, #1
 800d348:	4413      	add	r3, r2
 800d34a:	00db      	lsls	r3, r3, #3
 800d34c:	440b      	add	r3, r1
 800d34e:	3314      	adds	r3, #20
 800d350:	2202      	movs	r2, #2
 800d352:	701a      	strb	r2, [r3, #0]
 800d354:	e01e      	b.n	800d394 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800d356:	4915      	ldr	r1, [pc, #84]	@ (800d3ac <etharp_tmr+0x14c>)
 800d358:	687a      	ldr	r2, [r7, #4]
 800d35a:	4613      	mov	r3, r2
 800d35c:	005b      	lsls	r3, r3, #1
 800d35e:	4413      	add	r3, r2
 800d360:	00db      	lsls	r3, r3, #3
 800d362:	440b      	add	r3, r1
 800d364:	3314      	adds	r3, #20
 800d366:	781b      	ldrb	r3, [r3, #0]
 800d368:	2b01      	cmp	r3, #1
 800d36a:	d113      	bne.n	800d394 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800d36c:	490f      	ldr	r1, [pc, #60]	@ (800d3ac <etharp_tmr+0x14c>)
 800d36e:	687a      	ldr	r2, [r7, #4]
 800d370:	4613      	mov	r3, r2
 800d372:	005b      	lsls	r3, r3, #1
 800d374:	4413      	add	r3, r2
 800d376:	00db      	lsls	r3, r3, #3
 800d378:	440b      	add	r3, r1
 800d37a:	3308      	adds	r3, #8
 800d37c:	6818      	ldr	r0, [r3, #0]
 800d37e:	687a      	ldr	r2, [r7, #4]
 800d380:	4613      	mov	r3, r2
 800d382:	005b      	lsls	r3, r3, #1
 800d384:	4413      	add	r3, r2
 800d386:	00db      	lsls	r3, r3, #3
 800d388:	4a08      	ldr	r2, [pc, #32]	@ (800d3ac <etharp_tmr+0x14c>)
 800d38a:	4413      	add	r3, r2
 800d38c:	3304      	adds	r3, #4
 800d38e:	4619      	mov	r1, r3
 800d390:	f000 fe6e 	bl	800e070 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	3301      	adds	r3, #1
 800d398:	607b      	str	r3, [r7, #4]
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2b09      	cmp	r3, #9
 800d39e:	f77f af65 	ble.w	800d26c <etharp_tmr+0xc>
      }
    }
  }
}
 800d3a2:	bf00      	nop
 800d3a4:	bf00      	nop
 800d3a6:	3708      	adds	r7, #8
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	bd80      	pop	{r7, pc}
 800d3ac:	2000cf9c 	.word	0x2000cf9c

0800d3b0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b08a      	sub	sp, #40	@ 0x28
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	60f8      	str	r0, [r7, #12]
 800d3b8:	460b      	mov	r3, r1
 800d3ba:	607a      	str	r2, [r7, #4]
 800d3bc:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800d3be:	230a      	movs	r3, #10
 800d3c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d3c2:	230a      	movs	r3, #10
 800d3c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 800d3c6:	230a      	movs	r3, #10
 800d3c8:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800d3ce:	230a      	movs	r3, #10
 800d3d0:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	83bb      	strh	r3, [r7, #28]
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	837b      	strh	r3, [r7, #26]
 800d3da:	2300      	movs	r3, #0
 800d3dc:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d3de:	2300      	movs	r3, #0
 800d3e0:	843b      	strh	r3, [r7, #32]
 800d3e2:	e0ae      	b.n	800d542 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 800d3e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d3e8:	49a6      	ldr	r1, [pc, #664]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d3ea:	4613      	mov	r3, r2
 800d3ec:	005b      	lsls	r3, r3, #1
 800d3ee:	4413      	add	r3, r2
 800d3f0:	00db      	lsls	r3, r3, #3
 800d3f2:	440b      	add	r3, r1
 800d3f4:	3314      	adds	r3, #20
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800d3fa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d3fe:	2b0a      	cmp	r3, #10
 800d400:	d105      	bne.n	800d40e <etharp_find_entry+0x5e>
 800d402:	7dfb      	ldrb	r3, [r7, #23]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d102      	bne.n	800d40e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 800d408:	8c3b      	ldrh	r3, [r7, #32]
 800d40a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d40c:	e095      	b.n	800d53a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800d40e:	7dfb      	ldrb	r3, [r7, #23]
 800d410:	2b00      	cmp	r3, #0
 800d412:	f000 8092 	beq.w	800d53a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800d416:	7dfb      	ldrb	r3, [r7, #23]
 800d418:	2b01      	cmp	r3, #1
 800d41a:	d009      	beq.n	800d430 <etharp_find_entry+0x80>
 800d41c:	7dfb      	ldrb	r3, [r7, #23]
 800d41e:	2b01      	cmp	r3, #1
 800d420:	d806      	bhi.n	800d430 <etharp_find_entry+0x80>
 800d422:	4b99      	ldr	r3, [pc, #612]	@ (800d688 <etharp_find_entry+0x2d8>)
 800d424:	f240 1223 	movw	r2, #291	@ 0x123
 800d428:	4998      	ldr	r1, [pc, #608]	@ (800d68c <etharp_find_entry+0x2dc>)
 800d42a:	4899      	ldr	r0, [pc, #612]	@ (800d690 <etharp_find_entry+0x2e0>)
 800d42c:	f002 fd92 	bl	800ff54 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d020      	beq.n	800d478 <etharp_find_entry+0xc8>
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	6819      	ldr	r1, [r3, #0]
 800d43a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d43e:	4891      	ldr	r0, [pc, #580]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d440:	4613      	mov	r3, r2
 800d442:	005b      	lsls	r3, r3, #1
 800d444:	4413      	add	r3, r2
 800d446:	00db      	lsls	r3, r3, #3
 800d448:	4403      	add	r3, r0
 800d44a:	3304      	adds	r3, #4
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	4299      	cmp	r1, r3
 800d450:	d112      	bne.n	800d478 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d00c      	beq.n	800d472 <etharp_find_entry+0xc2>
 800d458:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d45c:	4989      	ldr	r1, [pc, #548]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d45e:	4613      	mov	r3, r2
 800d460:	005b      	lsls	r3, r3, #1
 800d462:	4413      	add	r3, r2
 800d464:	00db      	lsls	r3, r3, #3
 800d466:	440b      	add	r3, r1
 800d468:	3308      	adds	r3, #8
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	687a      	ldr	r2, [r7, #4]
 800d46e:	429a      	cmp	r2, r3
 800d470:	d102      	bne.n	800d478 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800d472:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d476:	e100      	b.n	800d67a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800d478:	7dfb      	ldrb	r3, [r7, #23]
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	d140      	bne.n	800d500 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800d47e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d482:	4980      	ldr	r1, [pc, #512]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d484:	4613      	mov	r3, r2
 800d486:	005b      	lsls	r3, r3, #1
 800d488:	4413      	add	r3, r2
 800d48a:	00db      	lsls	r3, r3, #3
 800d48c:	440b      	add	r3, r1
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d01a      	beq.n	800d4ca <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800d494:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d498:	497a      	ldr	r1, [pc, #488]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d49a:	4613      	mov	r3, r2
 800d49c:	005b      	lsls	r3, r3, #1
 800d49e:	4413      	add	r3, r2
 800d4a0:	00db      	lsls	r3, r3, #3
 800d4a2:	440b      	add	r3, r1
 800d4a4:	3312      	adds	r3, #18
 800d4a6:	881b      	ldrh	r3, [r3, #0]
 800d4a8:	8bba      	ldrh	r2, [r7, #28]
 800d4aa:	429a      	cmp	r2, r3
 800d4ac:	d845      	bhi.n	800d53a <etharp_find_entry+0x18a>
            old_queue = i;
 800d4ae:	8c3b      	ldrh	r3, [r7, #32]
 800d4b0:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800d4b2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d4b6:	4973      	ldr	r1, [pc, #460]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d4b8:	4613      	mov	r3, r2
 800d4ba:	005b      	lsls	r3, r3, #1
 800d4bc:	4413      	add	r3, r2
 800d4be:	00db      	lsls	r3, r3, #3
 800d4c0:	440b      	add	r3, r1
 800d4c2:	3312      	adds	r3, #18
 800d4c4:	881b      	ldrh	r3, [r3, #0]
 800d4c6:	83bb      	strh	r3, [r7, #28]
 800d4c8:	e037      	b.n	800d53a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800d4ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d4ce:	496d      	ldr	r1, [pc, #436]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d4d0:	4613      	mov	r3, r2
 800d4d2:	005b      	lsls	r3, r3, #1
 800d4d4:	4413      	add	r3, r2
 800d4d6:	00db      	lsls	r3, r3, #3
 800d4d8:	440b      	add	r3, r1
 800d4da:	3312      	adds	r3, #18
 800d4dc:	881b      	ldrh	r3, [r3, #0]
 800d4de:	8b7a      	ldrh	r2, [r7, #26]
 800d4e0:	429a      	cmp	r2, r3
 800d4e2:	d82a      	bhi.n	800d53a <etharp_find_entry+0x18a>
            old_pending = i;
 800d4e4:	8c3b      	ldrh	r3, [r7, #32]
 800d4e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 800d4e8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d4ec:	4965      	ldr	r1, [pc, #404]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d4ee:	4613      	mov	r3, r2
 800d4f0:	005b      	lsls	r3, r3, #1
 800d4f2:	4413      	add	r3, r2
 800d4f4:	00db      	lsls	r3, r3, #3
 800d4f6:	440b      	add	r3, r1
 800d4f8:	3312      	adds	r3, #18
 800d4fa:	881b      	ldrh	r3, [r3, #0]
 800d4fc:	837b      	strh	r3, [r7, #26]
 800d4fe:	e01c      	b.n	800d53a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800d500:	7dfb      	ldrb	r3, [r7, #23]
 800d502:	2b01      	cmp	r3, #1
 800d504:	d919      	bls.n	800d53a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800d506:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d50a:	495e      	ldr	r1, [pc, #376]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d50c:	4613      	mov	r3, r2
 800d50e:	005b      	lsls	r3, r3, #1
 800d510:	4413      	add	r3, r2
 800d512:	00db      	lsls	r3, r3, #3
 800d514:	440b      	add	r3, r1
 800d516:	3312      	adds	r3, #18
 800d518:	881b      	ldrh	r3, [r3, #0]
 800d51a:	8b3a      	ldrh	r2, [r7, #24]
 800d51c:	429a      	cmp	r2, r3
 800d51e:	d80c      	bhi.n	800d53a <etharp_find_entry+0x18a>
            old_stable = i;
 800d520:	8c3b      	ldrh	r3, [r7, #32]
 800d522:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 800d524:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d528:	4956      	ldr	r1, [pc, #344]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d52a:	4613      	mov	r3, r2
 800d52c:	005b      	lsls	r3, r3, #1
 800d52e:	4413      	add	r3, r2
 800d530:	00db      	lsls	r3, r3, #3
 800d532:	440b      	add	r3, r1
 800d534:	3312      	adds	r3, #18
 800d536:	881b      	ldrh	r3, [r3, #0]
 800d538:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d53a:	8c3b      	ldrh	r3, [r7, #32]
 800d53c:	3301      	adds	r3, #1
 800d53e:	b29b      	uxth	r3, r3
 800d540:	843b      	strh	r3, [r7, #32]
 800d542:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d546:	2b09      	cmp	r3, #9
 800d548:	f77f af4c 	ble.w	800d3e4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800d54c:	7afb      	ldrb	r3, [r7, #11]
 800d54e:	f003 0302 	and.w	r3, r3, #2
 800d552:	2b00      	cmp	r3, #0
 800d554:	d108      	bne.n	800d568 <etharp_find_entry+0x1b8>
 800d556:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d55a:	2b0a      	cmp	r3, #10
 800d55c:	d107      	bne.n	800d56e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800d55e:	7afb      	ldrb	r3, [r7, #11]
 800d560:	f003 0301 	and.w	r3, r3, #1
 800d564:	2b00      	cmp	r3, #0
 800d566:	d102      	bne.n	800d56e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 800d568:	f04f 33ff 	mov.w	r3, #4294967295
 800d56c:	e085      	b.n	800d67a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800d56e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d572:	2b09      	cmp	r3, #9
 800d574:	dc02      	bgt.n	800d57c <etharp_find_entry+0x1cc>
    i = empty;
 800d576:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d578:	843b      	strh	r3, [r7, #32]
 800d57a:	e039      	b.n	800d5f0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800d57c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800d580:	2b09      	cmp	r3, #9
 800d582:	dc14      	bgt.n	800d5ae <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 800d584:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d586:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800d588:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d58c:	493d      	ldr	r1, [pc, #244]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d58e:	4613      	mov	r3, r2
 800d590:	005b      	lsls	r3, r3, #1
 800d592:	4413      	add	r3, r2
 800d594:	00db      	lsls	r3, r3, #3
 800d596:	440b      	add	r3, r1
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d018      	beq.n	800d5d0 <etharp_find_entry+0x220>
 800d59e:	4b3a      	ldr	r3, [pc, #232]	@ (800d688 <etharp_find_entry+0x2d8>)
 800d5a0:	f240 126d 	movw	r2, #365	@ 0x16d
 800d5a4:	493b      	ldr	r1, [pc, #236]	@ (800d694 <etharp_find_entry+0x2e4>)
 800d5a6:	483a      	ldr	r0, [pc, #232]	@ (800d690 <etharp_find_entry+0x2e0>)
 800d5a8:	f002 fcd4 	bl	800ff54 <iprintf>
 800d5ac:	e010      	b.n	800d5d0 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800d5ae:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800d5b2:	2b09      	cmp	r3, #9
 800d5b4:	dc02      	bgt.n	800d5bc <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 800d5b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d5b8:	843b      	strh	r3, [r7, #32]
 800d5ba:	e009      	b.n	800d5d0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800d5bc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800d5c0:	2b09      	cmp	r3, #9
 800d5c2:	dc02      	bgt.n	800d5ca <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800d5c4:	8bfb      	ldrh	r3, [r7, #30]
 800d5c6:	843b      	strh	r3, [r7, #32]
 800d5c8:	e002      	b.n	800d5d0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 800d5ca:	f04f 33ff 	mov.w	r3, #4294967295
 800d5ce:	e054      	b.n	800d67a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d5d0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d5d4:	2b09      	cmp	r3, #9
 800d5d6:	dd06      	ble.n	800d5e6 <etharp_find_entry+0x236>
 800d5d8:	4b2b      	ldr	r3, [pc, #172]	@ (800d688 <etharp_find_entry+0x2d8>)
 800d5da:	f240 127f 	movw	r2, #383	@ 0x17f
 800d5de:	492e      	ldr	r1, [pc, #184]	@ (800d698 <etharp_find_entry+0x2e8>)
 800d5e0:	482b      	ldr	r0, [pc, #172]	@ (800d690 <etharp_find_entry+0x2e0>)
 800d5e2:	f002 fcb7 	bl	800ff54 <iprintf>
    etharp_free_entry(i);
 800d5e6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f7ff fe06 	bl	800d1fc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d5f0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d5f4:	2b09      	cmp	r3, #9
 800d5f6:	dd06      	ble.n	800d606 <etharp_find_entry+0x256>
 800d5f8:	4b23      	ldr	r3, [pc, #140]	@ (800d688 <etharp_find_entry+0x2d8>)
 800d5fa:	f240 1283 	movw	r2, #387	@ 0x183
 800d5fe:	4926      	ldr	r1, [pc, #152]	@ (800d698 <etharp_find_entry+0x2e8>)
 800d600:	4823      	ldr	r0, [pc, #140]	@ (800d690 <etharp_find_entry+0x2e0>)
 800d602:	f002 fca7 	bl	800ff54 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800d606:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d60a:	491e      	ldr	r1, [pc, #120]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d60c:	4613      	mov	r3, r2
 800d60e:	005b      	lsls	r3, r3, #1
 800d610:	4413      	add	r3, r2
 800d612:	00db      	lsls	r3, r3, #3
 800d614:	440b      	add	r3, r1
 800d616:	3314      	adds	r3, #20
 800d618:	781b      	ldrb	r3, [r3, #0]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d006      	beq.n	800d62c <etharp_find_entry+0x27c>
 800d61e:	4b1a      	ldr	r3, [pc, #104]	@ (800d688 <etharp_find_entry+0x2d8>)
 800d620:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 800d624:	491d      	ldr	r1, [pc, #116]	@ (800d69c <etharp_find_entry+0x2ec>)
 800d626:	481a      	ldr	r0, [pc, #104]	@ (800d690 <etharp_find_entry+0x2e0>)
 800d628:	f002 fc94 	bl	800ff54 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d00b      	beq.n	800d64a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800d632:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	6819      	ldr	r1, [r3, #0]
 800d63a:	4812      	ldr	r0, [pc, #72]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d63c:	4613      	mov	r3, r2
 800d63e:	005b      	lsls	r3, r3, #1
 800d640:	4413      	add	r3, r2
 800d642:	00db      	lsls	r3, r3, #3
 800d644:	4403      	add	r3, r0
 800d646:	3304      	adds	r3, #4
 800d648:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800d64a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d64e:	490d      	ldr	r1, [pc, #52]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d650:	4613      	mov	r3, r2
 800d652:	005b      	lsls	r3, r3, #1
 800d654:	4413      	add	r3, r2
 800d656:	00db      	lsls	r3, r3, #3
 800d658:	440b      	add	r3, r1
 800d65a:	3312      	adds	r3, #18
 800d65c:	2200      	movs	r2, #0
 800d65e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800d660:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d664:	4907      	ldr	r1, [pc, #28]	@ (800d684 <etharp_find_entry+0x2d4>)
 800d666:	4613      	mov	r3, r2
 800d668:	005b      	lsls	r3, r3, #1
 800d66a:	4413      	add	r3, r2
 800d66c:	00db      	lsls	r3, r3, #3
 800d66e:	440b      	add	r3, r1
 800d670:	3308      	adds	r3, #8
 800d672:	687a      	ldr	r2, [r7, #4]
 800d674:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 800d676:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3728      	adds	r7, #40	@ 0x28
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}
 800d682:	bf00      	nop
 800d684:	2000cf9c 	.word	0x2000cf9c
 800d688:	0801272c 	.word	0x0801272c
 800d68c:	08012764 	.word	0x08012764
 800d690:	080127a4 	.word	0x080127a4
 800d694:	080127cc 	.word	0x080127cc
 800d698:	080127e4 	.word	0x080127e4
 800d69c:	080127f8 	.word	0x080127f8

0800d6a0 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b088      	sub	sp, #32
 800d6a4:	af02      	add	r7, sp, #8
 800d6a6:	60f8      	str	r0, [r7, #12]
 800d6a8:	60b9      	str	r1, [r7, #8]
 800d6aa:	607a      	str	r2, [r7, #4]
 800d6ac:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800d6b4:	2b06      	cmp	r3, #6
 800d6b6:	d006      	beq.n	800d6c6 <etharp_update_arp_entry+0x26>
 800d6b8:	4b48      	ldr	r3, [pc, #288]	@ (800d7dc <etharp_update_arp_entry+0x13c>)
 800d6ba:	f240 12a9 	movw	r2, #425	@ 0x1a9
 800d6be:	4948      	ldr	r1, [pc, #288]	@ (800d7e0 <etharp_update_arp_entry+0x140>)
 800d6c0:	4848      	ldr	r0, [pc, #288]	@ (800d7e4 <etharp_update_arp_entry+0x144>)
 800d6c2:	f002 fc47 	bl	800ff54 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800d6c6:	68bb      	ldr	r3, [r7, #8]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d012      	beq.n	800d6f2 <etharp_update_arp_entry+0x52>
 800d6cc:	68bb      	ldr	r3, [r7, #8]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00e      	beq.n	800d6f2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	68f9      	ldr	r1, [r7, #12]
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f001 f8f4 	bl	800e8c8 <ip4_addr_isbroadcast_u32>
 800d6e0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d105      	bne.n	800d6f2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d6ee:	2be0      	cmp	r3, #224	@ 0xe0
 800d6f0:	d102      	bne.n	800d6f8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d6f2:	f06f 030f 	mvn.w	r3, #15
 800d6f6:	e06c      	b.n	800d7d2 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800d6f8:	78fb      	ldrb	r3, [r7, #3]
 800d6fa:	68fa      	ldr	r2, [r7, #12]
 800d6fc:	4619      	mov	r1, r3
 800d6fe:	68b8      	ldr	r0, [r7, #8]
 800d700:	f7ff fe56 	bl	800d3b0 <etharp_find_entry>
 800d704:	4603      	mov	r3, r0
 800d706:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 800d708:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	da02      	bge.n	800d716 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800d710:	8afb      	ldrh	r3, [r7, #22]
 800d712:	b25b      	sxtb	r3, r3
 800d714:	e05d      	b.n	800d7d2 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800d716:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d71a:	4933      	ldr	r1, [pc, #204]	@ (800d7e8 <etharp_update_arp_entry+0x148>)
 800d71c:	4613      	mov	r3, r2
 800d71e:	005b      	lsls	r3, r3, #1
 800d720:	4413      	add	r3, r2
 800d722:	00db      	lsls	r3, r3, #3
 800d724:	440b      	add	r3, r1
 800d726:	3314      	adds	r3, #20
 800d728:	2202      	movs	r2, #2
 800d72a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800d72c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d730:	492d      	ldr	r1, [pc, #180]	@ (800d7e8 <etharp_update_arp_entry+0x148>)
 800d732:	4613      	mov	r3, r2
 800d734:	005b      	lsls	r3, r3, #1
 800d736:	4413      	add	r3, r2
 800d738:	00db      	lsls	r3, r3, #3
 800d73a:	440b      	add	r3, r1
 800d73c:	3308      	adds	r3, #8
 800d73e:	68fa      	ldr	r2, [r7, #12]
 800d740:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800d742:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d746:	4613      	mov	r3, r2
 800d748:	005b      	lsls	r3, r3, #1
 800d74a:	4413      	add	r3, r2
 800d74c:	00db      	lsls	r3, r3, #3
 800d74e:	3308      	adds	r3, #8
 800d750:	4a25      	ldr	r2, [pc, #148]	@ (800d7e8 <etharp_update_arp_entry+0x148>)
 800d752:	4413      	add	r3, r2
 800d754:	3304      	adds	r3, #4
 800d756:	2206      	movs	r2, #6
 800d758:	6879      	ldr	r1, [r7, #4]
 800d75a:	4618      	mov	r0, r3
 800d75c:	f002 fcd5 	bl	801010a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800d760:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d764:	4920      	ldr	r1, [pc, #128]	@ (800d7e8 <etharp_update_arp_entry+0x148>)
 800d766:	4613      	mov	r3, r2
 800d768:	005b      	lsls	r3, r3, #1
 800d76a:	4413      	add	r3, r2
 800d76c:	00db      	lsls	r3, r3, #3
 800d76e:	440b      	add	r3, r1
 800d770:	3312      	adds	r3, #18
 800d772:	2200      	movs	r2, #0
 800d774:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800d776:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d77a:	491b      	ldr	r1, [pc, #108]	@ (800d7e8 <etharp_update_arp_entry+0x148>)
 800d77c:	4613      	mov	r3, r2
 800d77e:	005b      	lsls	r3, r3, #1
 800d780:	4413      	add	r3, r2
 800d782:	00db      	lsls	r3, r3, #3
 800d784:	440b      	add	r3, r1
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d021      	beq.n	800d7d0 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800d78c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d790:	4915      	ldr	r1, [pc, #84]	@ (800d7e8 <etharp_update_arp_entry+0x148>)
 800d792:	4613      	mov	r3, r2
 800d794:	005b      	lsls	r3, r3, #1
 800d796:	4413      	add	r3, r2
 800d798:	00db      	lsls	r3, r3, #3
 800d79a:	440b      	add	r3, r1
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800d7a0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d7a4:	4910      	ldr	r1, [pc, #64]	@ (800d7e8 <etharp_update_arp_entry+0x148>)
 800d7a6:	4613      	mov	r3, r2
 800d7a8:	005b      	lsls	r3, r3, #1
 800d7aa:	4413      	add	r3, r2
 800d7ac:	00db      	lsls	r3, r3, #3
 800d7ae:	440b      	add	r3, r1
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800d7ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d7be:	9300      	str	r3, [sp, #0]
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	6939      	ldr	r1, [r7, #16]
 800d7c4:	68f8      	ldr	r0, [r7, #12]
 800d7c6:	f002 f8cb 	bl	800f960 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800d7ca:	6938      	ldr	r0, [r7, #16]
 800d7cc:	f7fe fc28 	bl	800c020 <pbuf_free>
  }
  return ERR_OK;
 800d7d0:	2300      	movs	r3, #0
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3718      	adds	r7, #24
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	bd80      	pop	{r7, pc}
 800d7da:	bf00      	nop
 800d7dc:	0801272c 	.word	0x0801272c
 800d7e0:	08012824 	.word	0x08012824
 800d7e4:	080127a4 	.word	0x080127a4
 800d7e8:	2000cf9c 	.word	0x2000cf9c

0800d7ec <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	60fb      	str	r3, [r7, #12]
 800d7f8:	e01e      	b.n	800d838 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 800d7fa:	4913      	ldr	r1, [pc, #76]	@ (800d848 <etharp_cleanup_netif+0x5c>)
 800d7fc:	68fa      	ldr	r2, [r7, #12]
 800d7fe:	4613      	mov	r3, r2
 800d800:	005b      	lsls	r3, r3, #1
 800d802:	4413      	add	r3, r2
 800d804:	00db      	lsls	r3, r3, #3
 800d806:	440b      	add	r3, r1
 800d808:	3314      	adds	r3, #20
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800d80e:	7afb      	ldrb	r3, [r7, #11]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d00e      	beq.n	800d832 <etharp_cleanup_netif+0x46>
 800d814:	490c      	ldr	r1, [pc, #48]	@ (800d848 <etharp_cleanup_netif+0x5c>)
 800d816:	68fa      	ldr	r2, [r7, #12]
 800d818:	4613      	mov	r3, r2
 800d81a:	005b      	lsls	r3, r3, #1
 800d81c:	4413      	add	r3, r2
 800d81e:	00db      	lsls	r3, r3, #3
 800d820:	440b      	add	r3, r1
 800d822:	3308      	adds	r3, #8
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	687a      	ldr	r2, [r7, #4]
 800d828:	429a      	cmp	r2, r3
 800d82a:	d102      	bne.n	800d832 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 800d82c:	68f8      	ldr	r0, [r7, #12]
 800d82e:	f7ff fce5 	bl	800d1fc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	3301      	adds	r3, #1
 800d836:	60fb      	str	r3, [r7, #12]
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	2b09      	cmp	r3, #9
 800d83c:	dddd      	ble.n	800d7fa <etharp_cleanup_netif+0xe>
    }
  }
}
 800d83e:	bf00      	nop
 800d840:	bf00      	nop
 800d842:	3710      	adds	r7, #16
 800d844:	46bd      	mov	sp, r7
 800d846:	bd80      	pop	{r7, pc}
 800d848:	2000cf9c 	.word	0x2000cf9c

0800d84c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800d84c:	b5b0      	push	{r4, r5, r7, lr}
 800d84e:	b08a      	sub	sp, #40	@ 0x28
 800d850:	af04      	add	r7, sp, #16
 800d852:	6078      	str	r0, [r7, #4]
 800d854:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d107      	bne.n	800d86c <etharp_input+0x20>
 800d85c:	4b3d      	ldr	r3, [pc, #244]	@ (800d954 <etharp_input+0x108>)
 800d85e:	f240 228a 	movw	r2, #650	@ 0x28a
 800d862:	493d      	ldr	r1, [pc, #244]	@ (800d958 <etharp_input+0x10c>)
 800d864:	483d      	ldr	r0, [pc, #244]	@ (800d95c <etharp_input+0x110>)
 800d866:	f002 fb75 	bl	800ff54 <iprintf>
 800d86a:	e06f      	b.n	800d94c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	685b      	ldr	r3, [r3, #4]
 800d870:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800d872:	693b      	ldr	r3, [r7, #16]
 800d874:	881b      	ldrh	r3, [r3, #0]
 800d876:	b29b      	uxth	r3, r3
 800d878:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d87c:	d10c      	bne.n	800d898 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d87e:	693b      	ldr	r3, [r7, #16]
 800d880:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800d882:	2b06      	cmp	r3, #6
 800d884:	d108      	bne.n	800d898 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d88a:	2b04      	cmp	r3, #4
 800d88c:	d104      	bne.n	800d898 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	885b      	ldrh	r3, [r3, #2]
 800d892:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d894:	2b08      	cmp	r3, #8
 800d896:	d003      	beq.n	800d8a0 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800d898:	6878      	ldr	r0, [r7, #4]
 800d89a:	f7fe fbc1 	bl	800c020 <pbuf_free>
    return;
 800d89e:	e055      	b.n	800d94c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800d8a0:	693b      	ldr	r3, [r7, #16]
 800d8a2:	330e      	adds	r3, #14
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 800d8a8:	693b      	ldr	r3, [r7, #16]
 800d8aa:	3318      	adds	r3, #24
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	3304      	adds	r3, #4
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d102      	bne.n	800d8c0 <etharp_input+0x74>
    for_us = 0;
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	75fb      	strb	r3, [r7, #23]
 800d8be:	e009      	b.n	800d8d4 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800d8c0:	68ba      	ldr	r2, [r7, #8]
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	3304      	adds	r3, #4
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	429a      	cmp	r2, r3
 800d8ca:	bf0c      	ite	eq
 800d8cc:	2301      	moveq	r3, #1
 800d8ce:	2300      	movne	r3, #0
 800d8d0:	b2db      	uxtb	r3, r3
 800d8d2:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800d8d4:	693b      	ldr	r3, [r7, #16]
 800d8d6:	f103 0208 	add.w	r2, r3, #8
 800d8da:	7dfb      	ldrb	r3, [r7, #23]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d001      	beq.n	800d8e4 <etharp_input+0x98>
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	e000      	b.n	800d8e6 <etharp_input+0x9a>
 800d8e4:	2302      	movs	r3, #2
 800d8e6:	f107 010c 	add.w	r1, r7, #12
 800d8ea:	6838      	ldr	r0, [r7, #0]
 800d8ec:	f7ff fed8 	bl	800d6a0 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	88db      	ldrh	r3, [r3, #6]
 800d8f4:	b29b      	uxth	r3, r3
 800d8f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d8fa:	d003      	beq.n	800d904 <etharp_input+0xb8>
 800d8fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d900:	d01e      	beq.n	800d940 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800d902:	e020      	b.n	800d946 <etharp_input+0xfa>
      if (for_us) {
 800d904:	7dfb      	ldrb	r3, [r7, #23]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d01c      	beq.n	800d944 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800d90a:	683b      	ldr	r3, [r7, #0]
 800d90c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800d910:	693b      	ldr	r3, [r7, #16]
 800d912:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800d916:	683b      	ldr	r3, [r7, #0]
 800d918:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800d920:	693a      	ldr	r2, [r7, #16]
 800d922:	3208      	adds	r2, #8
        etharp_raw(netif,
 800d924:	2102      	movs	r1, #2
 800d926:	9103      	str	r1, [sp, #12]
 800d928:	f107 010c 	add.w	r1, r7, #12
 800d92c:	9102      	str	r1, [sp, #8]
 800d92e:	9201      	str	r2, [sp, #4]
 800d930:	9300      	str	r3, [sp, #0]
 800d932:	462b      	mov	r3, r5
 800d934:	4622      	mov	r2, r4
 800d936:	4601      	mov	r1, r0
 800d938:	6838      	ldr	r0, [r7, #0]
 800d93a:	f000 faeb 	bl	800df14 <etharp_raw>
      break;
 800d93e:	e001      	b.n	800d944 <etharp_input+0xf8>
      break;
 800d940:	bf00      	nop
 800d942:	e000      	b.n	800d946 <etharp_input+0xfa>
      break;
 800d944:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f7fe fb6a 	bl	800c020 <pbuf_free>
}
 800d94c:	3718      	adds	r7, #24
 800d94e:	46bd      	mov	sp, r7
 800d950:	bdb0      	pop	{r4, r5, r7, pc}
 800d952:	bf00      	nop
 800d954:	0801272c 	.word	0x0801272c
 800d958:	0801287c 	.word	0x0801287c
 800d95c:	080127a4 	.word	0x080127a4

0800d960 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b086      	sub	sp, #24
 800d964:	af02      	add	r7, sp, #8
 800d966:	60f8      	str	r0, [r7, #12]
 800d968:	60b9      	str	r1, [r7, #8]
 800d96a:	4613      	mov	r3, r2
 800d96c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800d96e:	79fa      	ldrb	r2, [r7, #7]
 800d970:	4944      	ldr	r1, [pc, #272]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800d972:	4613      	mov	r3, r2
 800d974:	005b      	lsls	r3, r3, #1
 800d976:	4413      	add	r3, r2
 800d978:	00db      	lsls	r3, r3, #3
 800d97a:	440b      	add	r3, r1
 800d97c:	3314      	adds	r3, #20
 800d97e:	781b      	ldrb	r3, [r3, #0]
 800d980:	2b01      	cmp	r3, #1
 800d982:	d806      	bhi.n	800d992 <etharp_output_to_arp_index+0x32>
 800d984:	4b40      	ldr	r3, [pc, #256]	@ (800da88 <etharp_output_to_arp_index+0x128>)
 800d986:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800d98a:	4940      	ldr	r1, [pc, #256]	@ (800da8c <etharp_output_to_arp_index+0x12c>)
 800d98c:	4840      	ldr	r0, [pc, #256]	@ (800da90 <etharp_output_to_arp_index+0x130>)
 800d98e:	f002 fae1 	bl	800ff54 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800d992:	79fa      	ldrb	r2, [r7, #7]
 800d994:	493b      	ldr	r1, [pc, #236]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800d996:	4613      	mov	r3, r2
 800d998:	005b      	lsls	r3, r3, #1
 800d99a:	4413      	add	r3, r2
 800d99c:	00db      	lsls	r3, r3, #3
 800d99e:	440b      	add	r3, r1
 800d9a0:	3314      	adds	r3, #20
 800d9a2:	781b      	ldrb	r3, [r3, #0]
 800d9a4:	2b02      	cmp	r3, #2
 800d9a6:	d153      	bne.n	800da50 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800d9a8:	79fa      	ldrb	r2, [r7, #7]
 800d9aa:	4936      	ldr	r1, [pc, #216]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800d9ac:	4613      	mov	r3, r2
 800d9ae:	005b      	lsls	r3, r3, #1
 800d9b0:	4413      	add	r3, r2
 800d9b2:	00db      	lsls	r3, r3, #3
 800d9b4:	440b      	add	r3, r1
 800d9b6:	3312      	adds	r3, #18
 800d9b8:	881b      	ldrh	r3, [r3, #0]
 800d9ba:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 800d9be:	d919      	bls.n	800d9f4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800d9c0:	79fa      	ldrb	r2, [r7, #7]
 800d9c2:	4613      	mov	r3, r2
 800d9c4:	005b      	lsls	r3, r3, #1
 800d9c6:	4413      	add	r3, r2
 800d9c8:	00db      	lsls	r3, r3, #3
 800d9ca:	4a2e      	ldr	r2, [pc, #184]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800d9cc:	4413      	add	r3, r2
 800d9ce:	3304      	adds	r3, #4
 800d9d0:	4619      	mov	r1, r3
 800d9d2:	68f8      	ldr	r0, [r7, #12]
 800d9d4:	f000 fb4c 	bl	800e070 <etharp_request>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d138      	bne.n	800da50 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d9de:	79fa      	ldrb	r2, [r7, #7]
 800d9e0:	4928      	ldr	r1, [pc, #160]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800d9e2:	4613      	mov	r3, r2
 800d9e4:	005b      	lsls	r3, r3, #1
 800d9e6:	4413      	add	r3, r2
 800d9e8:	00db      	lsls	r3, r3, #3
 800d9ea:	440b      	add	r3, r1
 800d9ec:	3314      	adds	r3, #20
 800d9ee:	2203      	movs	r2, #3
 800d9f0:	701a      	strb	r2, [r3, #0]
 800d9f2:	e02d      	b.n	800da50 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800d9f4:	79fa      	ldrb	r2, [r7, #7]
 800d9f6:	4923      	ldr	r1, [pc, #140]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800d9f8:	4613      	mov	r3, r2
 800d9fa:	005b      	lsls	r3, r3, #1
 800d9fc:	4413      	add	r3, r2
 800d9fe:	00db      	lsls	r3, r3, #3
 800da00:	440b      	add	r3, r1
 800da02:	3312      	adds	r3, #18
 800da04:	881b      	ldrh	r3, [r3, #0]
 800da06:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800da0a:	d321      	bcc.n	800da50 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800da0c:	79fa      	ldrb	r2, [r7, #7]
 800da0e:	4613      	mov	r3, r2
 800da10:	005b      	lsls	r3, r3, #1
 800da12:	4413      	add	r3, r2
 800da14:	00db      	lsls	r3, r3, #3
 800da16:	4a1b      	ldr	r2, [pc, #108]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800da18:	4413      	add	r3, r2
 800da1a:	1d19      	adds	r1, r3, #4
 800da1c:	79fa      	ldrb	r2, [r7, #7]
 800da1e:	4613      	mov	r3, r2
 800da20:	005b      	lsls	r3, r3, #1
 800da22:	4413      	add	r3, r2
 800da24:	00db      	lsls	r3, r3, #3
 800da26:	3308      	adds	r3, #8
 800da28:	4a16      	ldr	r2, [pc, #88]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800da2a:	4413      	add	r3, r2
 800da2c:	3304      	adds	r3, #4
 800da2e:	461a      	mov	r2, r3
 800da30:	68f8      	ldr	r0, [r7, #12]
 800da32:	f000 fafb 	bl	800e02c <etharp_request_dst>
 800da36:	4603      	mov	r3, r0
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d109      	bne.n	800da50 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800da3c:	79fa      	ldrb	r2, [r7, #7]
 800da3e:	4911      	ldr	r1, [pc, #68]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800da40:	4613      	mov	r3, r2
 800da42:	005b      	lsls	r3, r3, #1
 800da44:	4413      	add	r3, r2
 800da46:	00db      	lsls	r3, r3, #3
 800da48:	440b      	add	r3, r1
 800da4a:	3314      	adds	r3, #20
 800da4c:	2203      	movs	r2, #3
 800da4e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 800da56:	79fa      	ldrb	r2, [r7, #7]
 800da58:	4613      	mov	r3, r2
 800da5a:	005b      	lsls	r3, r3, #1
 800da5c:	4413      	add	r3, r2
 800da5e:	00db      	lsls	r3, r3, #3
 800da60:	3308      	adds	r3, #8
 800da62:	4a08      	ldr	r2, [pc, #32]	@ (800da84 <etharp_output_to_arp_index+0x124>)
 800da64:	4413      	add	r3, r2
 800da66:	3304      	adds	r3, #4
 800da68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800da6c:	9200      	str	r2, [sp, #0]
 800da6e:	460a      	mov	r2, r1
 800da70:	68b9      	ldr	r1, [r7, #8]
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	f001 ff74 	bl	800f960 <ethernet_output>
 800da78:	4603      	mov	r3, r0
}
 800da7a:	4618      	mov	r0, r3
 800da7c:	3710      	adds	r7, #16
 800da7e:	46bd      	mov	sp, r7
 800da80:	bd80      	pop	{r7, pc}
 800da82:	bf00      	nop
 800da84:	2000cf9c 	.word	0x2000cf9c
 800da88:	0801272c 	.word	0x0801272c
 800da8c:	0801289c 	.word	0x0801289c
 800da90:	080127a4 	.word	0x080127a4

0800da94 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b08a      	sub	sp, #40	@ 0x28
 800da98:	af02      	add	r7, sp, #8
 800da9a:	60f8      	str	r0, [r7, #12]
 800da9c:	60b9      	str	r1, [r7, #8]
 800da9e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d106      	bne.n	800dab8 <etharp_output+0x24>
 800daaa:	4b73      	ldr	r3, [pc, #460]	@ (800dc78 <etharp_output+0x1e4>)
 800daac:	f240 321e 	movw	r2, #798	@ 0x31e
 800dab0:	4972      	ldr	r1, [pc, #456]	@ (800dc7c <etharp_output+0x1e8>)
 800dab2:	4873      	ldr	r0, [pc, #460]	@ (800dc80 <etharp_output+0x1ec>)
 800dab4:	f002 fa4e 	bl	800ff54 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800dab8:	68bb      	ldr	r3, [r7, #8]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d106      	bne.n	800dacc <etharp_output+0x38>
 800dabe:	4b6e      	ldr	r3, [pc, #440]	@ (800dc78 <etharp_output+0x1e4>)
 800dac0:	f240 321f 	movw	r2, #799	@ 0x31f
 800dac4:	496f      	ldr	r1, [pc, #444]	@ (800dc84 <etharp_output+0x1f0>)
 800dac6:	486e      	ldr	r0, [pc, #440]	@ (800dc80 <etharp_output+0x1ec>)
 800dac8:	f002 fa44 	bl	800ff54 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d106      	bne.n	800dae0 <etharp_output+0x4c>
 800dad2:	4b69      	ldr	r3, [pc, #420]	@ (800dc78 <etharp_output+0x1e4>)
 800dad4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800dad8:	496b      	ldr	r1, [pc, #428]	@ (800dc88 <etharp_output+0x1f4>)
 800dada:	4869      	ldr	r0, [pc, #420]	@ (800dc80 <etharp_output+0x1ec>)
 800dadc:	f002 fa3a 	bl	800ff54 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	68f9      	ldr	r1, [r7, #12]
 800dae6:	4618      	mov	r0, r3
 800dae8:	f000 feee 	bl	800e8c8 <ip4_addr_isbroadcast_u32>
 800daec:	4603      	mov	r3, r0
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d002      	beq.n	800daf8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800daf2:	4b66      	ldr	r3, [pc, #408]	@ (800dc8c <etharp_output+0x1f8>)
 800daf4:	61fb      	str	r3, [r7, #28]
 800daf6:	e0af      	b.n	800dc58 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800db00:	2be0      	cmp	r3, #224	@ 0xe0
 800db02:	d118      	bne.n	800db36 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800db04:	2301      	movs	r3, #1
 800db06:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800db08:	2300      	movs	r3, #0
 800db0a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800db0c:	235e      	movs	r3, #94	@ 0x5e
 800db0e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	3301      	adds	r3, #1
 800db14:	781b      	ldrb	r3, [r3, #0]
 800db16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db1a:	b2db      	uxtb	r3, r3
 800db1c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	3302      	adds	r3, #2
 800db22:	781b      	ldrb	r3, [r3, #0]
 800db24:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	3303      	adds	r3, #3
 800db2a:	781b      	ldrb	r3, [r3, #0]
 800db2c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800db2e:	f107 0310 	add.w	r3, r7, #16
 800db32:	61fb      	str	r3, [r7, #28]
 800db34:	e090      	b.n	800dc58 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681a      	ldr	r2, [r3, #0]
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	3304      	adds	r3, #4
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	405a      	eors	r2, r3
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	3308      	adds	r3, #8
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	4013      	ands	r3, r2
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d012      	beq.n	800db74 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800db54:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 800db58:	4293      	cmp	r3, r2
 800db5a:	d00b      	beq.n	800db74 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	330c      	adds	r3, #12
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d003      	beq.n	800db6e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	330c      	adds	r3, #12
 800db6a:	61bb      	str	r3, [r7, #24]
 800db6c:	e002      	b.n	800db74 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800db6e:	f06f 0303 	mvn.w	r3, #3
 800db72:	e07d      	b.n	800dc70 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800db74:	4b46      	ldr	r3, [pc, #280]	@ (800dc90 <etharp_output+0x1fc>)
 800db76:	781b      	ldrb	r3, [r3, #0]
 800db78:	4619      	mov	r1, r3
 800db7a:	4a46      	ldr	r2, [pc, #280]	@ (800dc94 <etharp_output+0x200>)
 800db7c:	460b      	mov	r3, r1
 800db7e:	005b      	lsls	r3, r3, #1
 800db80:	440b      	add	r3, r1
 800db82:	00db      	lsls	r3, r3, #3
 800db84:	4413      	add	r3, r2
 800db86:	3314      	adds	r3, #20
 800db88:	781b      	ldrb	r3, [r3, #0]
 800db8a:	2b01      	cmp	r3, #1
 800db8c:	d925      	bls.n	800dbda <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800db8e:	4b40      	ldr	r3, [pc, #256]	@ (800dc90 <etharp_output+0x1fc>)
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	4619      	mov	r1, r3
 800db94:	4a3f      	ldr	r2, [pc, #252]	@ (800dc94 <etharp_output+0x200>)
 800db96:	460b      	mov	r3, r1
 800db98:	005b      	lsls	r3, r3, #1
 800db9a:	440b      	add	r3, r1
 800db9c:	00db      	lsls	r3, r3, #3
 800db9e:	4413      	add	r3, r2
 800dba0:	3308      	adds	r3, #8
 800dba2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800dba4:	68fa      	ldr	r2, [r7, #12]
 800dba6:	429a      	cmp	r2, r3
 800dba8:	d117      	bne.n	800dbda <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800dbaa:	69bb      	ldr	r3, [r7, #24]
 800dbac:	681a      	ldr	r2, [r3, #0]
 800dbae:	4b38      	ldr	r3, [pc, #224]	@ (800dc90 <etharp_output+0x1fc>)
 800dbb0:	781b      	ldrb	r3, [r3, #0]
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	4937      	ldr	r1, [pc, #220]	@ (800dc94 <etharp_output+0x200>)
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	005b      	lsls	r3, r3, #1
 800dbba:	4403      	add	r3, r0
 800dbbc:	00db      	lsls	r3, r3, #3
 800dbbe:	440b      	add	r3, r1
 800dbc0:	3304      	adds	r3, #4
 800dbc2:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d108      	bne.n	800dbda <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800dbc8:	4b31      	ldr	r3, [pc, #196]	@ (800dc90 <etharp_output+0x1fc>)
 800dbca:	781b      	ldrb	r3, [r3, #0]
 800dbcc:	461a      	mov	r2, r3
 800dbce:	68b9      	ldr	r1, [r7, #8]
 800dbd0:	68f8      	ldr	r0, [r7, #12]
 800dbd2:	f7ff fec5 	bl	800d960 <etharp_output_to_arp_index>
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	e04a      	b.n	800dc70 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800dbda:	2300      	movs	r3, #0
 800dbdc:	75fb      	strb	r3, [r7, #23]
 800dbde:	e031      	b.n	800dc44 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800dbe0:	7dfa      	ldrb	r2, [r7, #23]
 800dbe2:	492c      	ldr	r1, [pc, #176]	@ (800dc94 <etharp_output+0x200>)
 800dbe4:	4613      	mov	r3, r2
 800dbe6:	005b      	lsls	r3, r3, #1
 800dbe8:	4413      	add	r3, r2
 800dbea:	00db      	lsls	r3, r3, #3
 800dbec:	440b      	add	r3, r1
 800dbee:	3314      	adds	r3, #20
 800dbf0:	781b      	ldrb	r3, [r3, #0]
 800dbf2:	2b01      	cmp	r3, #1
 800dbf4:	d923      	bls.n	800dc3e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 800dbf6:	7dfa      	ldrb	r2, [r7, #23]
 800dbf8:	4926      	ldr	r1, [pc, #152]	@ (800dc94 <etharp_output+0x200>)
 800dbfa:	4613      	mov	r3, r2
 800dbfc:	005b      	lsls	r3, r3, #1
 800dbfe:	4413      	add	r3, r2
 800dc00:	00db      	lsls	r3, r3, #3
 800dc02:	440b      	add	r3, r1
 800dc04:	3308      	adds	r3, #8
 800dc06:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800dc08:	68fa      	ldr	r2, [r7, #12]
 800dc0a:	429a      	cmp	r2, r3
 800dc0c:	d117      	bne.n	800dc3e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800dc0e:	69bb      	ldr	r3, [r7, #24]
 800dc10:	6819      	ldr	r1, [r3, #0]
 800dc12:	7dfa      	ldrb	r2, [r7, #23]
 800dc14:	481f      	ldr	r0, [pc, #124]	@ (800dc94 <etharp_output+0x200>)
 800dc16:	4613      	mov	r3, r2
 800dc18:	005b      	lsls	r3, r3, #1
 800dc1a:	4413      	add	r3, r2
 800dc1c:	00db      	lsls	r3, r3, #3
 800dc1e:	4403      	add	r3, r0
 800dc20:	3304      	adds	r3, #4
 800dc22:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 800dc24:	4299      	cmp	r1, r3
 800dc26:	d10a      	bne.n	800dc3e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 800dc28:	4a19      	ldr	r2, [pc, #100]	@ (800dc90 <etharp_output+0x1fc>)
 800dc2a:	7dfb      	ldrb	r3, [r7, #23]
 800dc2c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800dc2e:	7dfb      	ldrb	r3, [r7, #23]
 800dc30:	461a      	mov	r2, r3
 800dc32:	68b9      	ldr	r1, [r7, #8]
 800dc34:	68f8      	ldr	r0, [r7, #12]
 800dc36:	f7ff fe93 	bl	800d960 <etharp_output_to_arp_index>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	e018      	b.n	800dc70 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800dc3e:	7dfb      	ldrb	r3, [r7, #23]
 800dc40:	3301      	adds	r3, #1
 800dc42:	75fb      	strb	r3, [r7, #23]
 800dc44:	7dfb      	ldrb	r3, [r7, #23]
 800dc46:	2b09      	cmp	r3, #9
 800dc48:	d9ca      	bls.n	800dbe0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800dc4a:	68ba      	ldr	r2, [r7, #8]
 800dc4c:	69b9      	ldr	r1, [r7, #24]
 800dc4e:	68f8      	ldr	r0, [r7, #12]
 800dc50:	f000 f822 	bl	800dc98 <etharp_query>
 800dc54:	4603      	mov	r3, r0
 800dc56:	e00b      	b.n	800dc70 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800dc5e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dc62:	9300      	str	r3, [sp, #0]
 800dc64:	69fb      	ldr	r3, [r7, #28]
 800dc66:	68b9      	ldr	r1, [r7, #8]
 800dc68:	68f8      	ldr	r0, [r7, #12]
 800dc6a:	f001 fe79 	bl	800f960 <ethernet_output>
 800dc6e:	4603      	mov	r3, r0
}
 800dc70:	4618      	mov	r0, r3
 800dc72:	3720      	adds	r7, #32
 800dc74:	46bd      	mov	sp, r7
 800dc76:	bd80      	pop	{r7, pc}
 800dc78:	0801272c 	.word	0x0801272c
 800dc7c:	0801287c 	.word	0x0801287c
 800dc80:	080127a4 	.word	0x080127a4
 800dc84:	080128cc 	.word	0x080128cc
 800dc88:	0801286c 	.word	0x0801286c
 800dc8c:	08012f7c 	.word	0x08012f7c
 800dc90:	2000d08c 	.word	0x2000d08c
 800dc94:	2000cf9c 	.word	0x2000cf9c

0800dc98 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b08c      	sub	sp, #48	@ 0x30
 800dc9c:	af02      	add	r7, sp, #8
 800dc9e:	60f8      	str	r0, [r7, #12]
 800dca0:	60b9      	str	r1, [r7, #8]
 800dca2:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	3326      	adds	r3, #38	@ 0x26
 800dca8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800dcaa:	23ff      	movs	r3, #255	@ 0xff
 800dcac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	68f9      	ldr	r1, [r7, #12]
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f000 fe04 	bl	800e8c8 <ip4_addr_isbroadcast_u32>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d10c      	bne.n	800dce0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800dcce:	2be0      	cmp	r3, #224	@ 0xe0
 800dcd0:	d006      	beq.n	800dce0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800dcd2:	68bb      	ldr	r3, [r7, #8]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d003      	beq.n	800dce0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d102      	bne.n	800dce6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800dce0:	f06f 030f 	mvn.w	r3, #15
 800dce4:	e101      	b.n	800deea <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800dce6:	68fa      	ldr	r2, [r7, #12]
 800dce8:	2101      	movs	r1, #1
 800dcea:	68b8      	ldr	r0, [r7, #8]
 800dcec:	f7ff fb60 	bl	800d3b0 <etharp_find_entry>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 800dcf4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	da02      	bge.n	800dd02 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 800dcfc:	8a7b      	ldrh	r3, [r7, #18]
 800dcfe:	b25b      	sxtb	r3, r3
 800dd00:	e0f3      	b.n	800deea <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800dd02:	8a7b      	ldrh	r3, [r7, #18]
 800dd04:	2b7e      	cmp	r3, #126	@ 0x7e
 800dd06:	d906      	bls.n	800dd16 <etharp_query+0x7e>
 800dd08:	4b7a      	ldr	r3, [pc, #488]	@ (800def4 <etharp_query+0x25c>)
 800dd0a:	f240 32c1 	movw	r2, #961	@ 0x3c1
 800dd0e:	497a      	ldr	r1, [pc, #488]	@ (800def8 <etharp_query+0x260>)
 800dd10:	487a      	ldr	r0, [pc, #488]	@ (800defc <etharp_query+0x264>)
 800dd12:	f002 f91f 	bl	800ff54 <iprintf>
  i = (netif_addr_idx_t)i_err;
 800dd16:	8a7b      	ldrh	r3, [r7, #18]
 800dd18:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800dd1a:	7c7a      	ldrb	r2, [r7, #17]
 800dd1c:	4978      	ldr	r1, [pc, #480]	@ (800df00 <etharp_query+0x268>)
 800dd1e:	4613      	mov	r3, r2
 800dd20:	005b      	lsls	r3, r3, #1
 800dd22:	4413      	add	r3, r2
 800dd24:	00db      	lsls	r3, r3, #3
 800dd26:	440b      	add	r3, r1
 800dd28:	3314      	adds	r3, #20
 800dd2a:	781b      	ldrb	r3, [r3, #0]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d115      	bne.n	800dd5c <etharp_query+0xc4>
    is_new_entry = 1;
 800dd30:	2301      	movs	r3, #1
 800dd32:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800dd34:	7c7a      	ldrb	r2, [r7, #17]
 800dd36:	4972      	ldr	r1, [pc, #456]	@ (800df00 <etharp_query+0x268>)
 800dd38:	4613      	mov	r3, r2
 800dd3a:	005b      	lsls	r3, r3, #1
 800dd3c:	4413      	add	r3, r2
 800dd3e:	00db      	lsls	r3, r3, #3
 800dd40:	440b      	add	r3, r1
 800dd42:	3314      	adds	r3, #20
 800dd44:	2201      	movs	r2, #1
 800dd46:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800dd48:	7c7a      	ldrb	r2, [r7, #17]
 800dd4a:	496d      	ldr	r1, [pc, #436]	@ (800df00 <etharp_query+0x268>)
 800dd4c:	4613      	mov	r3, r2
 800dd4e:	005b      	lsls	r3, r3, #1
 800dd50:	4413      	add	r3, r2
 800dd52:	00db      	lsls	r3, r3, #3
 800dd54:	440b      	add	r3, r1
 800dd56:	3308      	adds	r3, #8
 800dd58:	68fa      	ldr	r2, [r7, #12]
 800dd5a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800dd5c:	7c7a      	ldrb	r2, [r7, #17]
 800dd5e:	4968      	ldr	r1, [pc, #416]	@ (800df00 <etharp_query+0x268>)
 800dd60:	4613      	mov	r3, r2
 800dd62:	005b      	lsls	r3, r3, #1
 800dd64:	4413      	add	r3, r2
 800dd66:	00db      	lsls	r3, r3, #3
 800dd68:	440b      	add	r3, r1
 800dd6a:	3314      	adds	r3, #20
 800dd6c:	781b      	ldrb	r3, [r3, #0]
 800dd6e:	2b01      	cmp	r3, #1
 800dd70:	d011      	beq.n	800dd96 <etharp_query+0xfe>
 800dd72:	7c7a      	ldrb	r2, [r7, #17]
 800dd74:	4962      	ldr	r1, [pc, #392]	@ (800df00 <etharp_query+0x268>)
 800dd76:	4613      	mov	r3, r2
 800dd78:	005b      	lsls	r3, r3, #1
 800dd7a:	4413      	add	r3, r2
 800dd7c:	00db      	lsls	r3, r3, #3
 800dd7e:	440b      	add	r3, r1
 800dd80:	3314      	adds	r3, #20
 800dd82:	781b      	ldrb	r3, [r3, #0]
 800dd84:	2b01      	cmp	r3, #1
 800dd86:	d806      	bhi.n	800dd96 <etharp_query+0xfe>
 800dd88:	4b5a      	ldr	r3, [pc, #360]	@ (800def4 <etharp_query+0x25c>)
 800dd8a:	f240 32cd 	movw	r2, #973	@ 0x3cd
 800dd8e:	495d      	ldr	r1, [pc, #372]	@ (800df04 <etharp_query+0x26c>)
 800dd90:	485a      	ldr	r0, [pc, #360]	@ (800defc <etharp_query+0x264>)
 800dd92:	f002 f8df 	bl	800ff54 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800dd96:	6a3b      	ldr	r3, [r7, #32]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d102      	bne.n	800dda2 <etharp_query+0x10a>
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d10c      	bne.n	800ddbc <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800dda2:	68b9      	ldr	r1, [r7, #8]
 800dda4:	68f8      	ldr	r0, [r7, #12]
 800dda6:	f000 f963 	bl	800e070 <etharp_request>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d102      	bne.n	800ddbc <etharp_query+0x124>
      return result;
 800ddb6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ddba:	e096      	b.n	800deea <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d106      	bne.n	800ddd0 <etharp_query+0x138>
 800ddc2:	4b4c      	ldr	r3, [pc, #304]	@ (800def4 <etharp_query+0x25c>)
 800ddc4:	f240 32e1 	movw	r2, #993	@ 0x3e1
 800ddc8:	494f      	ldr	r1, [pc, #316]	@ (800df08 <etharp_query+0x270>)
 800ddca:	484c      	ldr	r0, [pc, #304]	@ (800defc <etharp_query+0x264>)
 800ddcc:	f002 f8c2 	bl	800ff54 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800ddd0:	7c7a      	ldrb	r2, [r7, #17]
 800ddd2:	494b      	ldr	r1, [pc, #300]	@ (800df00 <etharp_query+0x268>)
 800ddd4:	4613      	mov	r3, r2
 800ddd6:	005b      	lsls	r3, r3, #1
 800ddd8:	4413      	add	r3, r2
 800ddda:	00db      	lsls	r3, r3, #3
 800dddc:	440b      	add	r3, r1
 800ddde:	3314      	adds	r3, #20
 800dde0:	781b      	ldrb	r3, [r3, #0]
 800dde2:	2b01      	cmp	r3, #1
 800dde4:	d917      	bls.n	800de16 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 800dde6:	4a49      	ldr	r2, [pc, #292]	@ (800df0c <etharp_query+0x274>)
 800dde8:	7c7b      	ldrb	r3, [r7, #17]
 800ddea:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800ddec:	7c7a      	ldrb	r2, [r7, #17]
 800ddee:	4613      	mov	r3, r2
 800ddf0:	005b      	lsls	r3, r3, #1
 800ddf2:	4413      	add	r3, r2
 800ddf4:	00db      	lsls	r3, r3, #3
 800ddf6:	3308      	adds	r3, #8
 800ddf8:	4a41      	ldr	r2, [pc, #260]	@ (800df00 <etharp_query+0x268>)
 800ddfa:	4413      	add	r3, r2
 800ddfc:	3304      	adds	r3, #4
 800ddfe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800de02:	9200      	str	r2, [sp, #0]
 800de04:	697a      	ldr	r2, [r7, #20]
 800de06:	6879      	ldr	r1, [r7, #4]
 800de08:	68f8      	ldr	r0, [r7, #12]
 800de0a:	f001 fda9 	bl	800f960 <ethernet_output>
 800de0e:	4603      	mov	r3, r0
 800de10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de14:	e067      	b.n	800dee6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800de16:	7c7a      	ldrb	r2, [r7, #17]
 800de18:	4939      	ldr	r1, [pc, #228]	@ (800df00 <etharp_query+0x268>)
 800de1a:	4613      	mov	r3, r2
 800de1c:	005b      	lsls	r3, r3, #1
 800de1e:	4413      	add	r3, r2
 800de20:	00db      	lsls	r3, r3, #3
 800de22:	440b      	add	r3, r1
 800de24:	3314      	adds	r3, #20
 800de26:	781b      	ldrb	r3, [r3, #0]
 800de28:	2b01      	cmp	r3, #1
 800de2a:	d15c      	bne.n	800dee6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800de2c:	2300      	movs	r3, #0
 800de2e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	61fb      	str	r3, [r7, #28]
    while (p) {
 800de34:	e01c      	b.n	800de70 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800de36:	69fb      	ldr	r3, [r7, #28]
 800de38:	895a      	ldrh	r2, [r3, #10]
 800de3a:	69fb      	ldr	r3, [r7, #28]
 800de3c:	891b      	ldrh	r3, [r3, #8]
 800de3e:	429a      	cmp	r2, r3
 800de40:	d10a      	bne.n	800de58 <etharp_query+0x1c0>
 800de42:	69fb      	ldr	r3, [r7, #28]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d006      	beq.n	800de58 <etharp_query+0x1c0>
 800de4a:	4b2a      	ldr	r3, [pc, #168]	@ (800def4 <etharp_query+0x25c>)
 800de4c:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 800de50:	492f      	ldr	r1, [pc, #188]	@ (800df10 <etharp_query+0x278>)
 800de52:	482a      	ldr	r0, [pc, #168]	@ (800defc <etharp_query+0x264>)
 800de54:	f002 f87e 	bl	800ff54 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 800de58:	69fb      	ldr	r3, [r7, #28]
 800de5a:	7b1b      	ldrb	r3, [r3, #12]
 800de5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de60:	2b00      	cmp	r3, #0
 800de62:	d002      	beq.n	800de6a <etharp_query+0x1d2>
        copy_needed = 1;
 800de64:	2301      	movs	r3, #1
 800de66:	61bb      	str	r3, [r7, #24]
        break;
 800de68:	e005      	b.n	800de76 <etharp_query+0x1de>
      }
      p = p->next;
 800de6a:	69fb      	ldr	r3, [r7, #28]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	61fb      	str	r3, [r7, #28]
    while (p) {
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d1df      	bne.n	800de36 <etharp_query+0x19e>
    }
    if (copy_needed) {
 800de76:	69bb      	ldr	r3, [r7, #24]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d007      	beq.n	800de8c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 800de7c:	687a      	ldr	r2, [r7, #4]
 800de7e:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800de82:	200e      	movs	r0, #14
 800de84:	f7fe fb44 	bl	800c510 <pbuf_clone>
 800de88:	61f8      	str	r0, [r7, #28]
 800de8a:	e004      	b.n	800de96 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800de90:	69f8      	ldr	r0, [r7, #28]
 800de92:	f7fe f96b 	bl	800c16c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800de96:	69fb      	ldr	r3, [r7, #28]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d021      	beq.n	800dee0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800de9c:	7c7a      	ldrb	r2, [r7, #17]
 800de9e:	4918      	ldr	r1, [pc, #96]	@ (800df00 <etharp_query+0x268>)
 800dea0:	4613      	mov	r3, r2
 800dea2:	005b      	lsls	r3, r3, #1
 800dea4:	4413      	add	r3, r2
 800dea6:	00db      	lsls	r3, r3, #3
 800dea8:	440b      	add	r3, r1
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d00a      	beq.n	800dec6 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 800deb0:	7c7a      	ldrb	r2, [r7, #17]
 800deb2:	4913      	ldr	r1, [pc, #76]	@ (800df00 <etharp_query+0x268>)
 800deb4:	4613      	mov	r3, r2
 800deb6:	005b      	lsls	r3, r3, #1
 800deb8:	4413      	add	r3, r2
 800deba:	00db      	lsls	r3, r3, #3
 800debc:	440b      	add	r3, r1
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	4618      	mov	r0, r3
 800dec2:	f7fe f8ad 	bl	800c020 <pbuf_free>
      }
      arp_table[i].q = p;
 800dec6:	7c7a      	ldrb	r2, [r7, #17]
 800dec8:	490d      	ldr	r1, [pc, #52]	@ (800df00 <etharp_query+0x268>)
 800deca:	4613      	mov	r3, r2
 800decc:	005b      	lsls	r3, r3, #1
 800dece:	4413      	add	r3, r2
 800ded0:	00db      	lsls	r3, r3, #3
 800ded2:	440b      	add	r3, r1
 800ded4:	69fa      	ldr	r2, [r7, #28]
 800ded6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800ded8:	2300      	movs	r3, #0
 800deda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dede:	e002      	b.n	800dee6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800dee0:	23ff      	movs	r3, #255	@ 0xff
 800dee2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 800dee6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800deea:	4618      	mov	r0, r3
 800deec:	3728      	adds	r7, #40	@ 0x28
 800deee:	46bd      	mov	sp, r7
 800def0:	bd80      	pop	{r7, pc}
 800def2:	bf00      	nop
 800def4:	0801272c 	.word	0x0801272c
 800def8:	080128d8 	.word	0x080128d8
 800defc:	080127a4 	.word	0x080127a4
 800df00:	2000cf9c 	.word	0x2000cf9c
 800df04:	080128e8 	.word	0x080128e8
 800df08:	080128cc 	.word	0x080128cc
 800df0c:	2000d08c 	.word	0x2000d08c
 800df10:	08012910 	.word	0x08012910

0800df14 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b08a      	sub	sp, #40	@ 0x28
 800df18:	af02      	add	r7, sp, #8
 800df1a:	60f8      	str	r0, [r7, #12]
 800df1c:	60b9      	str	r1, [r7, #8]
 800df1e:	607a      	str	r2, [r7, #4]
 800df20:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800df22:	2300      	movs	r3, #0
 800df24:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d106      	bne.n	800df3a <etharp_raw+0x26>
 800df2c:	4b3a      	ldr	r3, [pc, #232]	@ (800e018 <etharp_raw+0x104>)
 800df2e:	f240 4257 	movw	r2, #1111	@ 0x457
 800df32:	493a      	ldr	r1, [pc, #232]	@ (800e01c <etharp_raw+0x108>)
 800df34:	483a      	ldr	r0, [pc, #232]	@ (800e020 <etharp_raw+0x10c>)
 800df36:	f002 f80d 	bl	800ff54 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800df3a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800df3e:	211c      	movs	r1, #28
 800df40:	200e      	movs	r0, #14
 800df42:	f7fd fd8b 	bl	800ba5c <pbuf_alloc>
 800df46:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800df48:	69bb      	ldr	r3, [r7, #24]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d102      	bne.n	800df54 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800df4e:	f04f 33ff 	mov.w	r3, #4294967295
 800df52:	e05d      	b.n	800e010 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800df54:	69bb      	ldr	r3, [r7, #24]
 800df56:	895b      	ldrh	r3, [r3, #10]
 800df58:	2b1b      	cmp	r3, #27
 800df5a:	d806      	bhi.n	800df6a <etharp_raw+0x56>
 800df5c:	4b2e      	ldr	r3, [pc, #184]	@ (800e018 <etharp_raw+0x104>)
 800df5e:	f240 4262 	movw	r2, #1122	@ 0x462
 800df62:	4930      	ldr	r1, [pc, #192]	@ (800e024 <etharp_raw+0x110>)
 800df64:	482e      	ldr	r0, [pc, #184]	@ (800e020 <etharp_raw+0x10c>)
 800df66:	f001 fff5 	bl	800ff54 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800df6a:	69bb      	ldr	r3, [r7, #24]
 800df6c:	685b      	ldr	r3, [r3, #4]
 800df6e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800df70:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800df72:	4618      	mov	r0, r3
 800df74:	f7fc fcc4 	bl	800a900 <lwip_htons>
 800df78:	4603      	mov	r3, r0
 800df7a:	461a      	mov	r2, r3
 800df7c:	697b      	ldr	r3, [r7, #20]
 800df7e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800df86:	2b06      	cmp	r3, #6
 800df88:	d006      	beq.n	800df98 <etharp_raw+0x84>
 800df8a:	4b23      	ldr	r3, [pc, #140]	@ (800e018 <etharp_raw+0x104>)
 800df8c:	f240 4269 	movw	r2, #1129	@ 0x469
 800df90:	4925      	ldr	r1, [pc, #148]	@ (800e028 <etharp_raw+0x114>)
 800df92:	4823      	ldr	r0, [pc, #140]	@ (800e020 <etharp_raw+0x10c>)
 800df94:	f001 ffde 	bl	800ff54 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	3308      	adds	r3, #8
 800df9c:	2206      	movs	r2, #6
 800df9e:	6839      	ldr	r1, [r7, #0]
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f002 f8b2 	bl	801010a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 800dfa6:	697b      	ldr	r3, [r7, #20]
 800dfa8:	3312      	adds	r3, #18
 800dfaa:	2206      	movs	r2, #6
 800dfac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dfae:	4618      	mov	r0, r3
 800dfb0:	f002 f8ab 	bl	801010a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 800dfb4:	697b      	ldr	r3, [r7, #20]
 800dfb6:	330e      	adds	r3, #14
 800dfb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dfba:	6812      	ldr	r2, [r2, #0]
 800dfbc:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800dfbe:	697b      	ldr	r3, [r7, #20]
 800dfc0:	3318      	adds	r3, #24
 800dfc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dfc4:	6812      	ldr	r2, [r2, #0]
 800dfc6:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800dfc8:	697b      	ldr	r3, [r7, #20]
 800dfca:	2200      	movs	r2, #0
 800dfcc:	701a      	strb	r2, [r3, #0]
 800dfce:	2200      	movs	r2, #0
 800dfd0:	f042 0201 	orr.w	r2, r2, #1
 800dfd4:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800dfd6:	697b      	ldr	r3, [r7, #20]
 800dfd8:	2200      	movs	r2, #0
 800dfda:	f042 0208 	orr.w	r2, r2, #8
 800dfde:	709a      	strb	r2, [r3, #2]
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800dfe4:	697b      	ldr	r3, [r7, #20]
 800dfe6:	2206      	movs	r2, #6
 800dfe8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800dfea:	697b      	ldr	r3, [r7, #20]
 800dfec:	2204      	movs	r2, #4
 800dfee:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800dff0:	f640 0306 	movw	r3, #2054	@ 0x806
 800dff4:	9300      	str	r3, [sp, #0]
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	68ba      	ldr	r2, [r7, #8]
 800dffa:	69b9      	ldr	r1, [r7, #24]
 800dffc:	68f8      	ldr	r0, [r7, #12]
 800dffe:	f001 fcaf 	bl	800f960 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800e002:	69b8      	ldr	r0, [r7, #24]
 800e004:	f7fe f80c 	bl	800c020 <pbuf_free>
  p = NULL;
 800e008:	2300      	movs	r3, #0
 800e00a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800e00c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e010:	4618      	mov	r0, r3
 800e012:	3720      	adds	r7, #32
 800e014:	46bd      	mov	sp, r7
 800e016:	bd80      	pop	{r7, pc}
 800e018:	0801272c 	.word	0x0801272c
 800e01c:	0801287c 	.word	0x0801287c
 800e020:	080127a4 	.word	0x080127a4
 800e024:	0801292c 	.word	0x0801292c
 800e028:	08012960 	.word	0x08012960

0800e02c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b088      	sub	sp, #32
 800e030:	af04      	add	r7, sp, #16
 800e032:	60f8      	str	r0, [r7, #12]
 800e034:	60b9      	str	r1, [r7, #8]
 800e036:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800e048:	2201      	movs	r2, #1
 800e04a:	9203      	str	r2, [sp, #12]
 800e04c:	68ba      	ldr	r2, [r7, #8]
 800e04e:	9202      	str	r2, [sp, #8]
 800e050:	4a06      	ldr	r2, [pc, #24]	@ (800e06c <etharp_request_dst+0x40>)
 800e052:	9201      	str	r2, [sp, #4]
 800e054:	9300      	str	r3, [sp, #0]
 800e056:	4603      	mov	r3, r0
 800e058:	687a      	ldr	r2, [r7, #4]
 800e05a:	68f8      	ldr	r0, [r7, #12]
 800e05c:	f7ff ff5a 	bl	800df14 <etharp_raw>
 800e060:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800e062:	4618      	mov	r0, r3
 800e064:	3710      	adds	r7, #16
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}
 800e06a:	bf00      	nop
 800e06c:	08012f84 	.word	0x08012f84

0800e070 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800e070:	b580      	push	{r7, lr}
 800e072:	b082      	sub	sp, #8
 800e074:	af00      	add	r7, sp, #0
 800e076:	6078      	str	r0, [r7, #4]
 800e078:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800e07a:	4a05      	ldr	r2, [pc, #20]	@ (800e090 <etharp_request+0x20>)
 800e07c:	6839      	ldr	r1, [r7, #0]
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	f7ff ffd4 	bl	800e02c <etharp_request_dst>
 800e084:	4603      	mov	r3, r0
}
 800e086:	4618      	mov	r0, r3
 800e088:	3708      	adds	r7, #8
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
 800e08e:	bf00      	nop
 800e090:	08012f7c 	.word	0x08012f7c

0800e094 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b08e      	sub	sp, #56	@ 0x38
 800e098:	af04      	add	r7, sp, #16
 800e09a:	6078      	str	r0, [r7, #4]
 800e09c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800e09e:	4b79      	ldr	r3, [pc, #484]	@ (800e284 <icmp_input+0x1f0>)
 800e0a0:	689b      	ldr	r3, [r3, #8]
 800e0a2:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 800e0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a6:	781b      	ldrb	r3, [r3, #0]
 800e0a8:	f003 030f 	and.w	r3, r3, #15
 800e0ac:	b2db      	uxtb	r3, r3
 800e0ae:	009b      	lsls	r3, r3, #2
 800e0b0:	b2db      	uxtb	r3, r3
 800e0b2:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 800e0b4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e0b6:	2b13      	cmp	r3, #19
 800e0b8:	f240 80cd 	bls.w	800e256 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	895b      	ldrh	r3, [r3, #10]
 800e0c0:	2b03      	cmp	r3, #3
 800e0c2:	f240 80ca 	bls.w	800e25a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	685b      	ldr	r3, [r3, #4]
 800e0ca:	781b      	ldrb	r3, [r3, #0]
 800e0cc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 800e0d0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	f000 80b7 	beq.w	800e248 <icmp_input+0x1b4>
 800e0da:	2b08      	cmp	r3, #8
 800e0dc:	f040 80b7 	bne.w	800e24e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 800e0e0:	4b69      	ldr	r3, [pc, #420]	@ (800e288 <icmp_input+0x1f4>)
 800e0e2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e0e4:	4b67      	ldr	r3, [pc, #412]	@ (800e284 <icmp_input+0x1f0>)
 800e0e6:	695b      	ldr	r3, [r3, #20]
 800e0e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e0ec:	2be0      	cmp	r3, #224	@ 0xe0
 800e0ee:	f000 80bb 	beq.w	800e268 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800e0f2:	4b64      	ldr	r3, [pc, #400]	@ (800e284 <icmp_input+0x1f0>)
 800e0f4:	695b      	ldr	r3, [r3, #20]
 800e0f6:	4a63      	ldr	r2, [pc, #396]	@ (800e284 <icmp_input+0x1f0>)
 800e0f8:	6812      	ldr	r2, [r2, #0]
 800e0fa:	4611      	mov	r1, r2
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	f000 fbe3 	bl	800e8c8 <ip4_addr_isbroadcast_u32>
 800e102:	4603      	mov	r3, r0
 800e104:	2b00      	cmp	r3, #0
 800e106:	f040 80b1 	bne.w	800e26c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	891b      	ldrh	r3, [r3, #8]
 800e10e:	2b07      	cmp	r3, #7
 800e110:	f240 80a5 	bls.w	800e25e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800e114:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e116:	330e      	adds	r3, #14
 800e118:	4619      	mov	r1, r3
 800e11a:	6878      	ldr	r0, [r7, #4]
 800e11c:	f7fd feea 	bl	800bef4 <pbuf_add_header>
 800e120:	4603      	mov	r3, r0
 800e122:	2b00      	cmp	r3, #0
 800e124:	d04b      	beq.n	800e1be <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	891a      	ldrh	r2, [r3, #8]
 800e12a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e12c:	4413      	add	r3, r2
 800e12e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	891b      	ldrh	r3, [r3, #8]
 800e134:	8b7a      	ldrh	r2, [r7, #26]
 800e136:	429a      	cmp	r2, r3
 800e138:	f0c0 809a 	bcc.w	800e270 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 800e13c:	8b7b      	ldrh	r3, [r7, #26]
 800e13e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e142:	4619      	mov	r1, r3
 800e144:	200e      	movs	r0, #14
 800e146:	f7fd fc89 	bl	800ba5c <pbuf_alloc>
 800e14a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 800e14c:	697b      	ldr	r3, [r7, #20]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	f000 8090 	beq.w	800e274 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800e154:	697b      	ldr	r3, [r7, #20]
 800e156:	895b      	ldrh	r3, [r3, #10]
 800e158:	461a      	mov	r2, r3
 800e15a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e15c:	3308      	adds	r3, #8
 800e15e:	429a      	cmp	r2, r3
 800e160:	d203      	bcs.n	800e16a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 800e162:	6978      	ldr	r0, [r7, #20]
 800e164:	f7fd ff5c 	bl	800c020 <pbuf_free>
          goto icmperr;
 800e168:	e085      	b.n	800e276 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	685b      	ldr	r3, [r3, #4]
 800e16e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e170:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e172:	4618      	mov	r0, r3
 800e174:	f001 ffc9 	bl	801010a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 800e178:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e17a:	4619      	mov	r1, r3
 800e17c:	6978      	ldr	r0, [r7, #20]
 800e17e:	f7fd fec9 	bl	800bf14 <pbuf_remove_header>
 800e182:	4603      	mov	r3, r0
 800e184:	2b00      	cmp	r3, #0
 800e186:	d009      	beq.n	800e19c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800e188:	4b40      	ldr	r3, [pc, #256]	@ (800e28c <icmp_input+0x1f8>)
 800e18a:	22b6      	movs	r2, #182	@ 0xb6
 800e18c:	4940      	ldr	r1, [pc, #256]	@ (800e290 <icmp_input+0x1fc>)
 800e18e:	4841      	ldr	r0, [pc, #260]	@ (800e294 <icmp_input+0x200>)
 800e190:	f001 fee0 	bl	800ff54 <iprintf>
          pbuf_free(r);
 800e194:	6978      	ldr	r0, [r7, #20]
 800e196:	f7fd ff43 	bl	800c020 <pbuf_free>
          goto icmperr;
 800e19a:	e06c      	b.n	800e276 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 800e19c:	6879      	ldr	r1, [r7, #4]
 800e19e:	6978      	ldr	r0, [r7, #20]
 800e1a0:	f7fe f872 	bl	800c288 <pbuf_copy>
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d003      	beq.n	800e1b2 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 800e1aa:	6978      	ldr	r0, [r7, #20]
 800e1ac:	f7fd ff38 	bl	800c020 <pbuf_free>
          goto icmperr;
 800e1b0:	e061      	b.n	800e276 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	f7fd ff34 	bl	800c020 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 800e1b8:	697b      	ldr	r3, [r7, #20]
 800e1ba:	607b      	str	r3, [r7, #4]
 800e1bc:	e00f      	b.n	800e1de <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800e1be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e1c0:	330e      	adds	r3, #14
 800e1c2:	4619      	mov	r1, r3
 800e1c4:	6878      	ldr	r0, [r7, #4]
 800e1c6:	f7fd fea5 	bl	800bf14 <pbuf_remove_header>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d006      	beq.n	800e1de <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800e1d0:	4b2e      	ldr	r3, [pc, #184]	@ (800e28c <icmp_input+0x1f8>)
 800e1d2:	22c7      	movs	r2, #199	@ 0xc7
 800e1d4:	4930      	ldr	r1, [pc, #192]	@ (800e298 <icmp_input+0x204>)
 800e1d6:	482f      	ldr	r0, [pc, #188]	@ (800e294 <icmp_input+0x200>)
 800e1d8:	f001 febc 	bl	800ff54 <iprintf>
          goto icmperr;
 800e1dc:	e04b      	b.n	800e276 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	685b      	ldr	r3, [r3, #4]
 800e1e2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 800e1e4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e1e6:	4619      	mov	r1, r3
 800e1e8:	6878      	ldr	r0, [r7, #4]
 800e1ea:	f7fd fe83 	bl	800bef4 <pbuf_add_header>
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d12b      	bne.n	800e24c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	685b      	ldr	r3, [r3, #4]
 800e1f8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 800e1fa:	69fb      	ldr	r3, [r7, #28]
 800e1fc:	681a      	ldr	r2, [r3, #0]
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800e202:	4b20      	ldr	r3, [pc, #128]	@ (800e284 <icmp_input+0x1f0>)
 800e204:	691a      	ldr	r2, [r3, #16]
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	2200      	movs	r2, #0
 800e20e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 800e210:	693b      	ldr	r3, [r7, #16]
 800e212:	2200      	movs	r2, #0
 800e214:	709a      	strb	r2, [r3, #2]
 800e216:	2200      	movs	r2, #0
 800e218:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	22ff      	movs	r2, #255	@ 0xff
 800e21e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	2200      	movs	r2, #0
 800e224:	729a      	strb	r2, [r3, #10]
 800e226:	2200      	movs	r2, #0
 800e228:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	9302      	str	r3, [sp, #8]
 800e22e:	2301      	movs	r3, #1
 800e230:	9301      	str	r3, [sp, #4]
 800e232:	2300      	movs	r3, #0
 800e234:	9300      	str	r3, [sp, #0]
 800e236:	23ff      	movs	r3, #255	@ 0xff
 800e238:	2200      	movs	r2, #0
 800e23a:	69f9      	ldr	r1, [r7, #28]
 800e23c:	6878      	ldr	r0, [r7, #4]
 800e23e:	f000 fa6b 	bl	800e718 <ip4_output_if>
 800e242:	4603      	mov	r3, r0
 800e244:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 800e246:	e001      	b.n	800e24c <icmp_input+0x1b8>
      break;
 800e248:	bf00      	nop
 800e24a:	e000      	b.n	800e24e <icmp_input+0x1ba>
      break;
 800e24c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f7fd fee6 	bl	800c020 <pbuf_free>
  return;
 800e254:	e013      	b.n	800e27e <icmp_input+0x1ea>
    goto lenerr;
 800e256:	bf00      	nop
 800e258:	e002      	b.n	800e260 <icmp_input+0x1cc>
    goto lenerr;
 800e25a:	bf00      	nop
 800e25c:	e000      	b.n	800e260 <icmp_input+0x1cc>
        goto lenerr;
 800e25e:	bf00      	nop
lenerr:
  pbuf_free(p);
 800e260:	6878      	ldr	r0, [r7, #4]
 800e262:	f7fd fedd 	bl	800c020 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800e266:	e00a      	b.n	800e27e <icmp_input+0x1ea>
        goto icmperr;
 800e268:	bf00      	nop
 800e26a:	e004      	b.n	800e276 <icmp_input+0x1e2>
        goto icmperr;
 800e26c:	bf00      	nop
 800e26e:	e002      	b.n	800e276 <icmp_input+0x1e2>
          goto icmperr;
 800e270:	bf00      	nop
 800e272:	e000      	b.n	800e276 <icmp_input+0x1e2>
          goto icmperr;
 800e274:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800e276:	6878      	ldr	r0, [r7, #4]
 800e278:	f7fd fed2 	bl	800c020 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800e27c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800e27e:	3728      	adds	r7, #40	@ 0x28
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}
 800e284:	20009d70 	.word	0x20009d70
 800e288:	20009d84 	.word	0x20009d84
 800e28c:	080129a4 	.word	0x080129a4
 800e290:	080129dc 	.word	0x080129dc
 800e294:	08012a14 	.word	0x08012a14
 800e298:	08012a3c 	.word	0x08012a3c

0800e29c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b082      	sub	sp, #8
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]
 800e2a4:	460b      	mov	r3, r1
 800e2a6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800e2a8:	78fb      	ldrb	r3, [r7, #3]
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	2103      	movs	r1, #3
 800e2ae:	6878      	ldr	r0, [r7, #4]
 800e2b0:	f000 f814 	bl	800e2dc <icmp_send_response>
}
 800e2b4:	bf00      	nop
 800e2b6:	3708      	adds	r7, #8
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b082      	sub	sp, #8
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
 800e2c4:	460b      	mov	r3, r1
 800e2c6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800e2c8:	78fb      	ldrb	r3, [r7, #3]
 800e2ca:	461a      	mov	r2, r3
 800e2cc:	210b      	movs	r1, #11
 800e2ce:	6878      	ldr	r0, [r7, #4]
 800e2d0:	f000 f804 	bl	800e2dc <icmp_send_response>
}
 800e2d4:	bf00      	nop
 800e2d6:	3708      	adds	r7, #8
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	bd80      	pop	{r7, pc}

0800e2dc <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	b08c      	sub	sp, #48	@ 0x30
 800e2e0:	af04      	add	r7, sp, #16
 800e2e2:	6078      	str	r0, [r7, #4]
 800e2e4:	460b      	mov	r3, r1
 800e2e6:	70fb      	strb	r3, [r7, #3]
 800e2e8:	4613      	mov	r3, r2
 800e2ea:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800e2ec:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e2f0:	2124      	movs	r1, #36	@ 0x24
 800e2f2:	2022      	movs	r0, #34	@ 0x22
 800e2f4:	f7fd fbb2 	bl	800ba5c <pbuf_alloc>
 800e2f8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800e2fa:	69fb      	ldr	r3, [r7, #28]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d04c      	beq.n	800e39a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800e300:	69fb      	ldr	r3, [r7, #28]
 800e302:	895b      	ldrh	r3, [r3, #10]
 800e304:	2b23      	cmp	r3, #35	@ 0x23
 800e306:	d806      	bhi.n	800e316 <icmp_send_response+0x3a>
 800e308:	4b26      	ldr	r3, [pc, #152]	@ (800e3a4 <icmp_send_response+0xc8>)
 800e30a:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800e30e:	4926      	ldr	r1, [pc, #152]	@ (800e3a8 <icmp_send_response+0xcc>)
 800e310:	4826      	ldr	r0, [pc, #152]	@ (800e3ac <icmp_send_response+0xd0>)
 800e312:	f001 fe1f 	bl	800ff54 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	685b      	ldr	r3, [r3, #4]
 800e31a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800e31c:	69fb      	ldr	r3, [r7, #28]
 800e31e:	685b      	ldr	r3, [r3, #4]
 800e320:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	78fa      	ldrb	r2, [r7, #3]
 800e326:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800e328:	697b      	ldr	r3, [r7, #20]
 800e32a:	78ba      	ldrb	r2, [r7, #2]
 800e32c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800e32e:	697b      	ldr	r3, [r7, #20]
 800e330:	2200      	movs	r2, #0
 800e332:	711a      	strb	r2, [r3, #4]
 800e334:	2200      	movs	r2, #0
 800e336:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800e338:	697b      	ldr	r3, [r7, #20]
 800e33a:	2200      	movs	r2, #0
 800e33c:	719a      	strb	r2, [r3, #6]
 800e33e:	2200      	movs	r2, #0
 800e340:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800e342:	69fb      	ldr	r3, [r7, #28]
 800e344:	685b      	ldr	r3, [r3, #4]
 800e346:	f103 0008 	add.w	r0, r3, #8
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	685b      	ldr	r3, [r3, #4]
 800e34e:	221c      	movs	r2, #28
 800e350:	4619      	mov	r1, r3
 800e352:	f001 feda 	bl	801010a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800e356:	69bb      	ldr	r3, [r7, #24]
 800e358:	68db      	ldr	r3, [r3, #12]
 800e35a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 800e35c:	f107 030c 	add.w	r3, r7, #12
 800e360:	4618      	mov	r0, r3
 800e362:	f000 f825 	bl	800e3b0 <ip4_route>
 800e366:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d011      	beq.n	800e392 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800e36e:	697b      	ldr	r3, [r7, #20]
 800e370:	2200      	movs	r2, #0
 800e372:	709a      	strb	r2, [r3, #2]
 800e374:	2200      	movs	r2, #0
 800e376:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800e378:	f107 020c 	add.w	r2, r7, #12
 800e37c:	693b      	ldr	r3, [r7, #16]
 800e37e:	9302      	str	r3, [sp, #8]
 800e380:	2301      	movs	r3, #1
 800e382:	9301      	str	r3, [sp, #4]
 800e384:	2300      	movs	r3, #0
 800e386:	9300      	str	r3, [sp, #0]
 800e388:	23ff      	movs	r3, #255	@ 0xff
 800e38a:	2100      	movs	r1, #0
 800e38c:	69f8      	ldr	r0, [r7, #28]
 800e38e:	f000 f9c3 	bl	800e718 <ip4_output_if>
  }
  pbuf_free(q);
 800e392:	69f8      	ldr	r0, [r7, #28]
 800e394:	f7fd fe44 	bl	800c020 <pbuf_free>
 800e398:	e000      	b.n	800e39c <icmp_send_response+0xc0>
    return;
 800e39a:	bf00      	nop
}
 800e39c:	3720      	adds	r7, #32
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	bd80      	pop	{r7, pc}
 800e3a2:	bf00      	nop
 800e3a4:	080129a4 	.word	0x080129a4
 800e3a8:	08012a70 	.word	0x08012a70
 800e3ac:	08012a14 	.word	0x08012a14

0800e3b0 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800e3b0:	b480      	push	{r7}
 800e3b2:	b085      	sub	sp, #20
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 800e3b8:	4b33      	ldr	r3, [pc, #204]	@ (800e488 <ip4_route+0xd8>)
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	60fb      	str	r3, [r7, #12]
 800e3be:	e036      	b.n	800e42e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e3c6:	f003 0301 	and.w	r3, r3, #1
 800e3ca:	b2db      	uxtb	r3, r3
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d02b      	beq.n	800e428 <ip4_route+0x78>
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e3d6:	089b      	lsrs	r3, r3, #2
 800e3d8:	f003 0301 	and.w	r3, r3, #1
 800e3dc:	b2db      	uxtb	r3, r3
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d022      	beq.n	800e428 <ip4_route+0x78>
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	3304      	adds	r3, #4
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d01d      	beq.n	800e428 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	681a      	ldr	r2, [r3, #0]
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	3304      	adds	r3, #4
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	405a      	eors	r2, r3
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	3308      	adds	r3, #8
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	4013      	ands	r3, r2
 800e400:	2b00      	cmp	r3, #0
 800e402:	d101      	bne.n	800e408 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	e038      	b.n	800e47a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e40e:	f003 0302 	and.w	r3, r3, #2
 800e412:	2b00      	cmp	r3, #0
 800e414:	d108      	bne.n	800e428 <ip4_route+0x78>
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681a      	ldr	r2, [r3, #0]
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	330c      	adds	r3, #12
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	429a      	cmp	r2, r3
 800e422:	d101      	bne.n	800e428 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	e028      	b.n	800e47a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	60fb      	str	r3, [r7, #12]
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d1c5      	bne.n	800e3c0 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e434:	4b15      	ldr	r3, [pc, #84]	@ (800e48c <ip4_route+0xdc>)
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d01a      	beq.n	800e472 <ip4_route+0xc2>
 800e43c:	4b13      	ldr	r3, [pc, #76]	@ (800e48c <ip4_route+0xdc>)
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e444:	f003 0301 	and.w	r3, r3, #1
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d012      	beq.n	800e472 <ip4_route+0xc2>
 800e44c:	4b0f      	ldr	r3, [pc, #60]	@ (800e48c <ip4_route+0xdc>)
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e454:	f003 0304 	and.w	r3, r3, #4
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d00a      	beq.n	800e472 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800e45c:	4b0b      	ldr	r3, [pc, #44]	@ (800e48c <ip4_route+0xdc>)
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	3304      	adds	r3, #4
 800e462:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e464:	2b00      	cmp	r3, #0
 800e466:	d004      	beq.n	800e472 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	b2db      	uxtb	r3, r3
 800e46e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e470:	d101      	bne.n	800e476 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800e472:	2300      	movs	r3, #0
 800e474:	e001      	b.n	800e47a <ip4_route+0xca>
  }

  return netif_default;
 800e476:	4b05      	ldr	r3, [pc, #20]	@ (800e48c <ip4_route+0xdc>)
 800e478:	681b      	ldr	r3, [r3, #0]
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	3714      	adds	r7, #20
 800e47e:	46bd      	mov	sp, r7
 800e480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e484:	4770      	bx	lr
 800e486:	bf00      	nop
 800e488:	2000cf84 	.word	0x2000cf84
 800e48c:	2000cf88 	.word	0x2000cf88

0800e490 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b082      	sub	sp, #8
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e49e:	f003 0301 	and.w	r3, r3, #1
 800e4a2:	b2db      	uxtb	r3, r3
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d016      	beq.n	800e4d6 <ip4_input_accept+0x46>
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	3304      	adds	r3, #4
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d011      	beq.n	800e4d6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e4b2:	4b0b      	ldr	r3, [pc, #44]	@ (800e4e0 <ip4_input_accept+0x50>)
 800e4b4:	695a      	ldr	r2, [r3, #20]
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	3304      	adds	r3, #4
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	429a      	cmp	r2, r3
 800e4be:	d008      	beq.n	800e4d2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800e4c0:	4b07      	ldr	r3, [pc, #28]	@ (800e4e0 <ip4_input_accept+0x50>)
 800e4c2:	695b      	ldr	r3, [r3, #20]
 800e4c4:	6879      	ldr	r1, [r7, #4]
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	f000 f9fe 	bl	800e8c8 <ip4_addr_isbroadcast_u32>
 800e4cc:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d001      	beq.n	800e4d6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 800e4d2:	2301      	movs	r3, #1
 800e4d4:	e000      	b.n	800e4d8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 800e4d6:	2300      	movs	r3, #0
}
 800e4d8:	4618      	mov	r0, r3
 800e4da:	3708      	adds	r7, #8
 800e4dc:	46bd      	mov	sp, r7
 800e4de:	bd80      	pop	{r7, pc}
 800e4e0:	20009d70 	.word	0x20009d70

0800e4e4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b086      	sub	sp, #24
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
 800e4ec:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	685b      	ldr	r3, [r3, #4]
 800e4f2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	781b      	ldrb	r3, [r3, #0]
 800e4f8:	091b      	lsrs	r3, r3, #4
 800e4fa:	b2db      	uxtb	r3, r3
 800e4fc:	2b04      	cmp	r3, #4
 800e4fe:	d004      	beq.n	800e50a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f7fd fd8d 	bl	800c020 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800e506:	2300      	movs	r3, #0
 800e508:	e0fd      	b.n	800e706 <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	781b      	ldrb	r3, [r3, #0]
 800e50e:	f003 030f 	and.w	r3, r3, #15
 800e512:	b2db      	uxtb	r3, r3
 800e514:	009b      	lsls	r3, r3, #2
 800e516:	b2db      	uxtb	r3, r3
 800e518:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800e51a:	697b      	ldr	r3, [r7, #20]
 800e51c:	885b      	ldrh	r3, [r3, #2]
 800e51e:	b29b      	uxth	r3, r3
 800e520:	4618      	mov	r0, r3
 800e522:	f7fc f9ed 	bl	800a900 <lwip_htons>
 800e526:	4603      	mov	r3, r0
 800e528:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	891b      	ldrh	r3, [r3, #8]
 800e52e:	89ba      	ldrh	r2, [r7, #12]
 800e530:	429a      	cmp	r2, r3
 800e532:	d204      	bcs.n	800e53e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800e534:	89bb      	ldrh	r3, [r7, #12]
 800e536:	4619      	mov	r1, r3
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f7fd fbeb 	bl	800bd14 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	895b      	ldrh	r3, [r3, #10]
 800e542:	89fa      	ldrh	r2, [r7, #14]
 800e544:	429a      	cmp	r2, r3
 800e546:	d807      	bhi.n	800e558 <ip4_input+0x74>
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	891b      	ldrh	r3, [r3, #8]
 800e54c:	89ba      	ldrh	r2, [r7, #12]
 800e54e:	429a      	cmp	r2, r3
 800e550:	d802      	bhi.n	800e558 <ip4_input+0x74>
 800e552:	89fb      	ldrh	r3, [r7, #14]
 800e554:	2b13      	cmp	r3, #19
 800e556:	d804      	bhi.n	800e562 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800e558:	6878      	ldr	r0, [r7, #4]
 800e55a:	f7fd fd61 	bl	800c020 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800e55e:	2300      	movs	r3, #0
 800e560:	e0d1      	b.n	800e706 <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800e562:	697b      	ldr	r3, [r7, #20]
 800e564:	691b      	ldr	r3, [r3, #16]
 800e566:	4a6a      	ldr	r2, [pc, #424]	@ (800e710 <ip4_input+0x22c>)
 800e568:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800e56a:	697b      	ldr	r3, [r7, #20]
 800e56c:	68db      	ldr	r3, [r3, #12]
 800e56e:	4a68      	ldr	r2, [pc, #416]	@ (800e710 <ip4_input+0x22c>)
 800e570:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e572:	4b67      	ldr	r3, [pc, #412]	@ (800e710 <ip4_input+0x22c>)
 800e574:	695b      	ldr	r3, [r3, #20]
 800e576:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e57a:	2be0      	cmp	r3, #224	@ 0xe0
 800e57c:	d112      	bne.n	800e5a4 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800e57e:	683b      	ldr	r3, [r7, #0]
 800e580:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e584:	f003 0301 	and.w	r3, r3, #1
 800e588:	b2db      	uxtb	r3, r3
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d007      	beq.n	800e59e <ip4_input+0xba>
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	3304      	adds	r3, #4
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d002      	beq.n	800e59e <ip4_input+0xba>
      netif = inp;
 800e598:	683b      	ldr	r3, [r7, #0]
 800e59a:	613b      	str	r3, [r7, #16]
 800e59c:	e02a      	b.n	800e5f4 <ip4_input+0x110>
    } else {
      netif = NULL;
 800e59e:	2300      	movs	r3, #0
 800e5a0:	613b      	str	r3, [r7, #16]
 800e5a2:	e027      	b.n	800e5f4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 800e5a4:	6838      	ldr	r0, [r7, #0]
 800e5a6:	f7ff ff73 	bl	800e490 <ip4_input_accept>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d002      	beq.n	800e5b6 <ip4_input+0xd2>
      netif = inp;
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	613b      	str	r3, [r7, #16]
 800e5b4:	e01e      	b.n	800e5f4 <ip4_input+0x110>
    } else {
      netif = NULL;
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 800e5ba:	4b55      	ldr	r3, [pc, #340]	@ (800e710 <ip4_input+0x22c>)
 800e5bc:	695b      	ldr	r3, [r3, #20]
 800e5be:	b2db      	uxtb	r3, r3
 800e5c0:	2b7f      	cmp	r3, #127	@ 0x7f
 800e5c2:	d017      	beq.n	800e5f4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 800e5c4:	4b53      	ldr	r3, [pc, #332]	@ (800e714 <ip4_input+0x230>)
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	613b      	str	r3, [r7, #16]
 800e5ca:	e00e      	b.n	800e5ea <ip4_input+0x106>
          if (netif == inp) {
 800e5cc:	693a      	ldr	r2, [r7, #16]
 800e5ce:	683b      	ldr	r3, [r7, #0]
 800e5d0:	429a      	cmp	r2, r3
 800e5d2:	d006      	beq.n	800e5e2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 800e5d4:	6938      	ldr	r0, [r7, #16]
 800e5d6:	f7ff ff5b 	bl	800e490 <ip4_input_accept>
 800e5da:	4603      	mov	r3, r0
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d108      	bne.n	800e5f2 <ip4_input+0x10e>
 800e5e0:	e000      	b.n	800e5e4 <ip4_input+0x100>
            continue;
 800e5e2:	bf00      	nop
        NETIF_FOREACH(netif) {
 800e5e4:	693b      	ldr	r3, [r7, #16]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	613b      	str	r3, [r7, #16]
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d1ed      	bne.n	800e5cc <ip4_input+0xe8>
 800e5f0:	e000      	b.n	800e5f4 <ip4_input+0x110>
            break;
 800e5f2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e5f4:	4b46      	ldr	r3, [pc, #280]	@ (800e710 <ip4_input+0x22c>)
 800e5f6:	691b      	ldr	r3, [r3, #16]
 800e5f8:	6839      	ldr	r1, [r7, #0]
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	f000 f964 	bl	800e8c8 <ip4_addr_isbroadcast_u32>
 800e600:	4603      	mov	r3, r0
 800e602:	2b00      	cmp	r3, #0
 800e604:	d105      	bne.n	800e612 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800e606:	4b42      	ldr	r3, [pc, #264]	@ (800e710 <ip4_input+0x22c>)
 800e608:	691b      	ldr	r3, [r3, #16]
 800e60a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e60e:	2be0      	cmp	r3, #224	@ 0xe0
 800e610:	d104      	bne.n	800e61c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f7fd fd04 	bl	800c020 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800e618:	2300      	movs	r3, #0
 800e61a:	e074      	b.n	800e706 <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800e61c:	693b      	ldr	r3, [r7, #16]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d104      	bne.n	800e62c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f7fd fcfc 	bl	800c020 <pbuf_free>
    return ERR_OK;
 800e628:	2300      	movs	r3, #0
 800e62a:	e06c      	b.n	800e706 <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800e62c:	697b      	ldr	r3, [r7, #20]
 800e62e:	88db      	ldrh	r3, [r3, #6]
 800e630:	b29b      	uxth	r3, r3
 800e632:	461a      	mov	r2, r3
 800e634:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 800e638:	4013      	ands	r3, r2
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d00b      	beq.n	800e656 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f000 fdc6 	bl	800f1d0 <ip4_reass>
 800e644:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d101      	bne.n	800e650 <ip4_input+0x16c>
      return ERR_OK;
 800e64c:	2300      	movs	r3, #0
 800e64e:	e05a      	b.n	800e706 <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	685b      	ldr	r3, [r3, #4]
 800e654:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800e656:	4a2e      	ldr	r2, [pc, #184]	@ (800e710 <ip4_input+0x22c>)
 800e658:	693b      	ldr	r3, [r7, #16]
 800e65a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800e65c:	4a2c      	ldr	r2, [pc, #176]	@ (800e710 <ip4_input+0x22c>)
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800e662:	4a2b      	ldr	r2, [pc, #172]	@ (800e710 <ip4_input+0x22c>)
 800e664:	697b      	ldr	r3, [r7, #20]
 800e666:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 800e668:	697b      	ldr	r3, [r7, #20]
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	f003 030f 	and.w	r3, r3, #15
 800e670:	b2db      	uxtb	r3, r3
 800e672:	009b      	lsls	r3, r3, #2
 800e674:	b2db      	uxtb	r3, r3
 800e676:	461a      	mov	r2, r3
 800e678:	4b25      	ldr	r3, [pc, #148]	@ (800e710 <ip4_input+0x22c>)
 800e67a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 800e67c:	89fb      	ldrh	r3, [r7, #14]
 800e67e:	4619      	mov	r1, r3
 800e680:	6878      	ldr	r0, [r7, #4]
 800e682:	f7fd fc47 	bl	800bf14 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	7a5b      	ldrb	r3, [r3, #9]
 800e68a:	2b01      	cmp	r3, #1
 800e68c:	d006      	beq.n	800e69c <ip4_input+0x1b8>
 800e68e:	2b11      	cmp	r3, #17
 800e690:	d109      	bne.n	800e6a6 <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 800e692:	6839      	ldr	r1, [r7, #0]
 800e694:	6878      	ldr	r0, [r7, #4]
 800e696:	f7fe f975 	bl	800c984 <udp_input>
        break;
 800e69a:	e021      	b.n	800e6e0 <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 800e69c:	6839      	ldr	r1, [r7, #0]
 800e69e:	6878      	ldr	r0, [r7, #4]
 800e6a0:	f7ff fcf8 	bl	800e094 <icmp_input>
        break;
 800e6a4:	e01c      	b.n	800e6e0 <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e6a6:	4b1a      	ldr	r3, [pc, #104]	@ (800e710 <ip4_input+0x22c>)
 800e6a8:	695b      	ldr	r3, [r3, #20]
 800e6aa:	6939      	ldr	r1, [r7, #16]
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	f000 f90b 	bl	800e8c8 <ip4_addr_isbroadcast_u32>
 800e6b2:	4603      	mov	r3, r0
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d10f      	bne.n	800e6d8 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e6b8:	4b15      	ldr	r3, [pc, #84]	@ (800e710 <ip4_input+0x22c>)
 800e6ba:	695b      	ldr	r3, [r3, #20]
 800e6bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e6c0:	2be0      	cmp	r3, #224	@ 0xe0
 800e6c2:	d009      	beq.n	800e6d8 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 800e6c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e6c8:	4619      	mov	r1, r3
 800e6ca:	6878      	ldr	r0, [r7, #4]
 800e6cc:	f7fd fc95 	bl	800bffa <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800e6d0:	2102      	movs	r1, #2
 800e6d2:	6878      	ldr	r0, [r7, #4]
 800e6d4:	f7ff fde2 	bl	800e29c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 800e6d8:	6878      	ldr	r0, [r7, #4]
 800e6da:	f7fd fca1 	bl	800c020 <pbuf_free>
        break;
 800e6de:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800e6e0:	4b0b      	ldr	r3, [pc, #44]	@ (800e710 <ip4_input+0x22c>)
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800e6e6:	4b0a      	ldr	r3, [pc, #40]	@ (800e710 <ip4_input+0x22c>)
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800e6ec:	4b08      	ldr	r3, [pc, #32]	@ (800e710 <ip4_input+0x22c>)
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800e6f2:	4b07      	ldr	r3, [pc, #28]	@ (800e710 <ip4_input+0x22c>)
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800e6f8:	4b05      	ldr	r3, [pc, #20]	@ (800e710 <ip4_input+0x22c>)
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800e6fe:	4b04      	ldr	r3, [pc, #16]	@ (800e710 <ip4_input+0x22c>)
 800e700:	2200      	movs	r2, #0
 800e702:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800e704:	2300      	movs	r3, #0
}
 800e706:	4618      	mov	r0, r3
 800e708:	3718      	adds	r7, #24
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bd80      	pop	{r7, pc}
 800e70e:	bf00      	nop
 800e710:	20009d70 	.word	0x20009d70
 800e714:	2000cf84 	.word	0x2000cf84

0800e718 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 800e718:	b580      	push	{r7, lr}
 800e71a:	b08a      	sub	sp, #40	@ 0x28
 800e71c:	af04      	add	r7, sp, #16
 800e71e:	60f8      	str	r0, [r7, #12]
 800e720:	60b9      	str	r1, [r7, #8]
 800e722:	607a      	str	r2, [r7, #4]
 800e724:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800e726:	68bb      	ldr	r3, [r7, #8]
 800e728:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d009      	beq.n	800e744 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800e730:	68bb      	ldr	r3, [r7, #8]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d003      	beq.n	800e73e <ip4_output_if+0x26>
 800e736:	68bb      	ldr	r3, [r7, #8]
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d102      	bne.n	800e744 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800e73e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e740:	3304      	adds	r3, #4
 800e742:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800e744:	78fa      	ldrb	r2, [r7, #3]
 800e746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e748:	9302      	str	r3, [sp, #8]
 800e74a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e74e:	9301      	str	r3, [sp, #4]
 800e750:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e754:	9300      	str	r3, [sp, #0]
 800e756:	4613      	mov	r3, r2
 800e758:	687a      	ldr	r2, [r7, #4]
 800e75a:	6979      	ldr	r1, [r7, #20]
 800e75c:	68f8      	ldr	r0, [r7, #12]
 800e75e:	f000 f805 	bl	800e76c <ip4_output_if_src>
 800e762:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800e764:	4618      	mov	r0, r3
 800e766:	3718      	adds	r7, #24
 800e768:	46bd      	mov	sp, r7
 800e76a:	bd80      	pop	{r7, pc}

0800e76c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b088      	sub	sp, #32
 800e770:	af00      	add	r7, sp, #0
 800e772:	60f8      	str	r0, [r7, #12]
 800e774:	60b9      	str	r1, [r7, #8]
 800e776:	607a      	str	r2, [r7, #4]
 800e778:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	7b9b      	ldrb	r3, [r3, #14]
 800e77e:	2b01      	cmp	r3, #1
 800e780:	d006      	beq.n	800e790 <ip4_output_if_src+0x24>
 800e782:	4b4b      	ldr	r3, [pc, #300]	@ (800e8b0 <ip4_output_if_src+0x144>)
 800e784:	f44f 7255 	mov.w	r2, #852	@ 0x354
 800e788:	494a      	ldr	r1, [pc, #296]	@ (800e8b4 <ip4_output_if_src+0x148>)
 800e78a:	484b      	ldr	r0, [pc, #300]	@ (800e8b8 <ip4_output_if_src+0x14c>)
 800e78c:	f001 fbe2 	bl	800ff54 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d060      	beq.n	800e858 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800e796:	2314      	movs	r3, #20
 800e798:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 800e79a:	2114      	movs	r1, #20
 800e79c:	68f8      	ldr	r0, [r7, #12]
 800e79e:	f7fd fba9 	bl	800bef4 <pbuf_add_header>
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d002      	beq.n	800e7ae <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800e7a8:	f06f 0301 	mvn.w	r3, #1
 800e7ac:	e07c      	b.n	800e8a8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	685b      	ldr	r3, [r3, #4]
 800e7b2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	895b      	ldrh	r3, [r3, #10]
 800e7b8:	2b13      	cmp	r3, #19
 800e7ba:	d806      	bhi.n	800e7ca <ip4_output_if_src+0x5e>
 800e7bc:	4b3c      	ldr	r3, [pc, #240]	@ (800e8b0 <ip4_output_if_src+0x144>)
 800e7be:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800e7c2:	493e      	ldr	r1, [pc, #248]	@ (800e8bc <ip4_output_if_src+0x150>)
 800e7c4:	483c      	ldr	r0, [pc, #240]	@ (800e8b8 <ip4_output_if_src+0x14c>)
 800e7c6:	f001 fbc5 	bl	800ff54 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800e7ca:	69fb      	ldr	r3, [r7, #28]
 800e7cc:	78fa      	ldrb	r2, [r7, #3]
 800e7ce:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800e7d0:	69fb      	ldr	r3, [r7, #28]
 800e7d2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800e7d6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	681a      	ldr	r2, [r3, #0]
 800e7dc:	69fb      	ldr	r3, [r7, #28]
 800e7de:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800e7e0:	8b7b      	ldrh	r3, [r7, #26]
 800e7e2:	089b      	lsrs	r3, r3, #2
 800e7e4:	b29b      	uxth	r3, r3
 800e7e6:	b2db      	uxtb	r3, r3
 800e7e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7ec:	b2da      	uxtb	r2, r3
 800e7ee:	69fb      	ldr	r3, [r7, #28]
 800e7f0:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800e7f2:	69fb      	ldr	r3, [r7, #28]
 800e7f4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800e7f8:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	891b      	ldrh	r3, [r3, #8]
 800e7fe:	4618      	mov	r0, r3
 800e800:	f7fc f87e 	bl	800a900 <lwip_htons>
 800e804:	4603      	mov	r3, r0
 800e806:	461a      	mov	r2, r3
 800e808:	69fb      	ldr	r3, [r7, #28]
 800e80a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800e80c:	69fb      	ldr	r3, [r7, #28]
 800e80e:	2200      	movs	r2, #0
 800e810:	719a      	strb	r2, [r3, #6]
 800e812:	2200      	movs	r2, #0
 800e814:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800e816:	4b2a      	ldr	r3, [pc, #168]	@ (800e8c0 <ip4_output_if_src+0x154>)
 800e818:	881b      	ldrh	r3, [r3, #0]
 800e81a:	4618      	mov	r0, r3
 800e81c:	f7fc f870 	bl	800a900 <lwip_htons>
 800e820:	4603      	mov	r3, r0
 800e822:	461a      	mov	r2, r3
 800e824:	69fb      	ldr	r3, [r7, #28]
 800e826:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800e828:	4b25      	ldr	r3, [pc, #148]	@ (800e8c0 <ip4_output_if_src+0x154>)
 800e82a:	881b      	ldrh	r3, [r3, #0]
 800e82c:	3301      	adds	r3, #1
 800e82e:	b29a      	uxth	r2, r3
 800e830:	4b23      	ldr	r3, [pc, #140]	@ (800e8c0 <ip4_output_if_src+0x154>)
 800e832:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800e834:	68bb      	ldr	r3, [r7, #8]
 800e836:	2b00      	cmp	r3, #0
 800e838:	d104      	bne.n	800e844 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800e83a:	4b22      	ldr	r3, [pc, #136]	@ (800e8c4 <ip4_output_if_src+0x158>)
 800e83c:	681a      	ldr	r2, [r3, #0]
 800e83e:	69fb      	ldr	r3, [r7, #28]
 800e840:	60da      	str	r2, [r3, #12]
 800e842:	e003      	b.n	800e84c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800e844:	68bb      	ldr	r3, [r7, #8]
 800e846:	681a      	ldr	r2, [r3, #0]
 800e848:	69fb      	ldr	r3, [r7, #28]
 800e84a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800e84c:	69fb      	ldr	r3, [r7, #28]
 800e84e:	2200      	movs	r2, #0
 800e850:	729a      	strb	r2, [r3, #10]
 800e852:	2200      	movs	r2, #0
 800e854:	72da      	strb	r2, [r3, #11]
 800e856:	e00f      	b.n	800e878 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	895b      	ldrh	r3, [r3, #10]
 800e85c:	2b13      	cmp	r3, #19
 800e85e:	d802      	bhi.n	800e866 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800e860:	f06f 0301 	mvn.w	r3, #1
 800e864:	e020      	b.n	800e8a8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800e86c:	69fb      	ldr	r3, [r7, #28]
 800e86e:	691b      	ldr	r3, [r3, #16]
 800e870:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800e872:	f107 0314 	add.w	r3, r7, #20
 800e876:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800e878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e87a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d00c      	beq.n	800e89a <ip4_output_if_src+0x12e>
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	891a      	ldrh	r2, [r3, #8]
 800e884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e886:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e888:	429a      	cmp	r2, r3
 800e88a:	d906      	bls.n	800e89a <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 800e88c:	687a      	ldr	r2, [r7, #4]
 800e88e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e890:	68f8      	ldr	r0, [r7, #12]
 800e892:	f000 fe91 	bl	800f5b8 <ip4_frag>
 800e896:	4603      	mov	r3, r0
 800e898:	e006      	b.n	800e8a8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800e89a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e89c:	695b      	ldr	r3, [r3, #20]
 800e89e:	687a      	ldr	r2, [r7, #4]
 800e8a0:	68f9      	ldr	r1, [r7, #12]
 800e8a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e8a4:	4798      	blx	r3
 800e8a6:	4603      	mov	r3, r0
}
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	3720      	adds	r7, #32
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}
 800e8b0:	08012a9c 	.word	0x08012a9c
 800e8b4:	08012ad0 	.word	0x08012ad0
 800e8b8:	08012adc 	.word	0x08012adc
 800e8bc:	08012b04 	.word	0x08012b04
 800e8c0:	2000d08e 	.word	0x2000d08e
 800e8c4:	08012f78 	.word	0x08012f78

0800e8c8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b085      	sub	sp, #20
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
 800e8d0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8dc:	d002      	beq.n	800e8e4 <ip4_addr_isbroadcast_u32+0x1c>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d101      	bne.n	800e8e8 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	e02a      	b.n	800e93e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800e8e8:	683b      	ldr	r3, [r7, #0]
 800e8ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e8ee:	f003 0302 	and.w	r3, r3, #2
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d101      	bne.n	800e8fa <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	e021      	b.n	800e93e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800e8fa:	683b      	ldr	r3, [r7, #0]
 800e8fc:	3304      	adds	r3, #4
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	687a      	ldr	r2, [r7, #4]
 800e902:	429a      	cmp	r2, r3
 800e904:	d101      	bne.n	800e90a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800e906:	2300      	movs	r3, #0
 800e908:	e019      	b.n	800e93e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800e90a:	68fa      	ldr	r2, [r7, #12]
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	3304      	adds	r3, #4
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	405a      	eors	r2, r3
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	3308      	adds	r3, #8
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	4013      	ands	r3, r2
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d10d      	bne.n	800e93c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	3308      	adds	r3, #8
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	43da      	mvns	r2, r3
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	3308      	adds	r3, #8
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e934:	429a      	cmp	r2, r3
 800e936:	d101      	bne.n	800e93c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800e938:	2301      	movs	r3, #1
 800e93a:	e000      	b.n	800e93e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800e93c:	2300      	movs	r3, #0
  }
}
 800e93e:	4618      	mov	r0, r3
 800e940:	3714      	adds	r7, #20
 800e942:	46bd      	mov	sp, r7
 800e944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e948:	4770      	bx	lr

0800e94a <ipaddr_addr>:
 * @param cp IP address in ascii representation (e.g. "127.0.0.1")
 * @return ip address in network order
 */
u32_t
ipaddr_addr(const char *cp)
{
 800e94a:	b580      	push	{r7, lr}
 800e94c:	b084      	sub	sp, #16
 800e94e:	af00      	add	r7, sp, #0
 800e950:	6078      	str	r0, [r7, #4]
  ip4_addr_t val;

  if (ip4addr_aton(cp, &val)) {
 800e952:	f107 030c 	add.w	r3, r7, #12
 800e956:	4619      	mov	r1, r3
 800e958:	6878      	ldr	r0, [r7, #4]
 800e95a:	f000 f80b 	bl	800e974 <ip4addr_aton>
 800e95e:	4603      	mov	r3, r0
 800e960:	2b00      	cmp	r3, #0
 800e962:	d001      	beq.n	800e968 <ipaddr_addr+0x1e>
    return ip4_addr_get_u32(&val);
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	e001      	b.n	800e96c <ipaddr_addr+0x22>
  }
  return (IPADDR_NONE);
 800e968:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	3710      	adds	r7, #16
 800e970:	46bd      	mov	sp, r7
 800e972:	bd80      	pop	{r7, pc}

0800e974 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b08a      	sub	sp, #40	@ 0x28
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
 800e97c:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 800e97e:	f107 030c 	add.w	r3, r7, #12
 800e982:	61fb      	str	r3, [r7, #28]

  c = *cp;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	781b      	ldrb	r3, [r3, #0]
 800e988:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 800e98c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e990:	3301      	adds	r3, #1
 800e992:	4a89      	ldr	r2, [pc, #548]	@ (800ebb8 <ip4addr_aton+0x244>)
 800e994:	4413      	add	r3, r2
 800e996:	781b      	ldrb	r3, [r3, #0]
 800e998:	f003 0304 	and.w	r3, r3, #4
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d101      	bne.n	800e9a4 <ip4addr_aton+0x30>
      return 0;
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	e105      	b.n	800ebb0 <ip4addr_aton+0x23c>
    }
    val = 0;
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 800e9a8:	230a      	movs	r3, #10
 800e9aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 800e9ae:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e9b2:	2b30      	cmp	r3, #48	@ 0x30
 800e9b4:	d11c      	bne.n	800e9f0 <ip4addr_aton+0x7c>
      c = *++cp;
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	3301      	adds	r3, #1
 800e9ba:	607b      	str	r3, [r7, #4]
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	781b      	ldrb	r3, [r3, #0]
 800e9c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 800e9c4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e9c8:	2b78      	cmp	r3, #120	@ 0x78
 800e9ca:	d003      	beq.n	800e9d4 <ip4addr_aton+0x60>
 800e9cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e9d0:	2b58      	cmp	r3, #88	@ 0x58
 800e9d2:	d10a      	bne.n	800e9ea <ip4addr_aton+0x76>
        base = 16;
 800e9d4:	2310      	movs	r3, #16
 800e9d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	3301      	adds	r3, #1
 800e9de:	607b      	str	r3, [r7, #4]
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	781b      	ldrb	r3, [r3, #0]
 800e9e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800e9e8:	e002      	b.n	800e9f0 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 800e9ea:	2308      	movs	r3, #8
 800e9ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 800e9f0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e9f4:	3301      	adds	r3, #1
 800e9f6:	4a70      	ldr	r2, [pc, #448]	@ (800ebb8 <ip4addr_aton+0x244>)
 800e9f8:	4413      	add	r3, r2
 800e9fa:	781b      	ldrb	r3, [r3, #0]
 800e9fc:	f003 0304 	and.w	r3, r3, #4
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d011      	beq.n	800ea28 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 800ea04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ea08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea0a:	fb03 f202 	mul.w	r2, r3, r2
 800ea0e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ea12:	4413      	add	r3, r2
 800ea14:	3b30      	subs	r3, #48	@ 0x30
 800ea16:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	3301      	adds	r3, #1
 800ea1c:	607b      	str	r3, [r7, #4]
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	781b      	ldrb	r3, [r3, #0]
 800ea22:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800ea26:	e7e3      	b.n	800e9f0 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 800ea28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ea2c:	2b10      	cmp	r3, #16
 800ea2e:	d127      	bne.n	800ea80 <ip4addr_aton+0x10c>
 800ea30:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ea34:	3301      	adds	r3, #1
 800ea36:	4a60      	ldr	r2, [pc, #384]	@ (800ebb8 <ip4addr_aton+0x244>)
 800ea38:	4413      	add	r3, r2
 800ea3a:	781b      	ldrb	r3, [r3, #0]
 800ea3c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d01d      	beq.n	800ea80 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 800ea44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea46:	011b      	lsls	r3, r3, #4
 800ea48:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800ea4c:	f102 010a 	add.w	r1, r2, #10
 800ea50:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800ea54:	3201      	adds	r2, #1
 800ea56:	4858      	ldr	r0, [pc, #352]	@ (800ebb8 <ip4addr_aton+0x244>)
 800ea58:	4402      	add	r2, r0
 800ea5a:	7812      	ldrb	r2, [r2, #0]
 800ea5c:	f002 0203 	and.w	r2, r2, #3
 800ea60:	2a02      	cmp	r2, #2
 800ea62:	d101      	bne.n	800ea68 <ip4addr_aton+0xf4>
 800ea64:	2261      	movs	r2, #97	@ 0x61
 800ea66:	e000      	b.n	800ea6a <ip4addr_aton+0xf6>
 800ea68:	2241      	movs	r2, #65	@ 0x41
 800ea6a:	1a8a      	subs	r2, r1, r2
 800ea6c:	4313      	orrs	r3, r2
 800ea6e:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	3301      	adds	r3, #1
 800ea74:	607b      	str	r3, [r7, #4]
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	781b      	ldrb	r3, [r3, #0]
 800ea7a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 800ea7e:	e7b7      	b.n	800e9f0 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 800ea80:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ea84:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea86:	d114      	bne.n	800eab2 <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 800ea88:	f107 030c 	add.w	r3, r7, #12
 800ea8c:	330c      	adds	r3, #12
 800ea8e:	69fa      	ldr	r2, [r7, #28]
 800ea90:	429a      	cmp	r2, r3
 800ea92:	d301      	bcc.n	800ea98 <ip4addr_aton+0x124>
        return 0;
 800ea94:	2300      	movs	r3, #0
 800ea96:	e08b      	b.n	800ebb0 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 800ea98:	69fb      	ldr	r3, [r7, #28]
 800ea9a:	1d1a      	adds	r2, r3, #4
 800ea9c:	61fa      	str	r2, [r7, #28]
 800ea9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eaa0:	601a      	str	r2, [r3, #0]
      c = *++cp;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	3301      	adds	r3, #1
 800eaa6:	607b      	str	r3, [r7, #4]
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	781b      	ldrb	r3, [r3, #0]
 800eaac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 800eab0:	e76c      	b.n	800e98c <ip4addr_aton+0x18>
    } else {
      break;
 800eab2:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 800eab4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d00b      	beq.n	800ead4 <ip4addr_aton+0x160>
 800eabc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800eac0:	3301      	adds	r3, #1
 800eac2:	4a3d      	ldr	r2, [pc, #244]	@ (800ebb8 <ip4addr_aton+0x244>)
 800eac4:	4413      	add	r3, r2
 800eac6:	781b      	ldrb	r3, [r3, #0]
 800eac8:	f003 0308 	and.w	r3, r3, #8
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d101      	bne.n	800ead4 <ip4addr_aton+0x160>
    return 0;
 800ead0:	2300      	movs	r3, #0
 800ead2:	e06d      	b.n	800ebb0 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 800ead4:	f107 030c 	add.w	r3, r7, #12
 800ead8:	69fa      	ldr	r2, [r7, #28]
 800eada:	1ad3      	subs	r3, r2, r3
 800eadc:	109b      	asrs	r3, r3, #2
 800eade:	3301      	adds	r3, #1
 800eae0:	2b04      	cmp	r3, #4
 800eae2:	d853      	bhi.n	800eb8c <ip4addr_aton+0x218>
 800eae4:	a201      	add	r2, pc, #4	@ (adr r2, 800eaec <ip4addr_aton+0x178>)
 800eae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaea:	bf00      	nop
 800eaec:	0800eb01 	.word	0x0800eb01
 800eaf0:	0800eb9b 	.word	0x0800eb9b
 800eaf4:	0800eb05 	.word	0x0800eb05
 800eaf8:	0800eb27 	.word	0x0800eb27
 800eafc:	0800eb55 	.word	0x0800eb55

    case 0:
      return 0;       /* initial nondigit */
 800eb00:	2300      	movs	r3, #0
 800eb02:	e055      	b.n	800ebb0 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 800eb04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eb0a:	d301      	bcc.n	800eb10 <ip4addr_aton+0x19c>
        return 0;
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	e04f      	b.n	800ebb0 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	2bff      	cmp	r3, #255	@ 0xff
 800eb14:	d901      	bls.n	800eb1a <ip4addr_aton+0x1a6>
        return 0;
 800eb16:	2300      	movs	r3, #0
 800eb18:	e04a      	b.n	800ebb0 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	061b      	lsls	r3, r3, #24
 800eb1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb20:	4313      	orrs	r3, r2
 800eb22:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800eb24:	e03a      	b.n	800eb9c <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 800eb26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb2c:	d301      	bcc.n	800eb32 <ip4addr_aton+0x1be>
        return 0;
 800eb2e:	2300      	movs	r3, #0
 800eb30:	e03e      	b.n	800ebb0 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	2bff      	cmp	r3, #255	@ 0xff
 800eb36:	d802      	bhi.n	800eb3e <ip4addr_aton+0x1ca>
 800eb38:	693b      	ldr	r3, [r7, #16]
 800eb3a:	2bff      	cmp	r3, #255	@ 0xff
 800eb3c:	d901      	bls.n	800eb42 <ip4addr_aton+0x1ce>
        return 0;
 800eb3e:	2300      	movs	r3, #0
 800eb40:	e036      	b.n	800ebb0 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	061a      	lsls	r2, r3, #24
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	041b      	lsls	r3, r3, #16
 800eb4a:	4313      	orrs	r3, r2
 800eb4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb4e:	4313      	orrs	r3, r2
 800eb50:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800eb52:	e023      	b.n	800eb9c <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 800eb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb56:	2bff      	cmp	r3, #255	@ 0xff
 800eb58:	d901      	bls.n	800eb5e <ip4addr_aton+0x1ea>
        return 0;
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	e028      	b.n	800ebb0 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	2bff      	cmp	r3, #255	@ 0xff
 800eb62:	d805      	bhi.n	800eb70 <ip4addr_aton+0x1fc>
 800eb64:	693b      	ldr	r3, [r7, #16]
 800eb66:	2bff      	cmp	r3, #255	@ 0xff
 800eb68:	d802      	bhi.n	800eb70 <ip4addr_aton+0x1fc>
 800eb6a:	697b      	ldr	r3, [r7, #20]
 800eb6c:	2bff      	cmp	r3, #255	@ 0xff
 800eb6e:	d901      	bls.n	800eb74 <ip4addr_aton+0x200>
        return 0;
 800eb70:	2300      	movs	r3, #0
 800eb72:	e01d      	b.n	800ebb0 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	061a      	lsls	r2, r3, #24
 800eb78:	693b      	ldr	r3, [r7, #16]
 800eb7a:	041b      	lsls	r3, r3, #16
 800eb7c:	431a      	orrs	r2, r3
 800eb7e:	697b      	ldr	r3, [r7, #20]
 800eb80:	021b      	lsls	r3, r3, #8
 800eb82:	4313      	orrs	r3, r2
 800eb84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb86:	4313      	orrs	r3, r2
 800eb88:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800eb8a:	e007      	b.n	800eb9c <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 800eb8c:	4b0b      	ldr	r3, [pc, #44]	@ (800ebbc <ip4addr_aton+0x248>)
 800eb8e:	22f9      	movs	r2, #249	@ 0xf9
 800eb90:	490b      	ldr	r1, [pc, #44]	@ (800ebc0 <ip4addr_aton+0x24c>)
 800eb92:	480c      	ldr	r0, [pc, #48]	@ (800ebc4 <ip4addr_aton+0x250>)
 800eb94:	f001 f9de 	bl	800ff54 <iprintf>
      break;
 800eb98:	e000      	b.n	800eb9c <ip4addr_aton+0x228>
      break;
 800eb9a:	bf00      	nop
  }
  if (addr) {
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d005      	beq.n	800ebae <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 800eba2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eba4:	f7fb fec1 	bl	800a92a <lwip_htonl>
 800eba8:	4602      	mov	r2, r0
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	601a      	str	r2, [r3, #0]
  }
  return 1;
 800ebae:	2301      	movs	r3, #1
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3728      	adds	r7, #40	@ 0x28
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}
 800ebb8:	08013003 	.word	0x08013003
 800ebbc:	08012b34 	.word	0x08012b34
 800ebc0:	08012b70 	.word	0x08012b70
 800ebc4:	08012b7c 	.word	0x08012b7c

0800ebc8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b084      	sub	sp, #16
 800ebcc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800ebce:	2300      	movs	r3, #0
 800ebd0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800ebd2:	4b12      	ldr	r3, [pc, #72]	@ (800ec1c <ip_reass_tmr+0x54>)
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800ebd8:	e018      	b.n	800ec0c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	7fdb      	ldrb	r3, [r3, #31]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d00b      	beq.n	800ebfa <ip_reass_tmr+0x32>
      r->timer--;
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	7fdb      	ldrb	r3, [r3, #31]
 800ebe6:	3b01      	subs	r3, #1
 800ebe8:	b2da      	uxtb	r2, r3
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	60fb      	str	r3, [r7, #12]
 800ebf8:	e008      	b.n	800ec0c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800ec04:	68b9      	ldr	r1, [r7, #8]
 800ec06:	6878      	ldr	r0, [r7, #4]
 800ec08:	f000 f80a 	bl	800ec20 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d1e3      	bne.n	800ebda <ip_reass_tmr+0x12>
    }
  }
}
 800ec12:	bf00      	nop
 800ec14:	bf00      	nop
 800ec16:	3710      	adds	r7, #16
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	bd80      	pop	{r7, pc}
 800ec1c:	2000d090 	.word	0x2000d090

0800ec20 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ec20:	b580      	push	{r7, lr}
 800ec22:	b088      	sub	sp, #32
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	6078      	str	r0, [r7, #4]
 800ec28:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800ec2e:	683a      	ldr	r2, [r7, #0]
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	429a      	cmp	r2, r3
 800ec34:	d105      	bne.n	800ec42 <ip_reass_free_complete_datagram+0x22>
 800ec36:	4b45      	ldr	r3, [pc, #276]	@ (800ed4c <ip_reass_free_complete_datagram+0x12c>)
 800ec38:	22ab      	movs	r2, #171	@ 0xab
 800ec3a:	4945      	ldr	r1, [pc, #276]	@ (800ed50 <ip_reass_free_complete_datagram+0x130>)
 800ec3c:	4845      	ldr	r0, [pc, #276]	@ (800ed54 <ip_reass_free_complete_datagram+0x134>)
 800ec3e:	f001 f989 	bl	800ff54 <iprintf>
  if (prev != NULL) {
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d00a      	beq.n	800ec5e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	687a      	ldr	r2, [r7, #4]
 800ec4e:	429a      	cmp	r2, r3
 800ec50:	d005      	beq.n	800ec5e <ip_reass_free_complete_datagram+0x3e>
 800ec52:	4b3e      	ldr	r3, [pc, #248]	@ (800ed4c <ip_reass_free_complete_datagram+0x12c>)
 800ec54:	22ad      	movs	r2, #173	@ 0xad
 800ec56:	4940      	ldr	r1, [pc, #256]	@ (800ed58 <ip_reass_free_complete_datagram+0x138>)
 800ec58:	483e      	ldr	r0, [pc, #248]	@ (800ed54 <ip_reass_free_complete_datagram+0x134>)
 800ec5a:	f001 f97b 	bl	800ff54 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	685b      	ldr	r3, [r3, #4]
 800ec62:	685b      	ldr	r3, [r3, #4]
 800ec64:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800ec66:	697b      	ldr	r3, [r7, #20]
 800ec68:	889b      	ldrh	r3, [r3, #4]
 800ec6a:	b29b      	uxth	r3, r3
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d12a      	bne.n	800ecc6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	685b      	ldr	r3, [r3, #4]
 800ec74:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800ec76:	697b      	ldr	r3, [r7, #20]
 800ec78:	681a      	ldr	r2, [r3, #0]
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800ec7e:	69bb      	ldr	r3, [r7, #24]
 800ec80:	6858      	ldr	r0, [r3, #4]
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	3308      	adds	r3, #8
 800ec86:	2214      	movs	r2, #20
 800ec88:	4619      	mov	r1, r3
 800ec8a:	f001 fa3e 	bl	801010a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800ec8e:	2101      	movs	r1, #1
 800ec90:	69b8      	ldr	r0, [r7, #24]
 800ec92:	f7ff fb13 	bl	800e2bc <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800ec96:	69b8      	ldr	r0, [r7, #24]
 800ec98:	f7fd fa50 	bl	800c13c <pbuf_clen>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800eca0:	8bfa      	ldrh	r2, [r7, #30]
 800eca2:	8a7b      	ldrh	r3, [r7, #18]
 800eca4:	4413      	add	r3, r2
 800eca6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ecaa:	db05      	blt.n	800ecb8 <ip_reass_free_complete_datagram+0x98>
 800ecac:	4b27      	ldr	r3, [pc, #156]	@ (800ed4c <ip_reass_free_complete_datagram+0x12c>)
 800ecae:	22bc      	movs	r2, #188	@ 0xbc
 800ecb0:	492a      	ldr	r1, [pc, #168]	@ (800ed5c <ip_reass_free_complete_datagram+0x13c>)
 800ecb2:	4828      	ldr	r0, [pc, #160]	@ (800ed54 <ip_reass_free_complete_datagram+0x134>)
 800ecb4:	f001 f94e 	bl	800ff54 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800ecb8:	8bfa      	ldrh	r2, [r7, #30]
 800ecba:	8a7b      	ldrh	r3, [r7, #18]
 800ecbc:	4413      	add	r3, r2
 800ecbe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800ecc0:	69b8      	ldr	r0, [r7, #24]
 800ecc2:	f7fd f9ad 	bl	800c020 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	685b      	ldr	r3, [r3, #4]
 800ecca:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800eccc:	e01f      	b.n	800ed0e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800ecce:	69bb      	ldr	r3, [r7, #24]
 800ecd0:	685b      	ldr	r3, [r3, #4]
 800ecd2:	617b      	str	r3, [r7, #20]
    pcur = p;
 800ecd4:	69bb      	ldr	r3, [r7, #24]
 800ecd6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800ecde:	68f8      	ldr	r0, [r7, #12]
 800ece0:	f7fd fa2c 	bl	800c13c <pbuf_clen>
 800ece4:	4603      	mov	r3, r0
 800ece6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ece8:	8bfa      	ldrh	r2, [r7, #30]
 800ecea:	8a7b      	ldrh	r3, [r7, #18]
 800ecec:	4413      	add	r3, r2
 800ecee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ecf2:	db05      	blt.n	800ed00 <ip_reass_free_complete_datagram+0xe0>
 800ecf4:	4b15      	ldr	r3, [pc, #84]	@ (800ed4c <ip_reass_free_complete_datagram+0x12c>)
 800ecf6:	22cc      	movs	r2, #204	@ 0xcc
 800ecf8:	4918      	ldr	r1, [pc, #96]	@ (800ed5c <ip_reass_free_complete_datagram+0x13c>)
 800ecfa:	4816      	ldr	r0, [pc, #88]	@ (800ed54 <ip_reass_free_complete_datagram+0x134>)
 800ecfc:	f001 f92a 	bl	800ff54 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800ed00:	8bfa      	ldrh	r2, [r7, #30]
 800ed02:	8a7b      	ldrh	r3, [r7, #18]
 800ed04:	4413      	add	r3, r2
 800ed06:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800ed08:	68f8      	ldr	r0, [r7, #12]
 800ed0a:	f7fd f989 	bl	800c020 <pbuf_free>
  while (p != NULL) {
 800ed0e:	69bb      	ldr	r3, [r7, #24]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d1dc      	bne.n	800ecce <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800ed14:	6839      	ldr	r1, [r7, #0]
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f000 f8c2 	bl	800eea0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 800ed1c:	4b10      	ldr	r3, [pc, #64]	@ (800ed60 <ip_reass_free_complete_datagram+0x140>)
 800ed1e:	881b      	ldrh	r3, [r3, #0]
 800ed20:	8bfa      	ldrh	r2, [r7, #30]
 800ed22:	429a      	cmp	r2, r3
 800ed24:	d905      	bls.n	800ed32 <ip_reass_free_complete_datagram+0x112>
 800ed26:	4b09      	ldr	r3, [pc, #36]	@ (800ed4c <ip_reass_free_complete_datagram+0x12c>)
 800ed28:	22d2      	movs	r2, #210	@ 0xd2
 800ed2a:	490e      	ldr	r1, [pc, #56]	@ (800ed64 <ip_reass_free_complete_datagram+0x144>)
 800ed2c:	4809      	ldr	r0, [pc, #36]	@ (800ed54 <ip_reass_free_complete_datagram+0x134>)
 800ed2e:	f001 f911 	bl	800ff54 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 800ed32:	4b0b      	ldr	r3, [pc, #44]	@ (800ed60 <ip_reass_free_complete_datagram+0x140>)
 800ed34:	881a      	ldrh	r2, [r3, #0]
 800ed36:	8bfb      	ldrh	r3, [r7, #30]
 800ed38:	1ad3      	subs	r3, r2, r3
 800ed3a:	b29a      	uxth	r2, r3
 800ed3c:	4b08      	ldr	r3, [pc, #32]	@ (800ed60 <ip_reass_free_complete_datagram+0x140>)
 800ed3e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800ed40:	8bfb      	ldrh	r3, [r7, #30]
}
 800ed42:	4618      	mov	r0, r3
 800ed44:	3720      	adds	r7, #32
 800ed46:	46bd      	mov	sp, r7
 800ed48:	bd80      	pop	{r7, pc}
 800ed4a:	bf00      	nop
 800ed4c:	08012ba4 	.word	0x08012ba4
 800ed50:	08012be0 	.word	0x08012be0
 800ed54:	08012bec 	.word	0x08012bec
 800ed58:	08012c14 	.word	0x08012c14
 800ed5c:	08012c28 	.word	0x08012c28
 800ed60:	2000d094 	.word	0x2000d094
 800ed64:	08012c48 	.word	0x08012c48

0800ed68 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b08a      	sub	sp, #40	@ 0x28
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
 800ed70:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800ed72:	2300      	movs	r3, #0
 800ed74:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800ed76:	2300      	movs	r3, #0
 800ed78:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800ed82:	2300      	movs	r3, #0
 800ed84:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800ed86:	4b28      	ldr	r3, [pc, #160]	@ (800ee28 <ip_reass_remove_oldest_datagram+0xc0>)
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800ed8c:	e030      	b.n	800edf0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800ed8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed90:	695a      	ldr	r2, [r3, #20]
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	68db      	ldr	r3, [r3, #12]
 800ed96:	429a      	cmp	r2, r3
 800ed98:	d10c      	bne.n	800edb4 <ip_reass_remove_oldest_datagram+0x4c>
 800ed9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed9c:	699a      	ldr	r2, [r3, #24]
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	691b      	ldr	r3, [r3, #16]
 800eda2:	429a      	cmp	r2, r3
 800eda4:	d106      	bne.n	800edb4 <ip_reass_remove_oldest_datagram+0x4c>
 800eda6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eda8:	899a      	ldrh	r2, [r3, #12]
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	889b      	ldrh	r3, [r3, #4]
 800edae:	b29b      	uxth	r3, r3
 800edb0:	429a      	cmp	r2, r3
 800edb2:	d014      	beq.n	800edde <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800edb4:	693b      	ldr	r3, [r7, #16]
 800edb6:	3301      	adds	r3, #1
 800edb8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800edba:	6a3b      	ldr	r3, [r7, #32]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d104      	bne.n	800edca <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800edc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edc2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800edc4:	69fb      	ldr	r3, [r7, #28]
 800edc6:	61bb      	str	r3, [r7, #24]
 800edc8:	e009      	b.n	800edde <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800edca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edcc:	7fda      	ldrb	r2, [r3, #31]
 800edce:	6a3b      	ldr	r3, [r7, #32]
 800edd0:	7fdb      	ldrb	r3, [r3, #31]
 800edd2:	429a      	cmp	r2, r3
 800edd4:	d803      	bhi.n	800edde <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800edd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edd8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800edda:	69fb      	ldr	r3, [r7, #28]
 800eddc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800edde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d001      	beq.n	800edea <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800ede6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ede8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800edea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800edf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d1cb      	bne.n	800ed8e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800edf6:	6a3b      	ldr	r3, [r7, #32]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d008      	beq.n	800ee0e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800edfc:	69b9      	ldr	r1, [r7, #24]
 800edfe:	6a38      	ldr	r0, [r7, #32]
 800ee00:	f7ff ff0e 	bl	800ec20 <ip_reass_free_complete_datagram>
 800ee04:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800ee06:	697a      	ldr	r2, [r7, #20]
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	4413      	add	r3, r2
 800ee0c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800ee0e:	697a      	ldr	r2, [r7, #20]
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	429a      	cmp	r2, r3
 800ee14:	da02      	bge.n	800ee1c <ip_reass_remove_oldest_datagram+0xb4>
 800ee16:	693b      	ldr	r3, [r7, #16]
 800ee18:	2b01      	cmp	r3, #1
 800ee1a:	dcac      	bgt.n	800ed76 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800ee1c:	697b      	ldr	r3, [r7, #20]
}
 800ee1e:	4618      	mov	r0, r3
 800ee20:	3728      	adds	r7, #40	@ 0x28
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bd80      	pop	{r7, pc}
 800ee26:	bf00      	nop
 800ee28:	2000d090 	.word	0x2000d090

0800ee2c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b084      	sub	sp, #16
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	6078      	str	r0, [r7, #4]
 800ee34:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800ee36:	2001      	movs	r0, #1
 800ee38:	f7fc fa38 	bl	800b2ac <memp_malloc>
 800ee3c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d110      	bne.n	800ee66 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800ee44:	6839      	ldr	r1, [r7, #0]
 800ee46:	6878      	ldr	r0, [r7, #4]
 800ee48:	f7ff ff8e 	bl	800ed68 <ip_reass_remove_oldest_datagram>
 800ee4c:	4602      	mov	r2, r0
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	4293      	cmp	r3, r2
 800ee52:	dc03      	bgt.n	800ee5c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800ee54:	2001      	movs	r0, #1
 800ee56:	f7fc fa29 	bl	800b2ac <memp_malloc>
 800ee5a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d101      	bne.n	800ee66 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 800ee62:	2300      	movs	r3, #0
 800ee64:	e016      	b.n	800ee94 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800ee66:	2220      	movs	r2, #32
 800ee68:	2100      	movs	r1, #0
 800ee6a:	68f8      	ldr	r0, [r7, #12]
 800ee6c:	f001 f8d7 	bl	801001e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	220f      	movs	r2, #15
 800ee74:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800ee76:	4b09      	ldr	r3, [pc, #36]	@ (800ee9c <ip_reass_enqueue_new_datagram+0x70>)
 800ee78:	681a      	ldr	r2, [r3, #0]
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800ee7e:	4a07      	ldr	r2, [pc, #28]	@ (800ee9c <ip_reass_enqueue_new_datagram+0x70>)
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	3308      	adds	r3, #8
 800ee88:	2214      	movs	r2, #20
 800ee8a:	6879      	ldr	r1, [r7, #4]
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	f001 f93c 	bl	801010a <memcpy>
  return ipr;
 800ee92:	68fb      	ldr	r3, [r7, #12]
}
 800ee94:	4618      	mov	r0, r3
 800ee96:	3710      	adds	r7, #16
 800ee98:	46bd      	mov	sp, r7
 800ee9a:	bd80      	pop	{r7, pc}
 800ee9c:	2000d090 	.word	0x2000d090

0800eea0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b082      	sub	sp, #8
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
 800eea8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800eeaa:	4b10      	ldr	r3, [pc, #64]	@ (800eeec <ip_reass_dequeue_datagram+0x4c>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	687a      	ldr	r2, [r7, #4]
 800eeb0:	429a      	cmp	r2, r3
 800eeb2:	d104      	bne.n	800eebe <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	4a0c      	ldr	r2, [pc, #48]	@ (800eeec <ip_reass_dequeue_datagram+0x4c>)
 800eeba:	6013      	str	r3, [r2, #0]
 800eebc:	e00d      	b.n	800eeda <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d106      	bne.n	800eed2 <ip_reass_dequeue_datagram+0x32>
 800eec4:	4b0a      	ldr	r3, [pc, #40]	@ (800eef0 <ip_reass_dequeue_datagram+0x50>)
 800eec6:	f240 1245 	movw	r2, #325	@ 0x145
 800eeca:	490a      	ldr	r1, [pc, #40]	@ (800eef4 <ip_reass_dequeue_datagram+0x54>)
 800eecc:	480a      	ldr	r0, [pc, #40]	@ (800eef8 <ip_reass_dequeue_datagram+0x58>)
 800eece:	f001 f841 	bl	800ff54 <iprintf>
    prev->next = ipr->next;
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	681a      	ldr	r2, [r3, #0]
 800eed6:	683b      	ldr	r3, [r7, #0]
 800eed8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800eeda:	6879      	ldr	r1, [r7, #4]
 800eedc:	2001      	movs	r0, #1
 800eede:	f7fc fa5b 	bl	800b398 <memp_free>
}
 800eee2:	bf00      	nop
 800eee4:	3708      	adds	r7, #8
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd80      	pop	{r7, pc}
 800eeea:	bf00      	nop
 800eeec:	2000d090 	.word	0x2000d090
 800eef0:	08012ba4 	.word	0x08012ba4
 800eef4:	08012c6c 	.word	0x08012c6c
 800eef8:	08012bec 	.word	0x08012bec

0800eefc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b08c      	sub	sp, #48	@ 0x30
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	60f8      	str	r0, [r7, #12]
 800ef04:	60b9      	str	r1, [r7, #8]
 800ef06:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 800ef08:	2300      	movs	r3, #0
 800ef0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800ef0c:	2301      	movs	r3, #1
 800ef0e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 800ef10:	68bb      	ldr	r3, [r7, #8]
 800ef12:	685b      	ldr	r3, [r3, #4]
 800ef14:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800ef16:	69fb      	ldr	r3, [r7, #28]
 800ef18:	885b      	ldrh	r3, [r3, #2]
 800ef1a:	b29b      	uxth	r3, r3
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	f7fb fcef 	bl	800a900 <lwip_htons>
 800ef22:	4603      	mov	r3, r0
 800ef24:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 800ef26:	69fb      	ldr	r3, [r7, #28]
 800ef28:	781b      	ldrb	r3, [r3, #0]
 800ef2a:	f003 030f 	and.w	r3, r3, #15
 800ef2e:	b2db      	uxtb	r3, r3
 800ef30:	009b      	lsls	r3, r3, #2
 800ef32:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 800ef34:	7e7b      	ldrb	r3, [r7, #25]
 800ef36:	b29b      	uxth	r3, r3
 800ef38:	8b7a      	ldrh	r2, [r7, #26]
 800ef3a:	429a      	cmp	r2, r3
 800ef3c:	d202      	bcs.n	800ef44 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ef3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ef42:	e135      	b.n	800f1b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 800ef44:	7e7b      	ldrb	r3, [r7, #25]
 800ef46:	b29b      	uxth	r3, r3
 800ef48:	8b7a      	ldrh	r2, [r7, #26]
 800ef4a:	1ad3      	subs	r3, r2, r3
 800ef4c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 800ef4e:	69fb      	ldr	r3, [r7, #28]
 800ef50:	88db      	ldrh	r3, [r3, #6]
 800ef52:	b29b      	uxth	r3, r3
 800ef54:	4618      	mov	r0, r3
 800ef56:	f7fb fcd3 	bl	800a900 <lwip_htons>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ef60:	b29b      	uxth	r3, r3
 800ef62:	00db      	lsls	r3, r3, #3
 800ef64:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800ef66:	68bb      	ldr	r3, [r7, #8]
 800ef68:	685b      	ldr	r3, [r3, #4]
 800ef6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 800ef6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef6e:	2200      	movs	r2, #0
 800ef70:	701a      	strb	r2, [r3, #0]
 800ef72:	2200      	movs	r2, #0
 800ef74:	705a      	strb	r2, [r3, #1]
 800ef76:	2200      	movs	r2, #0
 800ef78:	709a      	strb	r2, [r3, #2]
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800ef7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef80:	8afa      	ldrh	r2, [r7, #22]
 800ef82:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 800ef84:	8afa      	ldrh	r2, [r7, #22]
 800ef86:	8b7b      	ldrh	r3, [r7, #26]
 800ef88:	4413      	add	r3, r2
 800ef8a:	b29a      	uxth	r2, r3
 800ef8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef8e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 800ef90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef92:	88db      	ldrh	r3, [r3, #6]
 800ef94:	b29b      	uxth	r3, r3
 800ef96:	8afa      	ldrh	r2, [r7, #22]
 800ef98:	429a      	cmp	r2, r3
 800ef9a:	d902      	bls.n	800efa2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ef9c:	f04f 33ff 	mov.w	r3, #4294967295
 800efa0:	e106      	b.n	800f1b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	685b      	ldr	r3, [r3, #4]
 800efa6:	627b      	str	r3, [r7, #36]	@ 0x24
 800efa8:	e068      	b.n	800f07c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800efaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efac:	685b      	ldr	r3, [r3, #4]
 800efae:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 800efb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efb2:	889b      	ldrh	r3, [r3, #4]
 800efb4:	b29a      	uxth	r2, r3
 800efb6:	693b      	ldr	r3, [r7, #16]
 800efb8:	889b      	ldrh	r3, [r3, #4]
 800efba:	b29b      	uxth	r3, r3
 800efbc:	429a      	cmp	r2, r3
 800efbe:	d235      	bcs.n	800f02c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800efc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800efc4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800efc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d020      	beq.n	800f00e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800efcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efce:	889b      	ldrh	r3, [r3, #4]
 800efd0:	b29a      	uxth	r2, r3
 800efd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efd4:	88db      	ldrh	r3, [r3, #6]
 800efd6:	b29b      	uxth	r3, r3
 800efd8:	429a      	cmp	r2, r3
 800efda:	d307      	bcc.n	800efec <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 800efdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efde:	88db      	ldrh	r3, [r3, #6]
 800efe0:	b29a      	uxth	r2, r3
 800efe2:	693b      	ldr	r3, [r7, #16]
 800efe4:	889b      	ldrh	r3, [r3, #4]
 800efe6:	b29b      	uxth	r3, r3
 800efe8:	429a      	cmp	r2, r3
 800efea:	d902      	bls.n	800eff2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800efec:	f04f 33ff 	mov.w	r3, #4294967295
 800eff0:	e0de      	b.n	800f1b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800eff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eff4:	68ba      	ldr	r2, [r7, #8]
 800eff6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800eff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800effa:	88db      	ldrh	r3, [r3, #6]
 800effc:	b29a      	uxth	r2, r3
 800effe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f000:	889b      	ldrh	r3, [r3, #4]
 800f002:	b29b      	uxth	r3, r3
 800f004:	429a      	cmp	r2, r3
 800f006:	d03d      	beq.n	800f084 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800f008:	2300      	movs	r3, #0
 800f00a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800f00c:	e03a      	b.n	800f084 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 800f00e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f010:	88db      	ldrh	r3, [r3, #6]
 800f012:	b29a      	uxth	r2, r3
 800f014:	693b      	ldr	r3, [r7, #16]
 800f016:	889b      	ldrh	r3, [r3, #4]
 800f018:	b29b      	uxth	r3, r3
 800f01a:	429a      	cmp	r2, r3
 800f01c:	d902      	bls.n	800f024 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f01e:	f04f 33ff 	mov.w	r3, #4294967295
 800f022:	e0c5      	b.n	800f1b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	68ba      	ldr	r2, [r7, #8]
 800f028:	605a      	str	r2, [r3, #4]
      break;
 800f02a:	e02b      	b.n	800f084 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 800f02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f02e:	889b      	ldrh	r3, [r3, #4]
 800f030:	b29a      	uxth	r2, r3
 800f032:	693b      	ldr	r3, [r7, #16]
 800f034:	889b      	ldrh	r3, [r3, #4]
 800f036:	b29b      	uxth	r3, r3
 800f038:	429a      	cmp	r2, r3
 800f03a:	d102      	bne.n	800f042 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f03c:	f04f 33ff 	mov.w	r3, #4294967295
 800f040:	e0b6      	b.n	800f1b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800f042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f044:	889b      	ldrh	r3, [r3, #4]
 800f046:	b29a      	uxth	r2, r3
 800f048:	693b      	ldr	r3, [r7, #16]
 800f04a:	88db      	ldrh	r3, [r3, #6]
 800f04c:	b29b      	uxth	r3, r3
 800f04e:	429a      	cmp	r2, r3
 800f050:	d202      	bcs.n	800f058 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f052:	f04f 33ff 	mov.w	r3, #4294967295
 800f056:	e0ab      	b.n	800f1b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800f058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d009      	beq.n	800f072 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 800f05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f060:	88db      	ldrh	r3, [r3, #6]
 800f062:	b29a      	uxth	r2, r3
 800f064:	693b      	ldr	r3, [r7, #16]
 800f066:	889b      	ldrh	r3, [r3, #4]
 800f068:	b29b      	uxth	r3, r3
 800f06a:	429a      	cmp	r2, r3
 800f06c:	d001      	beq.n	800f072 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800f06e:	2300      	movs	r3, #0
 800f070:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800f072:	693b      	ldr	r3, [r7, #16]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 800f078:	693b      	ldr	r3, [r7, #16]
 800f07a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 800f07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d193      	bne.n	800efaa <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 800f082:	e000      	b.n	800f086 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 800f084:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800f086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d12d      	bne.n	800f0e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 800f08c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d01c      	beq.n	800f0cc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800f092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f094:	88db      	ldrh	r3, [r3, #6]
 800f096:	b29a      	uxth	r2, r3
 800f098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f09a:	889b      	ldrh	r3, [r3, #4]
 800f09c:	b29b      	uxth	r3, r3
 800f09e:	429a      	cmp	r2, r3
 800f0a0:	d906      	bls.n	800f0b0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 800f0a2:	4b45      	ldr	r3, [pc, #276]	@ (800f1b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f0a4:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 800f0a8:	4944      	ldr	r1, [pc, #272]	@ (800f1bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800f0aa:	4845      	ldr	r0, [pc, #276]	@ (800f1c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f0ac:	f000 ff52 	bl	800ff54 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800f0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0b2:	68ba      	ldr	r2, [r7, #8]
 800f0b4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800f0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0b8:	88db      	ldrh	r3, [r3, #6]
 800f0ba:	b29a      	uxth	r2, r3
 800f0bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0be:	889b      	ldrh	r3, [r3, #4]
 800f0c0:	b29b      	uxth	r3, r3
 800f0c2:	429a      	cmp	r2, r3
 800f0c4:	d010      	beq.n	800f0e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	623b      	str	r3, [r7, #32]
 800f0ca:	e00d      	b.n	800f0e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	685b      	ldr	r3, [r3, #4]
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d006      	beq.n	800f0e2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800f0d4:	4b38      	ldr	r3, [pc, #224]	@ (800f1b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f0d6:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 800f0da:	493a      	ldr	r1, [pc, #232]	@ (800f1c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800f0dc:	4838      	ldr	r0, [pc, #224]	@ (800f1c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f0de:	f000 ff39 	bl	800ff54 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	68ba      	ldr	r2, [r7, #8]
 800f0e6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d105      	bne.n	800f0fa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	7f9b      	ldrb	r3, [r3, #30]
 800f0f2:	f003 0301 	and.w	r3, r3, #1
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d059      	beq.n	800f1ae <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 800f0fa:	6a3b      	ldr	r3, [r7, #32]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d04f      	beq.n	800f1a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	685b      	ldr	r3, [r3, #4]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d006      	beq.n	800f116 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	685b      	ldr	r3, [r3, #4]
 800f10c:	685b      	ldr	r3, [r3, #4]
 800f10e:	889b      	ldrh	r3, [r3, #4]
 800f110:	b29b      	uxth	r3, r3
 800f112:	2b00      	cmp	r3, #0
 800f114:	d002      	beq.n	800f11c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 800f116:	2300      	movs	r3, #0
 800f118:	623b      	str	r3, [r7, #32]
 800f11a:	e041      	b.n	800f1a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800f11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f11e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 800f120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800f126:	e012      	b.n	800f14e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 800f128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f12a:	685b      	ldr	r3, [r3, #4]
 800f12c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 800f12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f130:	88db      	ldrh	r3, [r3, #6]
 800f132:	b29a      	uxth	r2, r3
 800f134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f136:	889b      	ldrh	r3, [r3, #4]
 800f138:	b29b      	uxth	r3, r3
 800f13a:	429a      	cmp	r2, r3
 800f13c:	d002      	beq.n	800f144 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 800f13e:	2300      	movs	r3, #0
 800f140:	623b      	str	r3, [r7, #32]
            break;
 800f142:	e007      	b.n	800f154 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 800f144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f146:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 800f148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800f14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f150:	2b00      	cmp	r3, #0
 800f152:	d1e9      	bne.n	800f128 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800f154:	6a3b      	ldr	r3, [r7, #32]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d022      	beq.n	800f1a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	685b      	ldr	r3, [r3, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d106      	bne.n	800f170 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 800f162:	4b15      	ldr	r3, [pc, #84]	@ (800f1b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f164:	f240 12df 	movw	r2, #479	@ 0x1df
 800f168:	4917      	ldr	r1, [pc, #92]	@ (800f1c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800f16a:	4815      	ldr	r0, [pc, #84]	@ (800f1c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f16c:	f000 fef2 	bl	800ff54 <iprintf>
          LWIP_ASSERT("sanity check",
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	685b      	ldr	r3, [r3, #4]
 800f174:	685b      	ldr	r3, [r3, #4]
 800f176:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f178:	429a      	cmp	r2, r3
 800f17a:	d106      	bne.n	800f18a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 800f17c:	4b0e      	ldr	r3, [pc, #56]	@ (800f1b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f17e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800f182:	4911      	ldr	r1, [pc, #68]	@ (800f1c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800f184:	480e      	ldr	r0, [pc, #56]	@ (800f1c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f186:	f000 fee5 	bl	800ff54 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800f18a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d006      	beq.n	800f1a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 800f192:	4b09      	ldr	r3, [pc, #36]	@ (800f1b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f194:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800f198:	490c      	ldr	r1, [pc, #48]	@ (800f1cc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800f19a:	4809      	ldr	r0, [pc, #36]	@ (800f1c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f19c:	f000 feda 	bl	800ff54 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800f1a0:	6a3b      	ldr	r3, [r7, #32]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	bf14      	ite	ne
 800f1a6:	2301      	movne	r3, #1
 800f1a8:	2300      	moveq	r3, #0
 800f1aa:	b2db      	uxtb	r3, r3
 800f1ac:	e000      	b.n	800f1b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800f1ae:	2300      	movs	r3, #0
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	3730      	adds	r7, #48	@ 0x30
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}
 800f1b8:	08012ba4 	.word	0x08012ba4
 800f1bc:	08012c88 	.word	0x08012c88
 800f1c0:	08012bec 	.word	0x08012bec
 800f1c4:	08012ca8 	.word	0x08012ca8
 800f1c8:	08012ce0 	.word	0x08012ce0
 800f1cc:	08012cf0 	.word	0x08012cf0

0800f1d0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b08e      	sub	sp, #56	@ 0x38
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	685b      	ldr	r3, [r3, #4]
 800f1dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 800f1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1e0:	781b      	ldrb	r3, [r3, #0]
 800f1e2:	f003 030f 	and.w	r3, r3, #15
 800f1e6:	b2db      	uxtb	r3, r3
 800f1e8:	009b      	lsls	r3, r3, #2
 800f1ea:	b2db      	uxtb	r3, r3
 800f1ec:	2b14      	cmp	r3, #20
 800f1ee:	f040 8171 	bne.w	800f4d4 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 800f1f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1f4:	88db      	ldrh	r3, [r3, #6]
 800f1f6:	b29b      	uxth	r3, r3
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	f7fb fb81 	bl	800a900 <lwip_htons>
 800f1fe:	4603      	mov	r3, r0
 800f200:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f204:	b29b      	uxth	r3, r3
 800f206:	00db      	lsls	r3, r3, #3
 800f208:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800f20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f20c:	885b      	ldrh	r3, [r3, #2]
 800f20e:	b29b      	uxth	r3, r3
 800f210:	4618      	mov	r0, r3
 800f212:	f7fb fb75 	bl	800a900 <lwip_htons>
 800f216:	4603      	mov	r3, r0
 800f218:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 800f21a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	f003 030f 	and.w	r3, r3, #15
 800f222:	b2db      	uxtb	r3, r3
 800f224:	009b      	lsls	r3, r3, #2
 800f226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 800f22a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f22e:	b29b      	uxth	r3, r3
 800f230:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f232:	429a      	cmp	r2, r3
 800f234:	f0c0 8150 	bcc.w	800f4d8 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800f238:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f23c:	b29b      	uxth	r3, r3
 800f23e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f240:	1ad3      	subs	r3, r2, r3
 800f242:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800f244:	6878      	ldr	r0, [r7, #4]
 800f246:	f7fc ff79 	bl	800c13c <pbuf_clen>
 800f24a:	4603      	mov	r3, r0
 800f24c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800f24e:	4b8c      	ldr	r3, [pc, #560]	@ (800f480 <ip4_reass+0x2b0>)
 800f250:	881b      	ldrh	r3, [r3, #0]
 800f252:	461a      	mov	r2, r3
 800f254:	8c3b      	ldrh	r3, [r7, #32]
 800f256:	4413      	add	r3, r2
 800f258:	2b0a      	cmp	r3, #10
 800f25a:	dd10      	ble.n	800f27e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800f25c:	8c3b      	ldrh	r3, [r7, #32]
 800f25e:	4619      	mov	r1, r3
 800f260:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f262:	f7ff fd81 	bl	800ed68 <ip_reass_remove_oldest_datagram>
 800f266:	4603      	mov	r3, r0
 800f268:	2b00      	cmp	r3, #0
 800f26a:	f000 8137 	beq.w	800f4dc <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800f26e:	4b84      	ldr	r3, [pc, #528]	@ (800f480 <ip4_reass+0x2b0>)
 800f270:	881b      	ldrh	r3, [r3, #0]
 800f272:	461a      	mov	r2, r3
 800f274:	8c3b      	ldrh	r3, [r7, #32]
 800f276:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800f278:	2b0a      	cmp	r3, #10
 800f27a:	f300 812f 	bgt.w	800f4dc <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800f27e:	4b81      	ldr	r3, [pc, #516]	@ (800f484 <ip4_reass+0x2b4>)
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	633b      	str	r3, [r7, #48]	@ 0x30
 800f284:	e015      	b.n	800f2b2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800f286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f288:	695a      	ldr	r2, [r3, #20]
 800f28a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f28c:	68db      	ldr	r3, [r3, #12]
 800f28e:	429a      	cmp	r2, r3
 800f290:	d10c      	bne.n	800f2ac <ip4_reass+0xdc>
 800f292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f294:	699a      	ldr	r2, [r3, #24]
 800f296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f298:	691b      	ldr	r3, [r3, #16]
 800f29a:	429a      	cmp	r2, r3
 800f29c:	d106      	bne.n	800f2ac <ip4_reass+0xdc>
 800f29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2a0:	899a      	ldrh	r2, [r3, #12]
 800f2a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2a4:	889b      	ldrh	r3, [r3, #4]
 800f2a6:	b29b      	uxth	r3, r3
 800f2a8:	429a      	cmp	r2, r3
 800f2aa:	d006      	beq.n	800f2ba <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800f2ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	633b      	str	r3, [r7, #48]	@ 0x30
 800f2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d1e6      	bne.n	800f286 <ip4_reass+0xb6>
 800f2b8:	e000      	b.n	800f2bc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800f2ba:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800f2bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d109      	bne.n	800f2d6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800f2c2:	8c3b      	ldrh	r3, [r7, #32]
 800f2c4:	4619      	mov	r1, r3
 800f2c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2c8:	f7ff fdb0 	bl	800ee2c <ip_reass_enqueue_new_datagram>
 800f2cc:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800f2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d11c      	bne.n	800f30e <ip4_reass+0x13e>
      goto nullreturn;
 800f2d4:	e105      	b.n	800f4e2 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800f2d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2d8:	88db      	ldrh	r3, [r3, #6]
 800f2da:	b29b      	uxth	r3, r3
 800f2dc:	4618      	mov	r0, r3
 800f2de:	f7fb fb0f 	bl	800a900 <lwip_htons>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d110      	bne.n	800f30e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800f2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ee:	89db      	ldrh	r3, [r3, #14]
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	f7fb fb05 	bl	800a900 <lwip_htons>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d006      	beq.n	800f30e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800f300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f302:	3308      	adds	r3, #8
 800f304:	2214      	movs	r2, #20
 800f306:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f308:	4618      	mov	r0, r3
 800f30a:	f000 fefe 	bl	801010a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800f30e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f310:	88db      	ldrh	r3, [r3, #6]
 800f312:	b29b      	uxth	r3, r3
 800f314:	f003 0320 	and.w	r3, r3, #32
 800f318:	2b00      	cmp	r3, #0
 800f31a:	bf0c      	ite	eq
 800f31c:	2301      	moveq	r3, #1
 800f31e:	2300      	movne	r3, #0
 800f320:	b2db      	uxtb	r3, r3
 800f322:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800f324:	69fb      	ldr	r3, [r7, #28]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d00e      	beq.n	800f348 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 800f32a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f32c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f32e:	4413      	add	r3, r2
 800f330:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800f332:	8b7a      	ldrh	r2, [r7, #26]
 800f334:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f336:	429a      	cmp	r2, r3
 800f338:	f0c0 80a0 	bcc.w	800f47c <ip4_reass+0x2ac>
 800f33c:	8b7b      	ldrh	r3, [r7, #26]
 800f33e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 800f342:	4293      	cmp	r3, r2
 800f344:	f200 809a 	bhi.w	800f47c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800f348:	69fa      	ldr	r2, [r7, #28]
 800f34a:	6879      	ldr	r1, [r7, #4]
 800f34c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f34e:	f7ff fdd5 	bl	800eefc <ip_reass_chain_frag_into_datagram_and_validate>
 800f352:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800f354:	697b      	ldr	r3, [r7, #20]
 800f356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f35a:	f000 809b 	beq.w	800f494 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800f35e:	4b48      	ldr	r3, [pc, #288]	@ (800f480 <ip4_reass+0x2b0>)
 800f360:	881a      	ldrh	r2, [r3, #0]
 800f362:	8c3b      	ldrh	r3, [r7, #32]
 800f364:	4413      	add	r3, r2
 800f366:	b29a      	uxth	r2, r3
 800f368:	4b45      	ldr	r3, [pc, #276]	@ (800f480 <ip4_reass+0x2b0>)
 800f36a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800f36c:	69fb      	ldr	r3, [r7, #28]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d00d      	beq.n	800f38e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 800f372:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f374:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f376:	4413      	add	r3, r2
 800f378:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800f37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f37c:	8a7a      	ldrh	r2, [r7, #18]
 800f37e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800f380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f382:	7f9b      	ldrb	r3, [r3, #30]
 800f384:	f043 0301 	orr.w	r3, r3, #1
 800f388:	b2da      	uxtb	r2, r3
 800f38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f38c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800f38e:	697b      	ldr	r3, [r7, #20]
 800f390:	2b01      	cmp	r3, #1
 800f392:	d171      	bne.n	800f478 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 800f394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f396:	8b9b      	ldrh	r3, [r3, #28]
 800f398:	3314      	adds	r3, #20
 800f39a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 800f39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f39e:	685b      	ldr	r3, [r3, #4]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800f3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3a8:	685b      	ldr	r3, [r3, #4]
 800f3aa:	685b      	ldr	r3, [r3, #4]
 800f3ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800f3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3b0:	3308      	adds	r3, #8
 800f3b2:	2214      	movs	r2, #20
 800f3b4:	4619      	mov	r1, r3
 800f3b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f3b8:	f000 fea7 	bl	801010a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 800f3bc:	8a3b      	ldrh	r3, [r7, #16]
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f7fb fa9e 	bl	800a900 <lwip_htons>
 800f3c4:	4603      	mov	r3, r0
 800f3c6:	461a      	mov	r2, r3
 800f3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ca:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800f3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	719a      	strb	r2, [r3, #6]
 800f3d2:	2200      	movs	r2, #0
 800f3d4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800f3d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3d8:	2200      	movs	r2, #0
 800f3da:	729a      	strb	r2, [r3, #10]
 800f3dc:	2200      	movs	r2, #0
 800f3de:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800f3e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3e2:	685b      	ldr	r3, [r3, #4]
 800f3e4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800f3e6:	e00d      	b.n	800f404 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 800f3e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3ea:	685b      	ldr	r3, [r3, #4]
 800f3ec:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 800f3ee:	2114      	movs	r1, #20
 800f3f0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800f3f2:	f7fc fd8f 	bl	800bf14 <pbuf_remove_header>
      pbuf_cat(p, r);
 800f3f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f3f8:	6878      	ldr	r0, [r7, #4]
 800f3fa:	f7fc fedf 	bl	800c1bc <pbuf_cat>
      r = iprh->next_pbuf;
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 800f404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f406:	2b00      	cmp	r3, #0
 800f408:	d1ee      	bne.n	800f3e8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800f40a:	4b1e      	ldr	r3, [pc, #120]	@ (800f484 <ip4_reass+0x2b4>)
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f410:	429a      	cmp	r2, r3
 800f412:	d102      	bne.n	800f41a <ip4_reass+0x24a>
      ipr_prev = NULL;
 800f414:	2300      	movs	r3, #0
 800f416:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f418:	e010      	b.n	800f43c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f41a:	4b1a      	ldr	r3, [pc, #104]	@ (800f484 <ip4_reass+0x2b4>)
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f420:	e007      	b.n	800f432 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 800f422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f428:	429a      	cmp	r2, r3
 800f42a:	d006      	beq.n	800f43a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f42c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f434:	2b00      	cmp	r3, #0
 800f436:	d1f4      	bne.n	800f422 <ip4_reass+0x252>
 800f438:	e000      	b.n	800f43c <ip4_reass+0x26c>
          break;
 800f43a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800f43c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f43e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f440:	f7ff fd2e 	bl	800eea0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 800f444:	6878      	ldr	r0, [r7, #4]
 800f446:	f7fc fe79 	bl	800c13c <pbuf_clen>
 800f44a:	4603      	mov	r3, r0
 800f44c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 800f44e:	4b0c      	ldr	r3, [pc, #48]	@ (800f480 <ip4_reass+0x2b0>)
 800f450:	881b      	ldrh	r3, [r3, #0]
 800f452:	8c3a      	ldrh	r2, [r7, #32]
 800f454:	429a      	cmp	r2, r3
 800f456:	d906      	bls.n	800f466 <ip4_reass+0x296>
 800f458:	4b0b      	ldr	r3, [pc, #44]	@ (800f488 <ip4_reass+0x2b8>)
 800f45a:	f240 229b 	movw	r2, #667	@ 0x29b
 800f45e:	490b      	ldr	r1, [pc, #44]	@ (800f48c <ip4_reass+0x2bc>)
 800f460:	480b      	ldr	r0, [pc, #44]	@ (800f490 <ip4_reass+0x2c0>)
 800f462:	f000 fd77 	bl	800ff54 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 800f466:	4b06      	ldr	r3, [pc, #24]	@ (800f480 <ip4_reass+0x2b0>)
 800f468:	881a      	ldrh	r2, [r3, #0]
 800f46a:	8c3b      	ldrh	r3, [r7, #32]
 800f46c:	1ad3      	subs	r3, r2, r3
 800f46e:	b29a      	uxth	r2, r3
 800f470:	4b03      	ldr	r3, [pc, #12]	@ (800f480 <ip4_reass+0x2b0>)
 800f472:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	e038      	b.n	800f4ea <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800f478:	2300      	movs	r3, #0
 800f47a:	e036      	b.n	800f4ea <ip4_reass+0x31a>
      goto nullreturn_ipr;
 800f47c:	bf00      	nop
 800f47e:	e00a      	b.n	800f496 <ip4_reass+0x2c6>
 800f480:	2000d094 	.word	0x2000d094
 800f484:	2000d090 	.word	0x2000d090
 800f488:	08012ba4 	.word	0x08012ba4
 800f48c:	08012d14 	.word	0x08012d14
 800f490:	08012bec 	.word	0x08012bec
    goto nullreturn_ipr;
 800f494:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 800f496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d106      	bne.n	800f4aa <ip4_reass+0x2da>
 800f49c:	4b15      	ldr	r3, [pc, #84]	@ (800f4f4 <ip4_reass+0x324>)
 800f49e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 800f4a2:	4915      	ldr	r1, [pc, #84]	@ (800f4f8 <ip4_reass+0x328>)
 800f4a4:	4815      	ldr	r0, [pc, #84]	@ (800f4fc <ip4_reass+0x32c>)
 800f4a6:	f000 fd55 	bl	800ff54 <iprintf>
  if (ipr->p == NULL) {
 800f4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ac:	685b      	ldr	r3, [r3, #4]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d116      	bne.n	800f4e0 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 800f4b2:	4b13      	ldr	r3, [pc, #76]	@ (800f500 <ip4_reass+0x330>)
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4b8:	429a      	cmp	r2, r3
 800f4ba:	d006      	beq.n	800f4ca <ip4_reass+0x2fa>
 800f4bc:	4b0d      	ldr	r3, [pc, #52]	@ (800f4f4 <ip4_reass+0x324>)
 800f4be:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800f4c2:	4910      	ldr	r1, [pc, #64]	@ (800f504 <ip4_reass+0x334>)
 800f4c4:	480d      	ldr	r0, [pc, #52]	@ (800f4fc <ip4_reass+0x32c>)
 800f4c6:	f000 fd45 	bl	800ff54 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 800f4ca:	2100      	movs	r1, #0
 800f4cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4ce:	f7ff fce7 	bl	800eea0 <ip_reass_dequeue_datagram>
 800f4d2:	e006      	b.n	800f4e2 <ip4_reass+0x312>
    goto nullreturn;
 800f4d4:	bf00      	nop
 800f4d6:	e004      	b.n	800f4e2 <ip4_reass+0x312>
    goto nullreturn;
 800f4d8:	bf00      	nop
 800f4da:	e002      	b.n	800f4e2 <ip4_reass+0x312>
      goto nullreturn;
 800f4dc:	bf00      	nop
 800f4de:	e000      	b.n	800f4e2 <ip4_reass+0x312>
  }

nullreturn:
 800f4e0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800f4e2:	6878      	ldr	r0, [r7, #4]
 800f4e4:	f7fc fd9c 	bl	800c020 <pbuf_free>
  return NULL;
 800f4e8:	2300      	movs	r3, #0
}
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	3738      	adds	r7, #56	@ 0x38
 800f4ee:	46bd      	mov	sp, r7
 800f4f0:	bd80      	pop	{r7, pc}
 800f4f2:	bf00      	nop
 800f4f4:	08012ba4 	.word	0x08012ba4
 800f4f8:	08012d30 	.word	0x08012d30
 800f4fc:	08012bec 	.word	0x08012bec
 800f500:	2000d090 	.word	0x2000d090
 800f504:	08012d3c 	.word	0x08012d3c

0800f508 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 800f508:	b580      	push	{r7, lr}
 800f50a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 800f50c:	2002      	movs	r0, #2
 800f50e:	f7fb fecd 	bl	800b2ac <memp_malloc>
 800f512:	4603      	mov	r3, r0
}
 800f514:	4618      	mov	r0, r3
 800f516:	bd80      	pop	{r7, pc}

0800f518 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b082      	sub	sp, #8
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d106      	bne.n	800f534 <ip_frag_free_pbuf_custom_ref+0x1c>
 800f526:	4b07      	ldr	r3, [pc, #28]	@ (800f544 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800f528:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 800f52c:	4906      	ldr	r1, [pc, #24]	@ (800f548 <ip_frag_free_pbuf_custom_ref+0x30>)
 800f52e:	4807      	ldr	r0, [pc, #28]	@ (800f54c <ip_frag_free_pbuf_custom_ref+0x34>)
 800f530:	f000 fd10 	bl	800ff54 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800f534:	6879      	ldr	r1, [r7, #4]
 800f536:	2002      	movs	r0, #2
 800f538:	f7fb ff2e 	bl	800b398 <memp_free>
}
 800f53c:	bf00      	nop
 800f53e:	3708      	adds	r7, #8
 800f540:	46bd      	mov	sp, r7
 800f542:	bd80      	pop	{r7, pc}
 800f544:	08012ba4 	.word	0x08012ba4
 800f548:	08012d5c 	.word	0x08012d5c
 800f54c:	08012bec 	.word	0x08012bec

0800f550 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b084      	sub	sp, #16
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d106      	bne.n	800f570 <ipfrag_free_pbuf_custom+0x20>
 800f562:	4b11      	ldr	r3, [pc, #68]	@ (800f5a8 <ipfrag_free_pbuf_custom+0x58>)
 800f564:	f240 22ce 	movw	r2, #718	@ 0x2ce
 800f568:	4910      	ldr	r1, [pc, #64]	@ (800f5ac <ipfrag_free_pbuf_custom+0x5c>)
 800f56a:	4811      	ldr	r0, [pc, #68]	@ (800f5b0 <ipfrag_free_pbuf_custom+0x60>)
 800f56c:	f000 fcf2 	bl	800ff54 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 800f570:	68fa      	ldr	r2, [r7, #12]
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	429a      	cmp	r2, r3
 800f576:	d006      	beq.n	800f586 <ipfrag_free_pbuf_custom+0x36>
 800f578:	4b0b      	ldr	r3, [pc, #44]	@ (800f5a8 <ipfrag_free_pbuf_custom+0x58>)
 800f57a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800f57e:	490d      	ldr	r1, [pc, #52]	@ (800f5b4 <ipfrag_free_pbuf_custom+0x64>)
 800f580:	480b      	ldr	r0, [pc, #44]	@ (800f5b0 <ipfrag_free_pbuf_custom+0x60>)
 800f582:	f000 fce7 	bl	800ff54 <iprintf>
  if (pcr->original != NULL) {
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	695b      	ldr	r3, [r3, #20]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d004      	beq.n	800f598 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	695b      	ldr	r3, [r3, #20]
 800f592:	4618      	mov	r0, r3
 800f594:	f7fc fd44 	bl	800c020 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800f598:	68f8      	ldr	r0, [r7, #12]
 800f59a:	f7ff ffbd 	bl	800f518 <ip_frag_free_pbuf_custom_ref>
}
 800f59e:	bf00      	nop
 800f5a0:	3710      	adds	r7, #16
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	bd80      	pop	{r7, pc}
 800f5a6:	bf00      	nop
 800f5a8:	08012ba4 	.word	0x08012ba4
 800f5ac:	08012d68 	.word	0x08012d68
 800f5b0:	08012bec 	.word	0x08012bec
 800f5b4:	08012d74 	.word	0x08012d74

0800f5b8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b094      	sub	sp, #80	@ 0x50
 800f5bc:	af02      	add	r7, sp, #8
 800f5be:	60f8      	str	r0, [r7, #12]
 800f5c0:	60b9      	str	r1, [r7, #8]
 800f5c2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 800f5ca:	68bb      	ldr	r3, [r7, #8]
 800f5cc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f5ce:	3b14      	subs	r3, #20
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	da00      	bge.n	800f5d6 <ip4_frag+0x1e>
 800f5d4:	3307      	adds	r3, #7
 800f5d6:	10db      	asrs	r3, r3, #3
 800f5d8:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800f5da:	2314      	movs	r3, #20
 800f5dc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	685b      	ldr	r3, [r3, #4]
 800f5e2:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 800f5e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5e6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 800f5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ea:	781b      	ldrb	r3, [r3, #0]
 800f5ec:	f003 030f 	and.w	r3, r3, #15
 800f5f0:	b2db      	uxtb	r3, r3
 800f5f2:	009b      	lsls	r3, r3, #2
 800f5f4:	b2db      	uxtb	r3, r3
 800f5f6:	2b14      	cmp	r3, #20
 800f5f8:	d002      	beq.n	800f600 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 800f5fa:	f06f 0305 	mvn.w	r3, #5
 800f5fe:	e110      	b.n	800f822 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	895b      	ldrh	r3, [r3, #10]
 800f604:	2b13      	cmp	r3, #19
 800f606:	d809      	bhi.n	800f61c <ip4_frag+0x64>
 800f608:	4b88      	ldr	r3, [pc, #544]	@ (800f82c <ip4_frag+0x274>)
 800f60a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 800f60e:	4988      	ldr	r1, [pc, #544]	@ (800f830 <ip4_frag+0x278>)
 800f610:	4888      	ldr	r0, [pc, #544]	@ (800f834 <ip4_frag+0x27c>)
 800f612:	f000 fc9f 	bl	800ff54 <iprintf>
 800f616:	f06f 0305 	mvn.w	r3, #5
 800f61a:	e102      	b.n	800f822 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800f61c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f61e:	88db      	ldrh	r3, [r3, #6]
 800f620:	b29b      	uxth	r3, r3
 800f622:	4618      	mov	r0, r3
 800f624:	f7fb f96c 	bl	800a900 <lwip_htons>
 800f628:	4603      	mov	r3, r0
 800f62a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 800f62c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f62e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f632:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 800f636:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f638:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f63c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	891b      	ldrh	r3, [r3, #8]
 800f642:	3b14      	subs	r3, #20
 800f644:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 800f648:	e0e1      	b.n	800f80e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 800f64a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f64c:	00db      	lsls	r3, r3, #3
 800f64e:	b29b      	uxth	r3, r3
 800f650:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f654:	4293      	cmp	r3, r2
 800f656:	bf28      	it	cs
 800f658:	4613      	movcs	r3, r2
 800f65a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800f65c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f660:	2114      	movs	r1, #20
 800f662:	200e      	movs	r0, #14
 800f664:	f7fc f9fa 	bl	800ba5c <pbuf_alloc>
 800f668:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 800f66a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	f000 80d5 	beq.w	800f81c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800f672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f674:	895b      	ldrh	r3, [r3, #10]
 800f676:	2b13      	cmp	r3, #19
 800f678:	d806      	bhi.n	800f688 <ip4_frag+0xd0>
 800f67a:	4b6c      	ldr	r3, [pc, #432]	@ (800f82c <ip4_frag+0x274>)
 800f67c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 800f680:	496d      	ldr	r1, [pc, #436]	@ (800f838 <ip4_frag+0x280>)
 800f682:	486c      	ldr	r0, [pc, #432]	@ (800f834 <ip4_frag+0x27c>)
 800f684:	f000 fc66 	bl	800ff54 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800f688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f68a:	685b      	ldr	r3, [r3, #4]
 800f68c:	2214      	movs	r2, #20
 800f68e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f690:	4618      	mov	r0, r3
 800f692:	f000 fd3a 	bl	801010a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800f696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f698:	685b      	ldr	r3, [r3, #4]
 800f69a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 800f69c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f69e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 800f6a2:	e064      	b.n	800f76e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	895a      	ldrh	r2, [r3, #10]
 800f6a8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f6aa:	1ad3      	subs	r3, r2, r3
 800f6ac:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	895b      	ldrh	r3, [r3, #10]
 800f6b2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f6b4:	429a      	cmp	r2, r3
 800f6b6:	d906      	bls.n	800f6c6 <ip4_frag+0x10e>
 800f6b8:	4b5c      	ldr	r3, [pc, #368]	@ (800f82c <ip4_frag+0x274>)
 800f6ba:	f240 322d 	movw	r2, #813	@ 0x32d
 800f6be:	495f      	ldr	r1, [pc, #380]	@ (800f83c <ip4_frag+0x284>)
 800f6c0:	485c      	ldr	r0, [pc, #368]	@ (800f834 <ip4_frag+0x27c>)
 800f6c2:	f000 fc47 	bl	800ff54 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800f6c6:	8bfa      	ldrh	r2, [r7, #30]
 800f6c8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f6cc:	4293      	cmp	r3, r2
 800f6ce:	bf28      	it	cs
 800f6d0:	4613      	movcs	r3, r2
 800f6d2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800f6d6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d105      	bne.n	800f6ea <ip4_frag+0x132>
        poff = 0;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	60fb      	str	r3, [r7, #12]
        continue;
 800f6e8:	e041      	b.n	800f76e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800f6ea:	f7ff ff0d 	bl	800f508 <ip_frag_alloc_pbuf_custom_ref>
 800f6ee:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 800f6f0:	69bb      	ldr	r3, [r7, #24]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d103      	bne.n	800f6fe <ip4_frag+0x146>
        pbuf_free(rambuf);
 800f6f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f6f8:	f7fc fc92 	bl	800c020 <pbuf_free>
        goto memerr;
 800f6fc:	e08f      	b.n	800f81e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f6fe:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f704:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f706:	4413      	add	r3, r2
 800f708:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800f70c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800f710:	9201      	str	r2, [sp, #4]
 800f712:	9300      	str	r3, [sp, #0]
 800f714:	4603      	mov	r3, r0
 800f716:	2241      	movs	r2, #65	@ 0x41
 800f718:	2000      	movs	r0, #0
 800f71a:	f7fc fac7 	bl	800bcac <pbuf_alloced_custom>
 800f71e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 800f720:	697b      	ldr	r3, [r7, #20]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d106      	bne.n	800f734 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 800f726:	69b8      	ldr	r0, [r7, #24]
 800f728:	f7ff fef6 	bl	800f518 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800f72c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f72e:	f7fc fc77 	bl	800c020 <pbuf_free>
        goto memerr;
 800f732:	e074      	b.n	800f81e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 800f734:	68f8      	ldr	r0, [r7, #12]
 800f736:	f7fc fd19 	bl	800c16c <pbuf_ref>
      pcr->original = p;
 800f73a:	69bb      	ldr	r3, [r7, #24]
 800f73c:	68fa      	ldr	r2, [r7, #12]
 800f73e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800f740:	69bb      	ldr	r3, [r7, #24]
 800f742:	4a3f      	ldr	r2, [pc, #252]	@ (800f840 <ip4_frag+0x288>)
 800f744:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800f746:	6979      	ldr	r1, [r7, #20]
 800f748:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f74a:	f7fc fd37 	bl	800c1bc <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 800f74e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800f752:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f756:	1ad3      	subs	r3, r2, r3
 800f758:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 800f75c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f760:	2b00      	cmp	r3, #0
 800f762:	d004      	beq.n	800f76e <ip4_frag+0x1b6>
        poff = 0;
 800f764:	2300      	movs	r3, #0
 800f766:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800f76e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f772:	2b00      	cmp	r3, #0
 800f774:	d196      	bne.n	800f6a4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 800f776:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f778:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f77c:	4413      	add	r3, r2
 800f77e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800f780:	68bb      	ldr	r3, [r7, #8]
 800f782:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f784:	f1a3 0213 	sub.w	r2, r3, #19
 800f788:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f78c:	429a      	cmp	r2, r3
 800f78e:	bfcc      	ite	gt
 800f790:	2301      	movgt	r3, #1
 800f792:	2300      	movle	r3, #0
 800f794:	b2db      	uxtb	r3, r3
 800f796:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800f798:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f79c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f7a0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 800f7a2:	6a3b      	ldr	r3, [r7, #32]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d002      	beq.n	800f7ae <ip4_frag+0x1f6>
 800f7a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d003      	beq.n	800f7b6 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 800f7ae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f7b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f7b4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800f7b6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	f7fb f8a1 	bl	800a900 <lwip_htons>
 800f7be:	4603      	mov	r3, r0
 800f7c0:	461a      	mov	r2, r3
 800f7c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7c4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 800f7c6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f7c8:	3314      	adds	r3, #20
 800f7ca:	b29b      	uxth	r3, r3
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	f7fb f897 	bl	800a900 <lwip_htons>
 800f7d2:	4603      	mov	r3, r0
 800f7d4:	461a      	mov	r2, r3
 800f7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7d8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800f7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7dc:	2200      	movs	r2, #0
 800f7de:	729a      	strb	r2, [r3, #10]
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800f7e4:	68bb      	ldr	r3, [r7, #8]
 800f7e6:	695b      	ldr	r3, [r3, #20]
 800f7e8:	687a      	ldr	r2, [r7, #4]
 800f7ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f7ec:	68b8      	ldr	r0, [r7, #8]
 800f7ee:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800f7f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7f2:	f7fc fc15 	bl	800c020 <pbuf_free>
    left = (u16_t)(left - fragsize);
 800f7f6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f7fa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f7fc:	1ad3      	subs	r3, r2, r3
 800f7fe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 800f802:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800f806:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f808:	4413      	add	r3, r2
 800f80a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 800f80e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f812:	2b00      	cmp	r3, #0
 800f814:	f47f af19 	bne.w	800f64a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800f818:	2300      	movs	r3, #0
 800f81a:	e002      	b.n	800f822 <ip4_frag+0x26a>
      goto memerr;
 800f81c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800f81e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f822:	4618      	mov	r0, r3
 800f824:	3748      	adds	r7, #72	@ 0x48
 800f826:	46bd      	mov	sp, r7
 800f828:	bd80      	pop	{r7, pc}
 800f82a:	bf00      	nop
 800f82c:	08012ba4 	.word	0x08012ba4
 800f830:	08012d80 	.word	0x08012d80
 800f834:	08012bec 	.word	0x08012bec
 800f838:	08012d9c 	.word	0x08012d9c
 800f83c:	08012dbc 	.word	0x08012dbc
 800f840:	0800f551 	.word	0x0800f551

0800f844 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b086      	sub	sp, #24
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
 800f84c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 800f84e:	230e      	movs	r3, #14
 800f850:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	895b      	ldrh	r3, [r3, #10]
 800f856:	2b0e      	cmp	r3, #14
 800f858:	d96e      	bls.n	800f938 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	7bdb      	ldrb	r3, [r3, #15]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d106      	bne.n	800f870 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f868:	3301      	adds	r3, #1
 800f86a:	b2da      	uxtb	r2, r3
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	685b      	ldr	r3, [r3, #4]
 800f874:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800f876:	693b      	ldr	r3, [r7, #16]
 800f878:	7b1a      	ldrb	r2, [r3, #12]
 800f87a:	7b5b      	ldrb	r3, [r3, #13]
 800f87c:	021b      	lsls	r3, r3, #8
 800f87e:	4313      	orrs	r3, r2
 800f880:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800f882:	693b      	ldr	r3, [r7, #16]
 800f884:	781b      	ldrb	r3, [r3, #0]
 800f886:	f003 0301 	and.w	r3, r3, #1
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d023      	beq.n	800f8d6 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800f88e:	693b      	ldr	r3, [r7, #16]
 800f890:	781b      	ldrb	r3, [r3, #0]
 800f892:	2b01      	cmp	r3, #1
 800f894:	d10f      	bne.n	800f8b6 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f896:	693b      	ldr	r3, [r7, #16]
 800f898:	785b      	ldrb	r3, [r3, #1]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d11b      	bne.n	800f8d6 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800f89e:	693b      	ldr	r3, [r7, #16]
 800f8a0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f8a2:	2b5e      	cmp	r3, #94	@ 0x5e
 800f8a4:	d117      	bne.n	800f8d6 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	7b5b      	ldrb	r3, [r3, #13]
 800f8aa:	f043 0310 	orr.w	r3, r3, #16
 800f8ae:	b2da      	uxtb	r2, r3
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	735a      	strb	r2, [r3, #13]
 800f8b4:	e00f      	b.n	800f8d6 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800f8b6:	693b      	ldr	r3, [r7, #16]
 800f8b8:	2206      	movs	r2, #6
 800f8ba:	4928      	ldr	r1, [pc, #160]	@ (800f95c <ethernet_input+0x118>)
 800f8bc:	4618      	mov	r0, r3
 800f8be:	f000 fb9e 	bl	800fffe <memcmp>
 800f8c2:	4603      	mov	r3, r0
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d106      	bne.n	800f8d6 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	7b5b      	ldrb	r3, [r3, #13]
 800f8cc:	f043 0308 	orr.w	r3, r3, #8
 800f8d0:	b2da      	uxtb	r2, r3
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800f8d6:	89fb      	ldrh	r3, [r7, #14]
 800f8d8:	2b08      	cmp	r3, #8
 800f8da:	d003      	beq.n	800f8e4 <ethernet_input+0xa0>
 800f8dc:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 800f8e0:	d014      	beq.n	800f90c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800f8e2:	e032      	b.n	800f94a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f8e4:	683b      	ldr	r3, [r7, #0]
 800f8e6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f8ea:	f003 0308 	and.w	r3, r3, #8
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d024      	beq.n	800f93c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f8f2:	8afb      	ldrh	r3, [r7, #22]
 800f8f4:	4619      	mov	r1, r3
 800f8f6:	6878      	ldr	r0, [r7, #4]
 800f8f8:	f7fc fb0c 	bl	800bf14 <pbuf_remove_header>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d11e      	bne.n	800f940 <ethernet_input+0xfc>
        ip4_input(p, netif);
 800f902:	6839      	ldr	r1, [r7, #0]
 800f904:	6878      	ldr	r0, [r7, #4]
 800f906:	f7fe fded 	bl	800e4e4 <ip4_input>
      break;
 800f90a:	e013      	b.n	800f934 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f912:	f003 0308 	and.w	r3, r3, #8
 800f916:	2b00      	cmp	r3, #0
 800f918:	d014      	beq.n	800f944 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f91a:	8afb      	ldrh	r3, [r7, #22]
 800f91c:	4619      	mov	r1, r3
 800f91e:	6878      	ldr	r0, [r7, #4]
 800f920:	f7fc faf8 	bl	800bf14 <pbuf_remove_header>
 800f924:	4603      	mov	r3, r0
 800f926:	2b00      	cmp	r3, #0
 800f928:	d10e      	bne.n	800f948 <ethernet_input+0x104>
        etharp_input(p, netif);
 800f92a:	6839      	ldr	r1, [r7, #0]
 800f92c:	6878      	ldr	r0, [r7, #4]
 800f92e:	f7fd ff8d 	bl	800d84c <etharp_input>
      break;
 800f932:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800f934:	2300      	movs	r3, #0
 800f936:	e00c      	b.n	800f952 <ethernet_input+0x10e>
    goto free_and_return;
 800f938:	bf00      	nop
 800f93a:	e006      	b.n	800f94a <ethernet_input+0x106>
        goto free_and_return;
 800f93c:	bf00      	nop
 800f93e:	e004      	b.n	800f94a <ethernet_input+0x106>
        goto free_and_return;
 800f940:	bf00      	nop
 800f942:	e002      	b.n	800f94a <ethernet_input+0x106>
        goto free_and_return;
 800f944:	bf00      	nop
 800f946:	e000      	b.n	800f94a <ethernet_input+0x106>
        goto free_and_return;
 800f948:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800f94a:	6878      	ldr	r0, [r7, #4]
 800f94c:	f7fc fb68 	bl	800c020 <pbuf_free>
  return ERR_OK;
 800f950:	2300      	movs	r3, #0
}
 800f952:	4618      	mov	r0, r3
 800f954:	3718      	adds	r7, #24
 800f956:	46bd      	mov	sp, r7
 800f958:	bd80      	pop	{r7, pc}
 800f95a:	bf00      	nop
 800f95c:	08012f7c 	.word	0x08012f7c

0800f960 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 800f960:	b580      	push	{r7, lr}
 800f962:	b086      	sub	sp, #24
 800f964:	af00      	add	r7, sp, #0
 800f966:	60f8      	str	r0, [r7, #12]
 800f968:	60b9      	str	r1, [r7, #8]
 800f96a:	607a      	str	r2, [r7, #4]
 800f96c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800f96e:	8c3b      	ldrh	r3, [r7, #32]
 800f970:	4618      	mov	r0, r3
 800f972:	f7fa ffc5 	bl	800a900 <lwip_htons>
 800f976:	4603      	mov	r3, r0
 800f978:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 800f97a:	210e      	movs	r1, #14
 800f97c:	68b8      	ldr	r0, [r7, #8]
 800f97e:	f7fc fab9 	bl	800bef4 <pbuf_add_header>
 800f982:	4603      	mov	r3, r0
 800f984:	2b00      	cmp	r3, #0
 800f986:	d125      	bne.n	800f9d4 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 800f988:	68bb      	ldr	r3, [r7, #8]
 800f98a:	685b      	ldr	r3, [r3, #4]
 800f98c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800f98e:	693b      	ldr	r3, [r7, #16]
 800f990:	8afa      	ldrh	r2, [r7, #22]
 800f992:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 800f994:	693b      	ldr	r3, [r7, #16]
 800f996:	2206      	movs	r2, #6
 800f998:	6839      	ldr	r1, [r7, #0]
 800f99a:	4618      	mov	r0, r3
 800f99c:	f000 fbb5 	bl	801010a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 800f9a0:	693b      	ldr	r3, [r7, #16]
 800f9a2:	3306      	adds	r3, #6
 800f9a4:	2206      	movs	r2, #6
 800f9a6:	6879      	ldr	r1, [r7, #4]
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	f000 fbae 	bl	801010a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f9b4:	2b06      	cmp	r3, #6
 800f9b6:	d006      	beq.n	800f9c6 <ethernet_output+0x66>
 800f9b8:	4b0a      	ldr	r3, [pc, #40]	@ (800f9e4 <ethernet_output+0x84>)
 800f9ba:	f44f 7299 	mov.w	r2, #306	@ 0x132
 800f9be:	490a      	ldr	r1, [pc, #40]	@ (800f9e8 <ethernet_output+0x88>)
 800f9c0:	480a      	ldr	r0, [pc, #40]	@ (800f9ec <ethernet_output+0x8c>)
 800f9c2:	f000 fac7 	bl	800ff54 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	699b      	ldr	r3, [r3, #24]
 800f9ca:	68b9      	ldr	r1, [r7, #8]
 800f9cc:	68f8      	ldr	r0, [r7, #12]
 800f9ce:	4798      	blx	r3
 800f9d0:	4603      	mov	r3, r0
 800f9d2:	e002      	b.n	800f9da <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800f9d4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800f9d6:	f06f 0301 	mvn.w	r3, #1
}
 800f9da:	4618      	mov	r0, r3
 800f9dc:	3718      	adds	r7, #24
 800f9de:	46bd      	mov	sp, r7
 800f9e0:	bd80      	pop	{r7, pc}
 800f9e2:	bf00      	nop
 800f9e4:	08012dcc 	.word	0x08012dcc
 800f9e8:	08012e04 	.word	0x08012e04
 800f9ec:	08012e38 	.word	0x08012e38

0800f9f0 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b086      	sub	sp, #24
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	6078      	str	r0, [r7, #4]
 800f9f8:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	60bb      	str	r3, [r7, #8]
 800f9fe:	2304      	movs	r3, #4
 800fa00:	60fb      	str	r3, [r7, #12]
 800fa02:	2300      	movs	r3, #0
 800fa04:	613b      	str	r3, [r7, #16]
 800fa06:	2300      	movs	r3, #0
 800fa08:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 800fa0a:	f107 0308 	add.w	r3, r7, #8
 800fa0e:	2100      	movs	r1, #0
 800fa10:	4618      	mov	r0, r3
 800fa12:	f7f6 fbf2 	bl	80061fa <osMessageCreate>
 800fa16:	4602      	mov	r2, r0
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d102      	bne.n	800fa2a <sys_mbox_new+0x3a>
    return ERR_MEM;
 800fa24:	f04f 33ff 	mov.w	r3, #4294967295
 800fa28:	e000      	b.n	800fa2c <sys_mbox_new+0x3c>

  return ERR_OK;
 800fa2a:	2300      	movs	r3, #0
}
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	3718      	adds	r7, #24
 800fa30:	46bd      	mov	sp, r7
 800fa32:	bd80      	pop	{r7, pc}

0800fa34 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b082      	sub	sp, #8
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	4618      	mov	r0, r3
 800fa42:	f7f6 fcb7 	bl	80063b4 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	f7f6 fcc8 	bl	80063e0 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 800fa50:	bf00      	nop
 800fa52:	3708      	adds	r7, #8
 800fa54:	46bd      	mov	sp, r7
 800fa56:	bd80      	pop	{r7, pc}

0800fa58 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 800fa58:	b580      	push	{r7, lr}
 800fa5a:	b084      	sub	sp, #16
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
 800fa60:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	6839      	ldr	r1, [r7, #0]
 800fa68:	2200      	movs	r2, #0
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	f7f6 fbee 	bl	800624c <osMessagePut>
 800fa70:	4603      	mov	r3, r0
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d102      	bne.n	800fa7c <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 800fa76:	2300      	movs	r3, #0
 800fa78:	73fb      	strb	r3, [r7, #15]
 800fa7a:	e001      	b.n	800fa80 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 800fa7c:	23ff      	movs	r3, #255	@ 0xff
 800fa7e:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 800fa80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fa84:	4618      	mov	r0, r3
 800fa86:	3710      	adds	r7, #16
 800fa88:	46bd      	mov	sp, r7
 800fa8a:	bd80      	pop	{r7, pc}

0800fa8c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 800fa8c:	b580      	push	{r7, lr}
 800fa8e:	b08c      	sub	sp, #48	@ 0x30
 800fa90:	af00      	add	r7, sp, #0
 800fa92:	61f8      	str	r0, [r7, #28]
 800fa94:	61b9      	str	r1, [r7, #24]
 800fa96:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 800fa98:	f7f6 f9cd 	bl	8005e36 <osKernelSysTick>
 800fa9c:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 800fa9e:	697b      	ldr	r3, [r7, #20]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d017      	beq.n	800fad4 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 800faa4:	69fb      	ldr	r3, [r7, #28]
 800faa6:	6819      	ldr	r1, [r3, #0]
 800faa8:	f107 0320 	add.w	r3, r7, #32
 800faac:	697a      	ldr	r2, [r7, #20]
 800faae:	4618      	mov	r0, r3
 800fab0:	f7f6 fc0c 	bl	80062cc <osMessageGet>

    if(event.status == osEventMessage)
 800fab4:	6a3b      	ldr	r3, [r7, #32]
 800fab6:	2b10      	cmp	r3, #16
 800fab8:	d109      	bne.n	800face <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 800faba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fabc:	461a      	mov	r2, r3
 800fabe:	69bb      	ldr	r3, [r7, #24]
 800fac0:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 800fac2:	f7f6 f9b8 	bl	8005e36 <osKernelSysTick>
 800fac6:	4602      	mov	r2, r0
 800fac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800faca:	1ad3      	subs	r3, r2, r3
 800facc:	e019      	b.n	800fb02 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 800face:	f04f 33ff 	mov.w	r3, #4294967295
 800fad2:	e016      	b.n	800fb02 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 800fad4:	69fb      	ldr	r3, [r7, #28]
 800fad6:	6819      	ldr	r1, [r3, #0]
 800fad8:	463b      	mov	r3, r7
 800fada:	f04f 32ff 	mov.w	r2, #4294967295
 800fade:	4618      	mov	r0, r3
 800fae0:	f7f6 fbf4 	bl	80062cc <osMessageGet>
 800fae4:	f107 0320 	add.w	r3, r7, #32
 800fae8:	463a      	mov	r2, r7
 800faea:	ca07      	ldmia	r2, {r0, r1, r2}
 800faec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 800faf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faf2:	461a      	mov	r2, r3
 800faf4:	69bb      	ldr	r3, [r7, #24]
 800faf6:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 800faf8:	f7f6 f99d 	bl	8005e36 <osKernelSysTick>
 800fafc:	4602      	mov	r2, r0
 800fafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb00:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 800fb02:	4618      	mov	r0, r3
 800fb04:	3730      	adds	r7, #48	@ 0x30
 800fb06:	46bd      	mov	sp, r7
 800fb08:	bd80      	pop	{r7, pc}

0800fb0a <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 800fb0a:	b580      	push	{r7, lr}
 800fb0c:	b086      	sub	sp, #24
 800fb0e:	af00      	add	r7, sp, #0
 800fb10:	6078      	str	r0, [r7, #4]
 800fb12:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	6819      	ldr	r1, [r3, #0]
 800fb18:	f107 030c 	add.w	r3, r7, #12
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	4618      	mov	r0, r3
 800fb20:	f7f6 fbd4 	bl	80062cc <osMessageGet>

  if(event.status == osEventMessage)
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	2b10      	cmp	r3, #16
 800fb28:	d105      	bne.n	800fb36 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 800fb2a:	693b      	ldr	r3, [r7, #16]
 800fb2c:	461a      	mov	r2, r3
 800fb2e:	683b      	ldr	r3, [r7, #0]
 800fb30:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 800fb32:	2300      	movs	r3, #0
 800fb34:	e001      	b.n	800fb3a <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 800fb36:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3718      	adds	r7, #24
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}

0800fb42 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 800fb42:	b480      	push	{r7}
 800fb44:	b083      	sub	sp, #12
 800fb46:	af00      	add	r7, sp, #0
 800fb48:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d101      	bne.n	800fb56 <sys_mbox_valid+0x14>
    return 0;
 800fb52:	2300      	movs	r3, #0
 800fb54:	e000      	b.n	800fb58 <sys_mbox_valid+0x16>
  else
    return 1;
 800fb56:	2301      	movs	r3, #1
}
 800fb58:	4618      	mov	r0, r3
 800fb5a:	370c      	adds	r7, #12
 800fb5c:	46bd      	mov	sp, r7
 800fb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb62:	4770      	bx	lr

0800fb64 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 800fb64:	b480      	push	{r7}
 800fb66:	b083      	sub	sp, #12
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2200      	movs	r2, #0
 800fb70:	601a      	str	r2, [r3, #0]
}
 800fb72:	bf00      	nop
 800fb74:	370c      	adds	r7, #12
 800fb76:	46bd      	mov	sp, r7
 800fb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7c:	4770      	bx	lr

0800fb7e <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 800fb7e:	b580      	push	{r7, lr}
 800fb80:	b084      	sub	sp, #16
 800fb82:	af00      	add	r7, sp, #0
 800fb84:	6078      	str	r0, [r7, #4]
 800fb86:	460b      	mov	r3, r1
 800fb88:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	60bb      	str	r3, [r7, #8]
 800fb8e:	2300      	movs	r3, #0
 800fb90:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 800fb92:	f107 0308 	add.w	r3, r7, #8
 800fb96:	2101      	movs	r1, #1
 800fb98:	4618      	mov	r0, r3
 800fb9a:	f7f6 fa65 	bl	8006068 <osSemaphoreCreate>
 800fb9e:	4602      	mov	r2, r0
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d102      	bne.n	800fbb2 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 800fbac:	f04f 33ff 	mov.w	r3, #4294967295
 800fbb0:	e009      	b.n	800fbc6 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 800fbb2:	78fb      	ldrb	r3, [r7, #3]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d105      	bne.n	800fbc4 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	2100      	movs	r1, #0
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	f7f6 fa84 	bl	80060cc <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 800fbc4:	2300      	movs	r3, #0
}
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	3710      	adds	r7, #16
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	bd80      	pop	{r7, pc}

0800fbce <sys_sem_signal>:
}

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 800fbce:	b580      	push	{r7, lr}
 800fbd0:	b082      	sub	sp, #8
 800fbd2:	af00      	add	r7, sp, #0
 800fbd4:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	4618      	mov	r0, r3
 800fbdc:	f7f6 fac4 	bl	8006168 <osSemaphoreRelease>
}
 800fbe0:	bf00      	nop
 800fbe2:	3708      	adds	r7, #8
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	bd80      	pop	{r7, pc}

0800fbe8 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b082      	sub	sp, #8
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	4618      	mov	r0, r3
 800fbf6:	f7f6 faed 	bl	80061d4 <osSemaphoreDelete>
}
 800fbfa:	bf00      	nop
 800fbfc:	3708      	adds	r7, #8
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	bd80      	pop	{r7, pc}

0800fc02 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 800fc02:	b480      	push	{r7}
 800fc04:	b083      	sub	sp, #12
 800fc06:	af00      	add	r7, sp, #0
 800fc08:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d101      	bne.n	800fc16 <sys_sem_valid+0x14>
    return 0;
 800fc12:	2300      	movs	r3, #0
 800fc14:	e000      	b.n	800fc18 <sys_sem_valid+0x16>
  else
    return 1;
 800fc16:	2301      	movs	r3, #1
}
 800fc18:	4618      	mov	r0, r3
 800fc1a:	370c      	adds	r7, #12
 800fc1c:	46bd      	mov	sp, r7
 800fc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc22:	4770      	bx	lr

0800fc24 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 800fc24:	b480      	push	{r7}
 800fc26:	b083      	sub	sp, #12
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	2200      	movs	r2, #0
 800fc30:	601a      	str	r2, [r3, #0]
}
 800fc32:	bf00      	nop
 800fc34:	370c      	adds	r7, #12
 800fc36:	46bd      	mov	sp, r7
 800fc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3c:	4770      	bx	lr
	...

0800fc40 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 800fc44:	4803      	ldr	r0, [pc, #12]	@ (800fc54 <sys_init+0x14>)
 800fc46:	f7f6 f972 	bl	8005f2e <osMutexCreate>
 800fc4a:	4603      	mov	r3, r0
 800fc4c:	4a02      	ldr	r2, [pc, #8]	@ (800fc58 <sys_init+0x18>)
 800fc4e:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 800fc50:	bf00      	nop
 800fc52:	bd80      	pop	{r7, pc}
 800fc54:	08012f8c 	.word	0x08012f8c
 800fc58:	2000d09c 	.word	0x2000d09c

0800fc5c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b084      	sub	sp, #16
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 800fc64:	2300      	movs	r3, #0
 800fc66:	60bb      	str	r3, [r7, #8]
 800fc68:	2300      	movs	r3, #0
 800fc6a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 800fc6c:	f107 0308 	add.w	r3, r7, #8
 800fc70:	4618      	mov	r0, r3
 800fc72:	f7f6 f95c 	bl	8005f2e <osMutexCreate>
 800fc76:	4602      	mov	r2, r0
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d102      	bne.n	800fc8a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 800fc84:	f04f 33ff 	mov.w	r3, #4294967295
 800fc88:	e000      	b.n	800fc8c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 800fc8a:	2300      	movs	r3, #0
}
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	3710      	adds	r7, #16
 800fc90:	46bd      	mov	sp, r7
 800fc92:	bd80      	pop	{r7, pc}

0800fc94 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 800fc94:	b580      	push	{r7, lr}
 800fc96:	b082      	sub	sp, #8
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	f04f 31ff 	mov.w	r1, #4294967295
 800fca4:	4618      	mov	r0, r3
 800fca6:	f7f6 f95b 	bl	8005f60 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 800fcaa:	bf00      	nop
 800fcac:	3708      	adds	r7, #8
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	bd80      	pop	{r7, pc}

0800fcb2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 800fcb2:	b580      	push	{r7, lr}
 800fcb4:	b082      	sub	sp, #8
 800fcb6:	af00      	add	r7, sp, #0
 800fcb8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	f7f6 f99c 	bl	8005ffc <osMutexRelease>
}
 800fcc4:	bf00      	nop
 800fcc6:	3708      	adds	r7, #8
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	bd80      	pop	{r7, pc}

0800fccc <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b08c      	sub	sp, #48	@ 0x30
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	60f8      	str	r0, [r7, #12]
 800fcd4:	60b9      	str	r1, [r7, #8]
 800fcd6:	607a      	str	r2, [r7, #4]
 800fcd8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 800fcda:	f107 0314 	add.w	r3, r7, #20
 800fcde:	2200      	movs	r2, #0
 800fce0:	601a      	str	r2, [r3, #0]
 800fce2:	605a      	str	r2, [r3, #4]
 800fce4:	609a      	str	r2, [r3, #8]
 800fce6:	60da      	str	r2, [r3, #12]
 800fce8:	611a      	str	r2, [r3, #16]
 800fcea:	615a      	str	r2, [r3, #20]
 800fcec:	619a      	str	r2, [r3, #24]
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	617b      	str	r3, [r7, #20]
 800fcf2:	68bb      	ldr	r3, [r7, #8]
 800fcf4:	61bb      	str	r3, [r7, #24]
 800fcf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcf8:	b21b      	sxth	r3, r3
 800fcfa:	83bb      	strh	r3, [r7, #28]
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 800fd00:	f107 0314 	add.w	r3, r7, #20
 800fd04:	6879      	ldr	r1, [r7, #4]
 800fd06:	4618      	mov	r0, r3
 800fd08:	f7f6 f8a5 	bl	8005e56 <osThreadCreate>
 800fd0c:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 800fd0e:	4618      	mov	r0, r3
 800fd10:	3730      	adds	r7, #48	@ 0x30
 800fd12:	46bd      	mov	sp, r7
 800fd14:	bd80      	pop	{r7, pc}
	...

0800fd18 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 800fd18:	b580      	push	{r7, lr}
 800fd1a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 800fd1c:	4b04      	ldr	r3, [pc, #16]	@ (800fd30 <sys_arch_protect+0x18>)
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	f04f 31ff 	mov.w	r1, #4294967295
 800fd24:	4618      	mov	r0, r3
 800fd26:	f7f6 f91b 	bl	8005f60 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 800fd2a:	2301      	movs	r3, #1
}
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	bd80      	pop	{r7, pc}
 800fd30:	2000d09c 	.word	0x2000d09c

0800fd34 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b082      	sub	sp, #8
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 800fd3c:	4b04      	ldr	r3, [pc, #16]	@ (800fd50 <sys_arch_unprotect+0x1c>)
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	4618      	mov	r0, r3
 800fd42:	f7f6 f95b 	bl	8005ffc <osMutexRelease>
}
 800fd46:	bf00      	nop
 800fd48:	3708      	adds	r7, #8
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	bd80      	pop	{r7, pc}
 800fd4e:	bf00      	nop
 800fd50:	2000d09c 	.word	0x2000d09c

0800fd54 <rand>:
 800fd54:	4b16      	ldr	r3, [pc, #88]	@ (800fdb0 <rand+0x5c>)
 800fd56:	b510      	push	{r4, lr}
 800fd58:	681c      	ldr	r4, [r3, #0]
 800fd5a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800fd5c:	b9b3      	cbnz	r3, 800fd8c <rand+0x38>
 800fd5e:	2018      	movs	r0, #24
 800fd60:	f000 fa00 	bl	8010164 <malloc>
 800fd64:	4602      	mov	r2, r0
 800fd66:	6320      	str	r0, [r4, #48]	@ 0x30
 800fd68:	b920      	cbnz	r0, 800fd74 <rand+0x20>
 800fd6a:	4b12      	ldr	r3, [pc, #72]	@ (800fdb4 <rand+0x60>)
 800fd6c:	4812      	ldr	r0, [pc, #72]	@ (800fdb8 <rand+0x64>)
 800fd6e:	2152      	movs	r1, #82	@ 0x52
 800fd70:	f000 f9da 	bl	8010128 <__assert_func>
 800fd74:	4911      	ldr	r1, [pc, #68]	@ (800fdbc <rand+0x68>)
 800fd76:	4b12      	ldr	r3, [pc, #72]	@ (800fdc0 <rand+0x6c>)
 800fd78:	e9c0 1300 	strd	r1, r3, [r0]
 800fd7c:	4b11      	ldr	r3, [pc, #68]	@ (800fdc4 <rand+0x70>)
 800fd7e:	6083      	str	r3, [r0, #8]
 800fd80:	230b      	movs	r3, #11
 800fd82:	8183      	strh	r3, [r0, #12]
 800fd84:	2100      	movs	r1, #0
 800fd86:	2001      	movs	r0, #1
 800fd88:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800fd8c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fd8e:	480e      	ldr	r0, [pc, #56]	@ (800fdc8 <rand+0x74>)
 800fd90:	690b      	ldr	r3, [r1, #16]
 800fd92:	694c      	ldr	r4, [r1, #20]
 800fd94:	4a0d      	ldr	r2, [pc, #52]	@ (800fdcc <rand+0x78>)
 800fd96:	4358      	muls	r0, r3
 800fd98:	fb02 0004 	mla	r0, r2, r4, r0
 800fd9c:	fba3 3202 	umull	r3, r2, r3, r2
 800fda0:	3301      	adds	r3, #1
 800fda2:	eb40 0002 	adc.w	r0, r0, r2
 800fda6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800fdaa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800fdae:	bd10      	pop	{r4, pc}
 800fdb0:	20000038 	.word	0x20000038
 800fdb4:	08012f94 	.word	0x08012f94
 800fdb8:	08012fab 	.word	0x08012fab
 800fdbc:	abcd330e 	.word	0xabcd330e
 800fdc0:	e66d1234 	.word	0xe66d1234
 800fdc4:	0005deec 	.word	0x0005deec
 800fdc8:	5851f42d 	.word	0x5851f42d
 800fdcc:	4c957f2d 	.word	0x4c957f2d

0800fdd0 <std>:
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	b510      	push	{r4, lr}
 800fdd4:	4604      	mov	r4, r0
 800fdd6:	e9c0 3300 	strd	r3, r3, [r0]
 800fdda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fdde:	6083      	str	r3, [r0, #8]
 800fde0:	8181      	strh	r1, [r0, #12]
 800fde2:	6643      	str	r3, [r0, #100]	@ 0x64
 800fde4:	81c2      	strh	r2, [r0, #14]
 800fde6:	6183      	str	r3, [r0, #24]
 800fde8:	4619      	mov	r1, r3
 800fdea:	2208      	movs	r2, #8
 800fdec:	305c      	adds	r0, #92	@ 0x5c
 800fdee:	f000 f916 	bl	801001e <memset>
 800fdf2:	4b0d      	ldr	r3, [pc, #52]	@ (800fe28 <std+0x58>)
 800fdf4:	6263      	str	r3, [r4, #36]	@ 0x24
 800fdf6:	4b0d      	ldr	r3, [pc, #52]	@ (800fe2c <std+0x5c>)
 800fdf8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fdfa:	4b0d      	ldr	r3, [pc, #52]	@ (800fe30 <std+0x60>)
 800fdfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fdfe:	4b0d      	ldr	r3, [pc, #52]	@ (800fe34 <std+0x64>)
 800fe00:	6323      	str	r3, [r4, #48]	@ 0x30
 800fe02:	4b0d      	ldr	r3, [pc, #52]	@ (800fe38 <std+0x68>)
 800fe04:	6224      	str	r4, [r4, #32]
 800fe06:	429c      	cmp	r4, r3
 800fe08:	d006      	beq.n	800fe18 <std+0x48>
 800fe0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fe0e:	4294      	cmp	r4, r2
 800fe10:	d002      	beq.n	800fe18 <std+0x48>
 800fe12:	33d0      	adds	r3, #208	@ 0xd0
 800fe14:	429c      	cmp	r4, r3
 800fe16:	d105      	bne.n	800fe24 <std+0x54>
 800fe18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fe1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fe20:	f000 b970 	b.w	8010104 <__retarget_lock_init_recursive>
 800fe24:	bd10      	pop	{r4, pc}
 800fe26:	bf00      	nop
 800fe28:	0800ff79 	.word	0x0800ff79
 800fe2c:	0800ff9b 	.word	0x0800ff9b
 800fe30:	0800ffd3 	.word	0x0800ffd3
 800fe34:	0800fff7 	.word	0x0800fff7
 800fe38:	2000d0a0 	.word	0x2000d0a0

0800fe3c <stdio_exit_handler>:
 800fe3c:	4a02      	ldr	r2, [pc, #8]	@ (800fe48 <stdio_exit_handler+0xc>)
 800fe3e:	4903      	ldr	r1, [pc, #12]	@ (800fe4c <stdio_exit_handler+0x10>)
 800fe40:	4803      	ldr	r0, [pc, #12]	@ (800fe50 <stdio_exit_handler+0x14>)
 800fe42:	f000 b869 	b.w	800ff18 <_fwalk_sglue>
 800fe46:	bf00      	nop
 800fe48:	2000002c 	.word	0x2000002c
 800fe4c:	08010979 	.word	0x08010979
 800fe50:	2000003c 	.word	0x2000003c

0800fe54 <cleanup_stdio>:
 800fe54:	6841      	ldr	r1, [r0, #4]
 800fe56:	4b0c      	ldr	r3, [pc, #48]	@ (800fe88 <cleanup_stdio+0x34>)
 800fe58:	4299      	cmp	r1, r3
 800fe5a:	b510      	push	{r4, lr}
 800fe5c:	4604      	mov	r4, r0
 800fe5e:	d001      	beq.n	800fe64 <cleanup_stdio+0x10>
 800fe60:	f000 fd8a 	bl	8010978 <_fflush_r>
 800fe64:	68a1      	ldr	r1, [r4, #8]
 800fe66:	4b09      	ldr	r3, [pc, #36]	@ (800fe8c <cleanup_stdio+0x38>)
 800fe68:	4299      	cmp	r1, r3
 800fe6a:	d002      	beq.n	800fe72 <cleanup_stdio+0x1e>
 800fe6c:	4620      	mov	r0, r4
 800fe6e:	f000 fd83 	bl	8010978 <_fflush_r>
 800fe72:	68e1      	ldr	r1, [r4, #12]
 800fe74:	4b06      	ldr	r3, [pc, #24]	@ (800fe90 <cleanup_stdio+0x3c>)
 800fe76:	4299      	cmp	r1, r3
 800fe78:	d004      	beq.n	800fe84 <cleanup_stdio+0x30>
 800fe7a:	4620      	mov	r0, r4
 800fe7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fe80:	f000 bd7a 	b.w	8010978 <_fflush_r>
 800fe84:	bd10      	pop	{r4, pc}
 800fe86:	bf00      	nop
 800fe88:	2000d0a0 	.word	0x2000d0a0
 800fe8c:	2000d108 	.word	0x2000d108
 800fe90:	2000d170 	.word	0x2000d170

0800fe94 <global_stdio_init.part.0>:
 800fe94:	b510      	push	{r4, lr}
 800fe96:	4b0b      	ldr	r3, [pc, #44]	@ (800fec4 <global_stdio_init.part.0+0x30>)
 800fe98:	4c0b      	ldr	r4, [pc, #44]	@ (800fec8 <global_stdio_init.part.0+0x34>)
 800fe9a:	4a0c      	ldr	r2, [pc, #48]	@ (800fecc <global_stdio_init.part.0+0x38>)
 800fe9c:	601a      	str	r2, [r3, #0]
 800fe9e:	4620      	mov	r0, r4
 800fea0:	2200      	movs	r2, #0
 800fea2:	2104      	movs	r1, #4
 800fea4:	f7ff ff94 	bl	800fdd0 <std>
 800fea8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800feac:	2201      	movs	r2, #1
 800feae:	2109      	movs	r1, #9
 800feb0:	f7ff ff8e 	bl	800fdd0 <std>
 800feb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800feb8:	2202      	movs	r2, #2
 800feba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800febe:	2112      	movs	r1, #18
 800fec0:	f7ff bf86 	b.w	800fdd0 <std>
 800fec4:	2000d1d8 	.word	0x2000d1d8
 800fec8:	2000d0a0 	.word	0x2000d0a0
 800fecc:	0800fe3d 	.word	0x0800fe3d

0800fed0 <__sfp_lock_acquire>:
 800fed0:	4801      	ldr	r0, [pc, #4]	@ (800fed8 <__sfp_lock_acquire+0x8>)
 800fed2:	f000 b918 	b.w	8010106 <__retarget_lock_acquire_recursive>
 800fed6:	bf00      	nop
 800fed8:	2000d1dd 	.word	0x2000d1dd

0800fedc <__sfp_lock_release>:
 800fedc:	4801      	ldr	r0, [pc, #4]	@ (800fee4 <__sfp_lock_release+0x8>)
 800fede:	f000 b913 	b.w	8010108 <__retarget_lock_release_recursive>
 800fee2:	bf00      	nop
 800fee4:	2000d1dd 	.word	0x2000d1dd

0800fee8 <__sinit>:
 800fee8:	b510      	push	{r4, lr}
 800feea:	4604      	mov	r4, r0
 800feec:	f7ff fff0 	bl	800fed0 <__sfp_lock_acquire>
 800fef0:	6a23      	ldr	r3, [r4, #32]
 800fef2:	b11b      	cbz	r3, 800fefc <__sinit+0x14>
 800fef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fef8:	f7ff bff0 	b.w	800fedc <__sfp_lock_release>
 800fefc:	4b04      	ldr	r3, [pc, #16]	@ (800ff10 <__sinit+0x28>)
 800fefe:	6223      	str	r3, [r4, #32]
 800ff00:	4b04      	ldr	r3, [pc, #16]	@ (800ff14 <__sinit+0x2c>)
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d1f5      	bne.n	800fef4 <__sinit+0xc>
 800ff08:	f7ff ffc4 	bl	800fe94 <global_stdio_init.part.0>
 800ff0c:	e7f2      	b.n	800fef4 <__sinit+0xc>
 800ff0e:	bf00      	nop
 800ff10:	0800fe55 	.word	0x0800fe55
 800ff14:	2000d1d8 	.word	0x2000d1d8

0800ff18 <_fwalk_sglue>:
 800ff18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff1c:	4607      	mov	r7, r0
 800ff1e:	4688      	mov	r8, r1
 800ff20:	4614      	mov	r4, r2
 800ff22:	2600      	movs	r6, #0
 800ff24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ff28:	f1b9 0901 	subs.w	r9, r9, #1
 800ff2c:	d505      	bpl.n	800ff3a <_fwalk_sglue+0x22>
 800ff2e:	6824      	ldr	r4, [r4, #0]
 800ff30:	2c00      	cmp	r4, #0
 800ff32:	d1f7      	bne.n	800ff24 <_fwalk_sglue+0xc>
 800ff34:	4630      	mov	r0, r6
 800ff36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff3a:	89ab      	ldrh	r3, [r5, #12]
 800ff3c:	2b01      	cmp	r3, #1
 800ff3e:	d907      	bls.n	800ff50 <_fwalk_sglue+0x38>
 800ff40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ff44:	3301      	adds	r3, #1
 800ff46:	d003      	beq.n	800ff50 <_fwalk_sglue+0x38>
 800ff48:	4629      	mov	r1, r5
 800ff4a:	4638      	mov	r0, r7
 800ff4c:	47c0      	blx	r8
 800ff4e:	4306      	orrs	r6, r0
 800ff50:	3568      	adds	r5, #104	@ 0x68
 800ff52:	e7e9      	b.n	800ff28 <_fwalk_sglue+0x10>

0800ff54 <iprintf>:
 800ff54:	b40f      	push	{r0, r1, r2, r3}
 800ff56:	b507      	push	{r0, r1, r2, lr}
 800ff58:	4906      	ldr	r1, [pc, #24]	@ (800ff74 <iprintf+0x20>)
 800ff5a:	ab04      	add	r3, sp, #16
 800ff5c:	6808      	ldr	r0, [r1, #0]
 800ff5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff62:	6881      	ldr	r1, [r0, #8]
 800ff64:	9301      	str	r3, [sp, #4]
 800ff66:	f000 f9dd 	bl	8010324 <_vfiprintf_r>
 800ff6a:	b003      	add	sp, #12
 800ff6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff70:	b004      	add	sp, #16
 800ff72:	4770      	bx	lr
 800ff74:	20000038 	.word	0x20000038

0800ff78 <__sread>:
 800ff78:	b510      	push	{r4, lr}
 800ff7a:	460c      	mov	r4, r1
 800ff7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff80:	f000 f878 	bl	8010074 <_read_r>
 800ff84:	2800      	cmp	r0, #0
 800ff86:	bfab      	itete	ge
 800ff88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ff8a:	89a3      	ldrhlt	r3, [r4, #12]
 800ff8c:	181b      	addge	r3, r3, r0
 800ff8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ff92:	bfac      	ite	ge
 800ff94:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ff96:	81a3      	strhlt	r3, [r4, #12]
 800ff98:	bd10      	pop	{r4, pc}

0800ff9a <__swrite>:
 800ff9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff9e:	461f      	mov	r7, r3
 800ffa0:	898b      	ldrh	r3, [r1, #12]
 800ffa2:	05db      	lsls	r3, r3, #23
 800ffa4:	4605      	mov	r5, r0
 800ffa6:	460c      	mov	r4, r1
 800ffa8:	4616      	mov	r6, r2
 800ffaa:	d505      	bpl.n	800ffb8 <__swrite+0x1e>
 800ffac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffb0:	2302      	movs	r3, #2
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	f000 f84c 	bl	8010050 <_lseek_r>
 800ffb8:	89a3      	ldrh	r3, [r4, #12]
 800ffba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ffbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ffc2:	81a3      	strh	r3, [r4, #12]
 800ffc4:	4632      	mov	r2, r6
 800ffc6:	463b      	mov	r3, r7
 800ffc8:	4628      	mov	r0, r5
 800ffca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ffce:	f000 b863 	b.w	8010098 <_write_r>

0800ffd2 <__sseek>:
 800ffd2:	b510      	push	{r4, lr}
 800ffd4:	460c      	mov	r4, r1
 800ffd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffda:	f000 f839 	bl	8010050 <_lseek_r>
 800ffde:	1c43      	adds	r3, r0, #1
 800ffe0:	89a3      	ldrh	r3, [r4, #12]
 800ffe2:	bf15      	itete	ne
 800ffe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ffe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ffea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ffee:	81a3      	strheq	r3, [r4, #12]
 800fff0:	bf18      	it	ne
 800fff2:	81a3      	strhne	r3, [r4, #12]
 800fff4:	bd10      	pop	{r4, pc}

0800fff6 <__sclose>:
 800fff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fffa:	f000 b819 	b.w	8010030 <_close_r>

0800fffe <memcmp>:
 800fffe:	b510      	push	{r4, lr}
 8010000:	3901      	subs	r1, #1
 8010002:	4402      	add	r2, r0
 8010004:	4290      	cmp	r0, r2
 8010006:	d101      	bne.n	801000c <memcmp+0xe>
 8010008:	2000      	movs	r0, #0
 801000a:	e005      	b.n	8010018 <memcmp+0x1a>
 801000c:	7803      	ldrb	r3, [r0, #0]
 801000e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010012:	42a3      	cmp	r3, r4
 8010014:	d001      	beq.n	801001a <memcmp+0x1c>
 8010016:	1b18      	subs	r0, r3, r4
 8010018:	bd10      	pop	{r4, pc}
 801001a:	3001      	adds	r0, #1
 801001c:	e7f2      	b.n	8010004 <memcmp+0x6>

0801001e <memset>:
 801001e:	4402      	add	r2, r0
 8010020:	4603      	mov	r3, r0
 8010022:	4293      	cmp	r3, r2
 8010024:	d100      	bne.n	8010028 <memset+0xa>
 8010026:	4770      	bx	lr
 8010028:	f803 1b01 	strb.w	r1, [r3], #1
 801002c:	e7f9      	b.n	8010022 <memset+0x4>
	...

08010030 <_close_r>:
 8010030:	b538      	push	{r3, r4, r5, lr}
 8010032:	4d06      	ldr	r5, [pc, #24]	@ (801004c <_close_r+0x1c>)
 8010034:	2300      	movs	r3, #0
 8010036:	4604      	mov	r4, r0
 8010038:	4608      	mov	r0, r1
 801003a:	602b      	str	r3, [r5, #0]
 801003c:	f7f1 fa5a 	bl	80014f4 <_close>
 8010040:	1c43      	adds	r3, r0, #1
 8010042:	d102      	bne.n	801004a <_close_r+0x1a>
 8010044:	682b      	ldr	r3, [r5, #0]
 8010046:	b103      	cbz	r3, 801004a <_close_r+0x1a>
 8010048:	6023      	str	r3, [r4, #0]
 801004a:	bd38      	pop	{r3, r4, r5, pc}
 801004c:	2000d098 	.word	0x2000d098

08010050 <_lseek_r>:
 8010050:	b538      	push	{r3, r4, r5, lr}
 8010052:	4d07      	ldr	r5, [pc, #28]	@ (8010070 <_lseek_r+0x20>)
 8010054:	4604      	mov	r4, r0
 8010056:	4608      	mov	r0, r1
 8010058:	4611      	mov	r1, r2
 801005a:	2200      	movs	r2, #0
 801005c:	602a      	str	r2, [r5, #0]
 801005e:	461a      	mov	r2, r3
 8010060:	f7f1 fa6f 	bl	8001542 <_lseek>
 8010064:	1c43      	adds	r3, r0, #1
 8010066:	d102      	bne.n	801006e <_lseek_r+0x1e>
 8010068:	682b      	ldr	r3, [r5, #0]
 801006a:	b103      	cbz	r3, 801006e <_lseek_r+0x1e>
 801006c:	6023      	str	r3, [r4, #0]
 801006e:	bd38      	pop	{r3, r4, r5, pc}
 8010070:	2000d098 	.word	0x2000d098

08010074 <_read_r>:
 8010074:	b538      	push	{r3, r4, r5, lr}
 8010076:	4d07      	ldr	r5, [pc, #28]	@ (8010094 <_read_r+0x20>)
 8010078:	4604      	mov	r4, r0
 801007a:	4608      	mov	r0, r1
 801007c:	4611      	mov	r1, r2
 801007e:	2200      	movs	r2, #0
 8010080:	602a      	str	r2, [r5, #0]
 8010082:	461a      	mov	r2, r3
 8010084:	f7f1 f9fd 	bl	8001482 <_read>
 8010088:	1c43      	adds	r3, r0, #1
 801008a:	d102      	bne.n	8010092 <_read_r+0x1e>
 801008c:	682b      	ldr	r3, [r5, #0]
 801008e:	b103      	cbz	r3, 8010092 <_read_r+0x1e>
 8010090:	6023      	str	r3, [r4, #0]
 8010092:	bd38      	pop	{r3, r4, r5, pc}
 8010094:	2000d098 	.word	0x2000d098

08010098 <_write_r>:
 8010098:	b538      	push	{r3, r4, r5, lr}
 801009a:	4d07      	ldr	r5, [pc, #28]	@ (80100b8 <_write_r+0x20>)
 801009c:	4604      	mov	r4, r0
 801009e:	4608      	mov	r0, r1
 80100a0:	4611      	mov	r1, r2
 80100a2:	2200      	movs	r2, #0
 80100a4:	602a      	str	r2, [r5, #0]
 80100a6:	461a      	mov	r2, r3
 80100a8:	f7f1 fa08 	bl	80014bc <_write>
 80100ac:	1c43      	adds	r3, r0, #1
 80100ae:	d102      	bne.n	80100b6 <_write_r+0x1e>
 80100b0:	682b      	ldr	r3, [r5, #0]
 80100b2:	b103      	cbz	r3, 80100b6 <_write_r+0x1e>
 80100b4:	6023      	str	r3, [r4, #0]
 80100b6:	bd38      	pop	{r3, r4, r5, pc}
 80100b8:	2000d098 	.word	0x2000d098

080100bc <__libc_init_array>:
 80100bc:	b570      	push	{r4, r5, r6, lr}
 80100be:	4d0d      	ldr	r5, [pc, #52]	@ (80100f4 <__libc_init_array+0x38>)
 80100c0:	4c0d      	ldr	r4, [pc, #52]	@ (80100f8 <__libc_init_array+0x3c>)
 80100c2:	1b64      	subs	r4, r4, r5
 80100c4:	10a4      	asrs	r4, r4, #2
 80100c6:	2600      	movs	r6, #0
 80100c8:	42a6      	cmp	r6, r4
 80100ca:	d109      	bne.n	80100e0 <__libc_init_array+0x24>
 80100cc:	4d0b      	ldr	r5, [pc, #44]	@ (80100fc <__libc_init_array+0x40>)
 80100ce:	4c0c      	ldr	r4, [pc, #48]	@ (8010100 <__libc_init_array+0x44>)
 80100d0:	f000 fe4a 	bl	8010d68 <_init>
 80100d4:	1b64      	subs	r4, r4, r5
 80100d6:	10a4      	asrs	r4, r4, #2
 80100d8:	2600      	movs	r6, #0
 80100da:	42a6      	cmp	r6, r4
 80100dc:	d105      	bne.n	80100ea <__libc_init_array+0x2e>
 80100de:	bd70      	pop	{r4, r5, r6, pc}
 80100e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80100e4:	4798      	blx	r3
 80100e6:	3601      	adds	r6, #1
 80100e8:	e7ee      	b.n	80100c8 <__libc_init_array+0xc>
 80100ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80100ee:	4798      	blx	r3
 80100f0:	3601      	adds	r6, #1
 80100f2:	e7f2      	b.n	80100da <__libc_init_array+0x1e>
 80100f4:	0801317c 	.word	0x0801317c
 80100f8:	0801317c 	.word	0x0801317c
 80100fc:	0801317c 	.word	0x0801317c
 8010100:	08013180 	.word	0x08013180

08010104 <__retarget_lock_init_recursive>:
 8010104:	4770      	bx	lr

08010106 <__retarget_lock_acquire_recursive>:
 8010106:	4770      	bx	lr

08010108 <__retarget_lock_release_recursive>:
 8010108:	4770      	bx	lr

0801010a <memcpy>:
 801010a:	440a      	add	r2, r1
 801010c:	4291      	cmp	r1, r2
 801010e:	f100 33ff 	add.w	r3, r0, #4294967295
 8010112:	d100      	bne.n	8010116 <memcpy+0xc>
 8010114:	4770      	bx	lr
 8010116:	b510      	push	{r4, lr}
 8010118:	f811 4b01 	ldrb.w	r4, [r1], #1
 801011c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010120:	4291      	cmp	r1, r2
 8010122:	d1f9      	bne.n	8010118 <memcpy+0xe>
 8010124:	bd10      	pop	{r4, pc}
	...

08010128 <__assert_func>:
 8010128:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801012a:	4614      	mov	r4, r2
 801012c:	461a      	mov	r2, r3
 801012e:	4b09      	ldr	r3, [pc, #36]	@ (8010154 <__assert_func+0x2c>)
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	4605      	mov	r5, r0
 8010134:	68d8      	ldr	r0, [r3, #12]
 8010136:	b954      	cbnz	r4, 801014e <__assert_func+0x26>
 8010138:	4b07      	ldr	r3, [pc, #28]	@ (8010158 <__assert_func+0x30>)
 801013a:	461c      	mov	r4, r3
 801013c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010140:	9100      	str	r1, [sp, #0]
 8010142:	462b      	mov	r3, r5
 8010144:	4905      	ldr	r1, [pc, #20]	@ (801015c <__assert_func+0x34>)
 8010146:	f000 fc3f 	bl	80109c8 <fiprintf>
 801014a:	f000 fcf3 	bl	8010b34 <abort>
 801014e:	4b04      	ldr	r3, [pc, #16]	@ (8010160 <__assert_func+0x38>)
 8010150:	e7f4      	b.n	801013c <__assert_func+0x14>
 8010152:	bf00      	nop
 8010154:	20000038 	.word	0x20000038
 8010158:	0801313f 	.word	0x0801313f
 801015c:	08013111 	.word	0x08013111
 8010160:	08013104 	.word	0x08013104

08010164 <malloc>:
 8010164:	4b02      	ldr	r3, [pc, #8]	@ (8010170 <malloc+0xc>)
 8010166:	4601      	mov	r1, r0
 8010168:	6818      	ldr	r0, [r3, #0]
 801016a:	f000 b825 	b.w	80101b8 <_malloc_r>
 801016e:	bf00      	nop
 8010170:	20000038 	.word	0x20000038

08010174 <sbrk_aligned>:
 8010174:	b570      	push	{r4, r5, r6, lr}
 8010176:	4e0f      	ldr	r6, [pc, #60]	@ (80101b4 <sbrk_aligned+0x40>)
 8010178:	460c      	mov	r4, r1
 801017a:	6831      	ldr	r1, [r6, #0]
 801017c:	4605      	mov	r5, r0
 801017e:	b911      	cbnz	r1, 8010186 <sbrk_aligned+0x12>
 8010180:	f000 fcc8 	bl	8010b14 <_sbrk_r>
 8010184:	6030      	str	r0, [r6, #0]
 8010186:	4621      	mov	r1, r4
 8010188:	4628      	mov	r0, r5
 801018a:	f000 fcc3 	bl	8010b14 <_sbrk_r>
 801018e:	1c43      	adds	r3, r0, #1
 8010190:	d103      	bne.n	801019a <sbrk_aligned+0x26>
 8010192:	f04f 34ff 	mov.w	r4, #4294967295
 8010196:	4620      	mov	r0, r4
 8010198:	bd70      	pop	{r4, r5, r6, pc}
 801019a:	1cc4      	adds	r4, r0, #3
 801019c:	f024 0403 	bic.w	r4, r4, #3
 80101a0:	42a0      	cmp	r0, r4
 80101a2:	d0f8      	beq.n	8010196 <sbrk_aligned+0x22>
 80101a4:	1a21      	subs	r1, r4, r0
 80101a6:	4628      	mov	r0, r5
 80101a8:	f000 fcb4 	bl	8010b14 <_sbrk_r>
 80101ac:	3001      	adds	r0, #1
 80101ae:	d1f2      	bne.n	8010196 <sbrk_aligned+0x22>
 80101b0:	e7ef      	b.n	8010192 <sbrk_aligned+0x1e>
 80101b2:	bf00      	nop
 80101b4:	2000d1e0 	.word	0x2000d1e0

080101b8 <_malloc_r>:
 80101b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80101bc:	1ccd      	adds	r5, r1, #3
 80101be:	f025 0503 	bic.w	r5, r5, #3
 80101c2:	3508      	adds	r5, #8
 80101c4:	2d0c      	cmp	r5, #12
 80101c6:	bf38      	it	cc
 80101c8:	250c      	movcc	r5, #12
 80101ca:	2d00      	cmp	r5, #0
 80101cc:	4606      	mov	r6, r0
 80101ce:	db01      	blt.n	80101d4 <_malloc_r+0x1c>
 80101d0:	42a9      	cmp	r1, r5
 80101d2:	d904      	bls.n	80101de <_malloc_r+0x26>
 80101d4:	230c      	movs	r3, #12
 80101d6:	6033      	str	r3, [r6, #0]
 80101d8:	2000      	movs	r0, #0
 80101da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80102b4 <_malloc_r+0xfc>
 80101e2:	f000 f869 	bl	80102b8 <__malloc_lock>
 80101e6:	f8d8 3000 	ldr.w	r3, [r8]
 80101ea:	461c      	mov	r4, r3
 80101ec:	bb44      	cbnz	r4, 8010240 <_malloc_r+0x88>
 80101ee:	4629      	mov	r1, r5
 80101f0:	4630      	mov	r0, r6
 80101f2:	f7ff ffbf 	bl	8010174 <sbrk_aligned>
 80101f6:	1c43      	adds	r3, r0, #1
 80101f8:	4604      	mov	r4, r0
 80101fa:	d158      	bne.n	80102ae <_malloc_r+0xf6>
 80101fc:	f8d8 4000 	ldr.w	r4, [r8]
 8010200:	4627      	mov	r7, r4
 8010202:	2f00      	cmp	r7, #0
 8010204:	d143      	bne.n	801028e <_malloc_r+0xd6>
 8010206:	2c00      	cmp	r4, #0
 8010208:	d04b      	beq.n	80102a2 <_malloc_r+0xea>
 801020a:	6823      	ldr	r3, [r4, #0]
 801020c:	4639      	mov	r1, r7
 801020e:	4630      	mov	r0, r6
 8010210:	eb04 0903 	add.w	r9, r4, r3
 8010214:	f000 fc7e 	bl	8010b14 <_sbrk_r>
 8010218:	4581      	cmp	r9, r0
 801021a:	d142      	bne.n	80102a2 <_malloc_r+0xea>
 801021c:	6821      	ldr	r1, [r4, #0]
 801021e:	1a6d      	subs	r5, r5, r1
 8010220:	4629      	mov	r1, r5
 8010222:	4630      	mov	r0, r6
 8010224:	f7ff ffa6 	bl	8010174 <sbrk_aligned>
 8010228:	3001      	adds	r0, #1
 801022a:	d03a      	beq.n	80102a2 <_malloc_r+0xea>
 801022c:	6823      	ldr	r3, [r4, #0]
 801022e:	442b      	add	r3, r5
 8010230:	6023      	str	r3, [r4, #0]
 8010232:	f8d8 3000 	ldr.w	r3, [r8]
 8010236:	685a      	ldr	r2, [r3, #4]
 8010238:	bb62      	cbnz	r2, 8010294 <_malloc_r+0xdc>
 801023a:	f8c8 7000 	str.w	r7, [r8]
 801023e:	e00f      	b.n	8010260 <_malloc_r+0xa8>
 8010240:	6822      	ldr	r2, [r4, #0]
 8010242:	1b52      	subs	r2, r2, r5
 8010244:	d420      	bmi.n	8010288 <_malloc_r+0xd0>
 8010246:	2a0b      	cmp	r2, #11
 8010248:	d917      	bls.n	801027a <_malloc_r+0xc2>
 801024a:	1961      	adds	r1, r4, r5
 801024c:	42a3      	cmp	r3, r4
 801024e:	6025      	str	r5, [r4, #0]
 8010250:	bf18      	it	ne
 8010252:	6059      	strne	r1, [r3, #4]
 8010254:	6863      	ldr	r3, [r4, #4]
 8010256:	bf08      	it	eq
 8010258:	f8c8 1000 	streq.w	r1, [r8]
 801025c:	5162      	str	r2, [r4, r5]
 801025e:	604b      	str	r3, [r1, #4]
 8010260:	4630      	mov	r0, r6
 8010262:	f000 f82f 	bl	80102c4 <__malloc_unlock>
 8010266:	f104 000b 	add.w	r0, r4, #11
 801026a:	1d23      	adds	r3, r4, #4
 801026c:	f020 0007 	bic.w	r0, r0, #7
 8010270:	1ac2      	subs	r2, r0, r3
 8010272:	bf1c      	itt	ne
 8010274:	1a1b      	subne	r3, r3, r0
 8010276:	50a3      	strne	r3, [r4, r2]
 8010278:	e7af      	b.n	80101da <_malloc_r+0x22>
 801027a:	6862      	ldr	r2, [r4, #4]
 801027c:	42a3      	cmp	r3, r4
 801027e:	bf0c      	ite	eq
 8010280:	f8c8 2000 	streq.w	r2, [r8]
 8010284:	605a      	strne	r2, [r3, #4]
 8010286:	e7eb      	b.n	8010260 <_malloc_r+0xa8>
 8010288:	4623      	mov	r3, r4
 801028a:	6864      	ldr	r4, [r4, #4]
 801028c:	e7ae      	b.n	80101ec <_malloc_r+0x34>
 801028e:	463c      	mov	r4, r7
 8010290:	687f      	ldr	r7, [r7, #4]
 8010292:	e7b6      	b.n	8010202 <_malloc_r+0x4a>
 8010294:	461a      	mov	r2, r3
 8010296:	685b      	ldr	r3, [r3, #4]
 8010298:	42a3      	cmp	r3, r4
 801029a:	d1fb      	bne.n	8010294 <_malloc_r+0xdc>
 801029c:	2300      	movs	r3, #0
 801029e:	6053      	str	r3, [r2, #4]
 80102a0:	e7de      	b.n	8010260 <_malloc_r+0xa8>
 80102a2:	230c      	movs	r3, #12
 80102a4:	6033      	str	r3, [r6, #0]
 80102a6:	4630      	mov	r0, r6
 80102a8:	f000 f80c 	bl	80102c4 <__malloc_unlock>
 80102ac:	e794      	b.n	80101d8 <_malloc_r+0x20>
 80102ae:	6005      	str	r5, [r0, #0]
 80102b0:	e7d6      	b.n	8010260 <_malloc_r+0xa8>
 80102b2:	bf00      	nop
 80102b4:	2000d1e4 	.word	0x2000d1e4

080102b8 <__malloc_lock>:
 80102b8:	4801      	ldr	r0, [pc, #4]	@ (80102c0 <__malloc_lock+0x8>)
 80102ba:	f7ff bf24 	b.w	8010106 <__retarget_lock_acquire_recursive>
 80102be:	bf00      	nop
 80102c0:	2000d1dc 	.word	0x2000d1dc

080102c4 <__malloc_unlock>:
 80102c4:	4801      	ldr	r0, [pc, #4]	@ (80102cc <__malloc_unlock+0x8>)
 80102c6:	f7ff bf1f 	b.w	8010108 <__retarget_lock_release_recursive>
 80102ca:	bf00      	nop
 80102cc:	2000d1dc 	.word	0x2000d1dc

080102d0 <__sfputc_r>:
 80102d0:	6893      	ldr	r3, [r2, #8]
 80102d2:	3b01      	subs	r3, #1
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	b410      	push	{r4}
 80102d8:	6093      	str	r3, [r2, #8]
 80102da:	da08      	bge.n	80102ee <__sfputc_r+0x1e>
 80102dc:	6994      	ldr	r4, [r2, #24]
 80102de:	42a3      	cmp	r3, r4
 80102e0:	db01      	blt.n	80102e6 <__sfputc_r+0x16>
 80102e2:	290a      	cmp	r1, #10
 80102e4:	d103      	bne.n	80102ee <__sfputc_r+0x1e>
 80102e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102ea:	f000 bb7f 	b.w	80109ec <__swbuf_r>
 80102ee:	6813      	ldr	r3, [r2, #0]
 80102f0:	1c58      	adds	r0, r3, #1
 80102f2:	6010      	str	r0, [r2, #0]
 80102f4:	7019      	strb	r1, [r3, #0]
 80102f6:	4608      	mov	r0, r1
 80102f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102fc:	4770      	bx	lr

080102fe <__sfputs_r>:
 80102fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010300:	4606      	mov	r6, r0
 8010302:	460f      	mov	r7, r1
 8010304:	4614      	mov	r4, r2
 8010306:	18d5      	adds	r5, r2, r3
 8010308:	42ac      	cmp	r4, r5
 801030a:	d101      	bne.n	8010310 <__sfputs_r+0x12>
 801030c:	2000      	movs	r0, #0
 801030e:	e007      	b.n	8010320 <__sfputs_r+0x22>
 8010310:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010314:	463a      	mov	r2, r7
 8010316:	4630      	mov	r0, r6
 8010318:	f7ff ffda 	bl	80102d0 <__sfputc_r>
 801031c:	1c43      	adds	r3, r0, #1
 801031e:	d1f3      	bne.n	8010308 <__sfputs_r+0xa>
 8010320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010324 <_vfiprintf_r>:
 8010324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010328:	460d      	mov	r5, r1
 801032a:	b09d      	sub	sp, #116	@ 0x74
 801032c:	4614      	mov	r4, r2
 801032e:	4698      	mov	r8, r3
 8010330:	4606      	mov	r6, r0
 8010332:	b118      	cbz	r0, 801033c <_vfiprintf_r+0x18>
 8010334:	6a03      	ldr	r3, [r0, #32]
 8010336:	b90b      	cbnz	r3, 801033c <_vfiprintf_r+0x18>
 8010338:	f7ff fdd6 	bl	800fee8 <__sinit>
 801033c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801033e:	07d9      	lsls	r1, r3, #31
 8010340:	d405      	bmi.n	801034e <_vfiprintf_r+0x2a>
 8010342:	89ab      	ldrh	r3, [r5, #12]
 8010344:	059a      	lsls	r2, r3, #22
 8010346:	d402      	bmi.n	801034e <_vfiprintf_r+0x2a>
 8010348:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801034a:	f7ff fedc 	bl	8010106 <__retarget_lock_acquire_recursive>
 801034e:	89ab      	ldrh	r3, [r5, #12]
 8010350:	071b      	lsls	r3, r3, #28
 8010352:	d501      	bpl.n	8010358 <_vfiprintf_r+0x34>
 8010354:	692b      	ldr	r3, [r5, #16]
 8010356:	b99b      	cbnz	r3, 8010380 <_vfiprintf_r+0x5c>
 8010358:	4629      	mov	r1, r5
 801035a:	4630      	mov	r0, r6
 801035c:	f000 fb84 	bl	8010a68 <__swsetup_r>
 8010360:	b170      	cbz	r0, 8010380 <_vfiprintf_r+0x5c>
 8010362:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010364:	07dc      	lsls	r4, r3, #31
 8010366:	d504      	bpl.n	8010372 <_vfiprintf_r+0x4e>
 8010368:	f04f 30ff 	mov.w	r0, #4294967295
 801036c:	b01d      	add	sp, #116	@ 0x74
 801036e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010372:	89ab      	ldrh	r3, [r5, #12]
 8010374:	0598      	lsls	r0, r3, #22
 8010376:	d4f7      	bmi.n	8010368 <_vfiprintf_r+0x44>
 8010378:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801037a:	f7ff fec5 	bl	8010108 <__retarget_lock_release_recursive>
 801037e:	e7f3      	b.n	8010368 <_vfiprintf_r+0x44>
 8010380:	2300      	movs	r3, #0
 8010382:	9309      	str	r3, [sp, #36]	@ 0x24
 8010384:	2320      	movs	r3, #32
 8010386:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801038a:	f8cd 800c 	str.w	r8, [sp, #12]
 801038e:	2330      	movs	r3, #48	@ 0x30
 8010390:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010540 <_vfiprintf_r+0x21c>
 8010394:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010398:	f04f 0901 	mov.w	r9, #1
 801039c:	4623      	mov	r3, r4
 801039e:	469a      	mov	sl, r3
 80103a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80103a4:	b10a      	cbz	r2, 80103aa <_vfiprintf_r+0x86>
 80103a6:	2a25      	cmp	r2, #37	@ 0x25
 80103a8:	d1f9      	bne.n	801039e <_vfiprintf_r+0x7a>
 80103aa:	ebba 0b04 	subs.w	fp, sl, r4
 80103ae:	d00b      	beq.n	80103c8 <_vfiprintf_r+0xa4>
 80103b0:	465b      	mov	r3, fp
 80103b2:	4622      	mov	r2, r4
 80103b4:	4629      	mov	r1, r5
 80103b6:	4630      	mov	r0, r6
 80103b8:	f7ff ffa1 	bl	80102fe <__sfputs_r>
 80103bc:	3001      	adds	r0, #1
 80103be:	f000 80a7 	beq.w	8010510 <_vfiprintf_r+0x1ec>
 80103c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80103c4:	445a      	add	r2, fp
 80103c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80103c8:	f89a 3000 	ldrb.w	r3, [sl]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	f000 809f 	beq.w	8010510 <_vfiprintf_r+0x1ec>
 80103d2:	2300      	movs	r3, #0
 80103d4:	f04f 32ff 	mov.w	r2, #4294967295
 80103d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80103dc:	f10a 0a01 	add.w	sl, sl, #1
 80103e0:	9304      	str	r3, [sp, #16]
 80103e2:	9307      	str	r3, [sp, #28]
 80103e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80103e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80103ea:	4654      	mov	r4, sl
 80103ec:	2205      	movs	r2, #5
 80103ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103f2:	4853      	ldr	r0, [pc, #332]	@ (8010540 <_vfiprintf_r+0x21c>)
 80103f4:	f7ef ff24 	bl	8000240 <memchr>
 80103f8:	9a04      	ldr	r2, [sp, #16]
 80103fa:	b9d8      	cbnz	r0, 8010434 <_vfiprintf_r+0x110>
 80103fc:	06d1      	lsls	r1, r2, #27
 80103fe:	bf44      	itt	mi
 8010400:	2320      	movmi	r3, #32
 8010402:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010406:	0713      	lsls	r3, r2, #28
 8010408:	bf44      	itt	mi
 801040a:	232b      	movmi	r3, #43	@ 0x2b
 801040c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010410:	f89a 3000 	ldrb.w	r3, [sl]
 8010414:	2b2a      	cmp	r3, #42	@ 0x2a
 8010416:	d015      	beq.n	8010444 <_vfiprintf_r+0x120>
 8010418:	9a07      	ldr	r2, [sp, #28]
 801041a:	4654      	mov	r4, sl
 801041c:	2000      	movs	r0, #0
 801041e:	f04f 0c0a 	mov.w	ip, #10
 8010422:	4621      	mov	r1, r4
 8010424:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010428:	3b30      	subs	r3, #48	@ 0x30
 801042a:	2b09      	cmp	r3, #9
 801042c:	d94b      	bls.n	80104c6 <_vfiprintf_r+0x1a2>
 801042e:	b1b0      	cbz	r0, 801045e <_vfiprintf_r+0x13a>
 8010430:	9207      	str	r2, [sp, #28]
 8010432:	e014      	b.n	801045e <_vfiprintf_r+0x13a>
 8010434:	eba0 0308 	sub.w	r3, r0, r8
 8010438:	fa09 f303 	lsl.w	r3, r9, r3
 801043c:	4313      	orrs	r3, r2
 801043e:	9304      	str	r3, [sp, #16]
 8010440:	46a2      	mov	sl, r4
 8010442:	e7d2      	b.n	80103ea <_vfiprintf_r+0xc6>
 8010444:	9b03      	ldr	r3, [sp, #12]
 8010446:	1d19      	adds	r1, r3, #4
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	9103      	str	r1, [sp, #12]
 801044c:	2b00      	cmp	r3, #0
 801044e:	bfbb      	ittet	lt
 8010450:	425b      	neglt	r3, r3
 8010452:	f042 0202 	orrlt.w	r2, r2, #2
 8010456:	9307      	strge	r3, [sp, #28]
 8010458:	9307      	strlt	r3, [sp, #28]
 801045a:	bfb8      	it	lt
 801045c:	9204      	strlt	r2, [sp, #16]
 801045e:	7823      	ldrb	r3, [r4, #0]
 8010460:	2b2e      	cmp	r3, #46	@ 0x2e
 8010462:	d10a      	bne.n	801047a <_vfiprintf_r+0x156>
 8010464:	7863      	ldrb	r3, [r4, #1]
 8010466:	2b2a      	cmp	r3, #42	@ 0x2a
 8010468:	d132      	bne.n	80104d0 <_vfiprintf_r+0x1ac>
 801046a:	9b03      	ldr	r3, [sp, #12]
 801046c:	1d1a      	adds	r2, r3, #4
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	9203      	str	r2, [sp, #12]
 8010472:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010476:	3402      	adds	r4, #2
 8010478:	9305      	str	r3, [sp, #20]
 801047a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010550 <_vfiprintf_r+0x22c>
 801047e:	7821      	ldrb	r1, [r4, #0]
 8010480:	2203      	movs	r2, #3
 8010482:	4650      	mov	r0, sl
 8010484:	f7ef fedc 	bl	8000240 <memchr>
 8010488:	b138      	cbz	r0, 801049a <_vfiprintf_r+0x176>
 801048a:	9b04      	ldr	r3, [sp, #16]
 801048c:	eba0 000a 	sub.w	r0, r0, sl
 8010490:	2240      	movs	r2, #64	@ 0x40
 8010492:	4082      	lsls	r2, r0
 8010494:	4313      	orrs	r3, r2
 8010496:	3401      	adds	r4, #1
 8010498:	9304      	str	r3, [sp, #16]
 801049a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801049e:	4829      	ldr	r0, [pc, #164]	@ (8010544 <_vfiprintf_r+0x220>)
 80104a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80104a4:	2206      	movs	r2, #6
 80104a6:	f7ef fecb 	bl	8000240 <memchr>
 80104aa:	2800      	cmp	r0, #0
 80104ac:	d03f      	beq.n	801052e <_vfiprintf_r+0x20a>
 80104ae:	4b26      	ldr	r3, [pc, #152]	@ (8010548 <_vfiprintf_r+0x224>)
 80104b0:	bb1b      	cbnz	r3, 80104fa <_vfiprintf_r+0x1d6>
 80104b2:	9b03      	ldr	r3, [sp, #12]
 80104b4:	3307      	adds	r3, #7
 80104b6:	f023 0307 	bic.w	r3, r3, #7
 80104ba:	3308      	adds	r3, #8
 80104bc:	9303      	str	r3, [sp, #12]
 80104be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104c0:	443b      	add	r3, r7
 80104c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80104c4:	e76a      	b.n	801039c <_vfiprintf_r+0x78>
 80104c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80104ca:	460c      	mov	r4, r1
 80104cc:	2001      	movs	r0, #1
 80104ce:	e7a8      	b.n	8010422 <_vfiprintf_r+0xfe>
 80104d0:	2300      	movs	r3, #0
 80104d2:	3401      	adds	r4, #1
 80104d4:	9305      	str	r3, [sp, #20]
 80104d6:	4619      	mov	r1, r3
 80104d8:	f04f 0c0a 	mov.w	ip, #10
 80104dc:	4620      	mov	r0, r4
 80104de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80104e2:	3a30      	subs	r2, #48	@ 0x30
 80104e4:	2a09      	cmp	r2, #9
 80104e6:	d903      	bls.n	80104f0 <_vfiprintf_r+0x1cc>
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d0c6      	beq.n	801047a <_vfiprintf_r+0x156>
 80104ec:	9105      	str	r1, [sp, #20]
 80104ee:	e7c4      	b.n	801047a <_vfiprintf_r+0x156>
 80104f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80104f4:	4604      	mov	r4, r0
 80104f6:	2301      	movs	r3, #1
 80104f8:	e7f0      	b.n	80104dc <_vfiprintf_r+0x1b8>
 80104fa:	ab03      	add	r3, sp, #12
 80104fc:	9300      	str	r3, [sp, #0]
 80104fe:	462a      	mov	r2, r5
 8010500:	4b12      	ldr	r3, [pc, #72]	@ (801054c <_vfiprintf_r+0x228>)
 8010502:	a904      	add	r1, sp, #16
 8010504:	4630      	mov	r0, r6
 8010506:	f3af 8000 	nop.w
 801050a:	4607      	mov	r7, r0
 801050c:	1c78      	adds	r0, r7, #1
 801050e:	d1d6      	bne.n	80104be <_vfiprintf_r+0x19a>
 8010510:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010512:	07d9      	lsls	r1, r3, #31
 8010514:	d405      	bmi.n	8010522 <_vfiprintf_r+0x1fe>
 8010516:	89ab      	ldrh	r3, [r5, #12]
 8010518:	059a      	lsls	r2, r3, #22
 801051a:	d402      	bmi.n	8010522 <_vfiprintf_r+0x1fe>
 801051c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801051e:	f7ff fdf3 	bl	8010108 <__retarget_lock_release_recursive>
 8010522:	89ab      	ldrh	r3, [r5, #12]
 8010524:	065b      	lsls	r3, r3, #25
 8010526:	f53f af1f 	bmi.w	8010368 <_vfiprintf_r+0x44>
 801052a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801052c:	e71e      	b.n	801036c <_vfiprintf_r+0x48>
 801052e:	ab03      	add	r3, sp, #12
 8010530:	9300      	str	r3, [sp, #0]
 8010532:	462a      	mov	r2, r5
 8010534:	4b05      	ldr	r3, [pc, #20]	@ (801054c <_vfiprintf_r+0x228>)
 8010536:	a904      	add	r1, sp, #16
 8010538:	4630      	mov	r0, r6
 801053a:	f000 f879 	bl	8010630 <_printf_i>
 801053e:	e7e4      	b.n	801050a <_vfiprintf_r+0x1e6>
 8010540:	08013140 	.word	0x08013140
 8010544:	0801314a 	.word	0x0801314a
 8010548:	00000000 	.word	0x00000000
 801054c:	080102ff 	.word	0x080102ff
 8010550:	08013146 	.word	0x08013146

08010554 <_printf_common>:
 8010554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010558:	4616      	mov	r6, r2
 801055a:	4698      	mov	r8, r3
 801055c:	688a      	ldr	r2, [r1, #8]
 801055e:	690b      	ldr	r3, [r1, #16]
 8010560:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010564:	4293      	cmp	r3, r2
 8010566:	bfb8      	it	lt
 8010568:	4613      	movlt	r3, r2
 801056a:	6033      	str	r3, [r6, #0]
 801056c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010570:	4607      	mov	r7, r0
 8010572:	460c      	mov	r4, r1
 8010574:	b10a      	cbz	r2, 801057a <_printf_common+0x26>
 8010576:	3301      	adds	r3, #1
 8010578:	6033      	str	r3, [r6, #0]
 801057a:	6823      	ldr	r3, [r4, #0]
 801057c:	0699      	lsls	r1, r3, #26
 801057e:	bf42      	ittt	mi
 8010580:	6833      	ldrmi	r3, [r6, #0]
 8010582:	3302      	addmi	r3, #2
 8010584:	6033      	strmi	r3, [r6, #0]
 8010586:	6825      	ldr	r5, [r4, #0]
 8010588:	f015 0506 	ands.w	r5, r5, #6
 801058c:	d106      	bne.n	801059c <_printf_common+0x48>
 801058e:	f104 0a19 	add.w	sl, r4, #25
 8010592:	68e3      	ldr	r3, [r4, #12]
 8010594:	6832      	ldr	r2, [r6, #0]
 8010596:	1a9b      	subs	r3, r3, r2
 8010598:	42ab      	cmp	r3, r5
 801059a:	dc26      	bgt.n	80105ea <_printf_common+0x96>
 801059c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80105a0:	6822      	ldr	r2, [r4, #0]
 80105a2:	3b00      	subs	r3, #0
 80105a4:	bf18      	it	ne
 80105a6:	2301      	movne	r3, #1
 80105a8:	0692      	lsls	r2, r2, #26
 80105aa:	d42b      	bmi.n	8010604 <_printf_common+0xb0>
 80105ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80105b0:	4641      	mov	r1, r8
 80105b2:	4638      	mov	r0, r7
 80105b4:	47c8      	blx	r9
 80105b6:	3001      	adds	r0, #1
 80105b8:	d01e      	beq.n	80105f8 <_printf_common+0xa4>
 80105ba:	6823      	ldr	r3, [r4, #0]
 80105bc:	6922      	ldr	r2, [r4, #16]
 80105be:	f003 0306 	and.w	r3, r3, #6
 80105c2:	2b04      	cmp	r3, #4
 80105c4:	bf02      	ittt	eq
 80105c6:	68e5      	ldreq	r5, [r4, #12]
 80105c8:	6833      	ldreq	r3, [r6, #0]
 80105ca:	1aed      	subeq	r5, r5, r3
 80105cc:	68a3      	ldr	r3, [r4, #8]
 80105ce:	bf0c      	ite	eq
 80105d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80105d4:	2500      	movne	r5, #0
 80105d6:	4293      	cmp	r3, r2
 80105d8:	bfc4      	itt	gt
 80105da:	1a9b      	subgt	r3, r3, r2
 80105dc:	18ed      	addgt	r5, r5, r3
 80105de:	2600      	movs	r6, #0
 80105e0:	341a      	adds	r4, #26
 80105e2:	42b5      	cmp	r5, r6
 80105e4:	d11a      	bne.n	801061c <_printf_common+0xc8>
 80105e6:	2000      	movs	r0, #0
 80105e8:	e008      	b.n	80105fc <_printf_common+0xa8>
 80105ea:	2301      	movs	r3, #1
 80105ec:	4652      	mov	r2, sl
 80105ee:	4641      	mov	r1, r8
 80105f0:	4638      	mov	r0, r7
 80105f2:	47c8      	blx	r9
 80105f4:	3001      	adds	r0, #1
 80105f6:	d103      	bne.n	8010600 <_printf_common+0xac>
 80105f8:	f04f 30ff 	mov.w	r0, #4294967295
 80105fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010600:	3501      	adds	r5, #1
 8010602:	e7c6      	b.n	8010592 <_printf_common+0x3e>
 8010604:	18e1      	adds	r1, r4, r3
 8010606:	1c5a      	adds	r2, r3, #1
 8010608:	2030      	movs	r0, #48	@ 0x30
 801060a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801060e:	4422      	add	r2, r4
 8010610:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010614:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010618:	3302      	adds	r3, #2
 801061a:	e7c7      	b.n	80105ac <_printf_common+0x58>
 801061c:	2301      	movs	r3, #1
 801061e:	4622      	mov	r2, r4
 8010620:	4641      	mov	r1, r8
 8010622:	4638      	mov	r0, r7
 8010624:	47c8      	blx	r9
 8010626:	3001      	adds	r0, #1
 8010628:	d0e6      	beq.n	80105f8 <_printf_common+0xa4>
 801062a:	3601      	adds	r6, #1
 801062c:	e7d9      	b.n	80105e2 <_printf_common+0x8e>
	...

08010630 <_printf_i>:
 8010630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010634:	7e0f      	ldrb	r7, [r1, #24]
 8010636:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010638:	2f78      	cmp	r7, #120	@ 0x78
 801063a:	4691      	mov	r9, r2
 801063c:	4680      	mov	r8, r0
 801063e:	460c      	mov	r4, r1
 8010640:	469a      	mov	sl, r3
 8010642:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010646:	d807      	bhi.n	8010658 <_printf_i+0x28>
 8010648:	2f62      	cmp	r7, #98	@ 0x62
 801064a:	d80a      	bhi.n	8010662 <_printf_i+0x32>
 801064c:	2f00      	cmp	r7, #0
 801064e:	f000 80d2 	beq.w	80107f6 <_printf_i+0x1c6>
 8010652:	2f58      	cmp	r7, #88	@ 0x58
 8010654:	f000 80b9 	beq.w	80107ca <_printf_i+0x19a>
 8010658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801065c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010660:	e03a      	b.n	80106d8 <_printf_i+0xa8>
 8010662:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010666:	2b15      	cmp	r3, #21
 8010668:	d8f6      	bhi.n	8010658 <_printf_i+0x28>
 801066a:	a101      	add	r1, pc, #4	@ (adr r1, 8010670 <_printf_i+0x40>)
 801066c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010670:	080106c9 	.word	0x080106c9
 8010674:	080106dd 	.word	0x080106dd
 8010678:	08010659 	.word	0x08010659
 801067c:	08010659 	.word	0x08010659
 8010680:	08010659 	.word	0x08010659
 8010684:	08010659 	.word	0x08010659
 8010688:	080106dd 	.word	0x080106dd
 801068c:	08010659 	.word	0x08010659
 8010690:	08010659 	.word	0x08010659
 8010694:	08010659 	.word	0x08010659
 8010698:	08010659 	.word	0x08010659
 801069c:	080107dd 	.word	0x080107dd
 80106a0:	08010707 	.word	0x08010707
 80106a4:	08010797 	.word	0x08010797
 80106a8:	08010659 	.word	0x08010659
 80106ac:	08010659 	.word	0x08010659
 80106b0:	080107ff 	.word	0x080107ff
 80106b4:	08010659 	.word	0x08010659
 80106b8:	08010707 	.word	0x08010707
 80106bc:	08010659 	.word	0x08010659
 80106c0:	08010659 	.word	0x08010659
 80106c4:	0801079f 	.word	0x0801079f
 80106c8:	6833      	ldr	r3, [r6, #0]
 80106ca:	1d1a      	adds	r2, r3, #4
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	6032      	str	r2, [r6, #0]
 80106d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80106d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80106d8:	2301      	movs	r3, #1
 80106da:	e09d      	b.n	8010818 <_printf_i+0x1e8>
 80106dc:	6833      	ldr	r3, [r6, #0]
 80106de:	6820      	ldr	r0, [r4, #0]
 80106e0:	1d19      	adds	r1, r3, #4
 80106e2:	6031      	str	r1, [r6, #0]
 80106e4:	0606      	lsls	r6, r0, #24
 80106e6:	d501      	bpl.n	80106ec <_printf_i+0xbc>
 80106e8:	681d      	ldr	r5, [r3, #0]
 80106ea:	e003      	b.n	80106f4 <_printf_i+0xc4>
 80106ec:	0645      	lsls	r5, r0, #25
 80106ee:	d5fb      	bpl.n	80106e8 <_printf_i+0xb8>
 80106f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80106f4:	2d00      	cmp	r5, #0
 80106f6:	da03      	bge.n	8010700 <_printf_i+0xd0>
 80106f8:	232d      	movs	r3, #45	@ 0x2d
 80106fa:	426d      	negs	r5, r5
 80106fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010700:	4859      	ldr	r0, [pc, #356]	@ (8010868 <_printf_i+0x238>)
 8010702:	230a      	movs	r3, #10
 8010704:	e011      	b.n	801072a <_printf_i+0xfa>
 8010706:	6821      	ldr	r1, [r4, #0]
 8010708:	6833      	ldr	r3, [r6, #0]
 801070a:	0608      	lsls	r0, r1, #24
 801070c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010710:	d402      	bmi.n	8010718 <_printf_i+0xe8>
 8010712:	0649      	lsls	r1, r1, #25
 8010714:	bf48      	it	mi
 8010716:	b2ad      	uxthmi	r5, r5
 8010718:	2f6f      	cmp	r7, #111	@ 0x6f
 801071a:	4853      	ldr	r0, [pc, #332]	@ (8010868 <_printf_i+0x238>)
 801071c:	6033      	str	r3, [r6, #0]
 801071e:	bf14      	ite	ne
 8010720:	230a      	movne	r3, #10
 8010722:	2308      	moveq	r3, #8
 8010724:	2100      	movs	r1, #0
 8010726:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801072a:	6866      	ldr	r6, [r4, #4]
 801072c:	60a6      	str	r6, [r4, #8]
 801072e:	2e00      	cmp	r6, #0
 8010730:	bfa2      	ittt	ge
 8010732:	6821      	ldrge	r1, [r4, #0]
 8010734:	f021 0104 	bicge.w	r1, r1, #4
 8010738:	6021      	strge	r1, [r4, #0]
 801073a:	b90d      	cbnz	r5, 8010740 <_printf_i+0x110>
 801073c:	2e00      	cmp	r6, #0
 801073e:	d04b      	beq.n	80107d8 <_printf_i+0x1a8>
 8010740:	4616      	mov	r6, r2
 8010742:	fbb5 f1f3 	udiv	r1, r5, r3
 8010746:	fb03 5711 	mls	r7, r3, r1, r5
 801074a:	5dc7      	ldrb	r7, [r0, r7]
 801074c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010750:	462f      	mov	r7, r5
 8010752:	42bb      	cmp	r3, r7
 8010754:	460d      	mov	r5, r1
 8010756:	d9f4      	bls.n	8010742 <_printf_i+0x112>
 8010758:	2b08      	cmp	r3, #8
 801075a:	d10b      	bne.n	8010774 <_printf_i+0x144>
 801075c:	6823      	ldr	r3, [r4, #0]
 801075e:	07df      	lsls	r7, r3, #31
 8010760:	d508      	bpl.n	8010774 <_printf_i+0x144>
 8010762:	6923      	ldr	r3, [r4, #16]
 8010764:	6861      	ldr	r1, [r4, #4]
 8010766:	4299      	cmp	r1, r3
 8010768:	bfde      	ittt	le
 801076a:	2330      	movle	r3, #48	@ 0x30
 801076c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010770:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010774:	1b92      	subs	r2, r2, r6
 8010776:	6122      	str	r2, [r4, #16]
 8010778:	f8cd a000 	str.w	sl, [sp]
 801077c:	464b      	mov	r3, r9
 801077e:	aa03      	add	r2, sp, #12
 8010780:	4621      	mov	r1, r4
 8010782:	4640      	mov	r0, r8
 8010784:	f7ff fee6 	bl	8010554 <_printf_common>
 8010788:	3001      	adds	r0, #1
 801078a:	d14a      	bne.n	8010822 <_printf_i+0x1f2>
 801078c:	f04f 30ff 	mov.w	r0, #4294967295
 8010790:	b004      	add	sp, #16
 8010792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010796:	6823      	ldr	r3, [r4, #0]
 8010798:	f043 0320 	orr.w	r3, r3, #32
 801079c:	6023      	str	r3, [r4, #0]
 801079e:	4833      	ldr	r0, [pc, #204]	@ (801086c <_printf_i+0x23c>)
 80107a0:	2778      	movs	r7, #120	@ 0x78
 80107a2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80107a6:	6823      	ldr	r3, [r4, #0]
 80107a8:	6831      	ldr	r1, [r6, #0]
 80107aa:	061f      	lsls	r7, r3, #24
 80107ac:	f851 5b04 	ldr.w	r5, [r1], #4
 80107b0:	d402      	bmi.n	80107b8 <_printf_i+0x188>
 80107b2:	065f      	lsls	r7, r3, #25
 80107b4:	bf48      	it	mi
 80107b6:	b2ad      	uxthmi	r5, r5
 80107b8:	6031      	str	r1, [r6, #0]
 80107ba:	07d9      	lsls	r1, r3, #31
 80107bc:	bf44      	itt	mi
 80107be:	f043 0320 	orrmi.w	r3, r3, #32
 80107c2:	6023      	strmi	r3, [r4, #0]
 80107c4:	b11d      	cbz	r5, 80107ce <_printf_i+0x19e>
 80107c6:	2310      	movs	r3, #16
 80107c8:	e7ac      	b.n	8010724 <_printf_i+0xf4>
 80107ca:	4827      	ldr	r0, [pc, #156]	@ (8010868 <_printf_i+0x238>)
 80107cc:	e7e9      	b.n	80107a2 <_printf_i+0x172>
 80107ce:	6823      	ldr	r3, [r4, #0]
 80107d0:	f023 0320 	bic.w	r3, r3, #32
 80107d4:	6023      	str	r3, [r4, #0]
 80107d6:	e7f6      	b.n	80107c6 <_printf_i+0x196>
 80107d8:	4616      	mov	r6, r2
 80107da:	e7bd      	b.n	8010758 <_printf_i+0x128>
 80107dc:	6833      	ldr	r3, [r6, #0]
 80107de:	6825      	ldr	r5, [r4, #0]
 80107e0:	6961      	ldr	r1, [r4, #20]
 80107e2:	1d18      	adds	r0, r3, #4
 80107e4:	6030      	str	r0, [r6, #0]
 80107e6:	062e      	lsls	r6, r5, #24
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	d501      	bpl.n	80107f0 <_printf_i+0x1c0>
 80107ec:	6019      	str	r1, [r3, #0]
 80107ee:	e002      	b.n	80107f6 <_printf_i+0x1c6>
 80107f0:	0668      	lsls	r0, r5, #25
 80107f2:	d5fb      	bpl.n	80107ec <_printf_i+0x1bc>
 80107f4:	8019      	strh	r1, [r3, #0]
 80107f6:	2300      	movs	r3, #0
 80107f8:	6123      	str	r3, [r4, #16]
 80107fa:	4616      	mov	r6, r2
 80107fc:	e7bc      	b.n	8010778 <_printf_i+0x148>
 80107fe:	6833      	ldr	r3, [r6, #0]
 8010800:	1d1a      	adds	r2, r3, #4
 8010802:	6032      	str	r2, [r6, #0]
 8010804:	681e      	ldr	r6, [r3, #0]
 8010806:	6862      	ldr	r2, [r4, #4]
 8010808:	2100      	movs	r1, #0
 801080a:	4630      	mov	r0, r6
 801080c:	f7ef fd18 	bl	8000240 <memchr>
 8010810:	b108      	cbz	r0, 8010816 <_printf_i+0x1e6>
 8010812:	1b80      	subs	r0, r0, r6
 8010814:	6060      	str	r0, [r4, #4]
 8010816:	6863      	ldr	r3, [r4, #4]
 8010818:	6123      	str	r3, [r4, #16]
 801081a:	2300      	movs	r3, #0
 801081c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010820:	e7aa      	b.n	8010778 <_printf_i+0x148>
 8010822:	6923      	ldr	r3, [r4, #16]
 8010824:	4632      	mov	r2, r6
 8010826:	4649      	mov	r1, r9
 8010828:	4640      	mov	r0, r8
 801082a:	47d0      	blx	sl
 801082c:	3001      	adds	r0, #1
 801082e:	d0ad      	beq.n	801078c <_printf_i+0x15c>
 8010830:	6823      	ldr	r3, [r4, #0]
 8010832:	079b      	lsls	r3, r3, #30
 8010834:	d413      	bmi.n	801085e <_printf_i+0x22e>
 8010836:	68e0      	ldr	r0, [r4, #12]
 8010838:	9b03      	ldr	r3, [sp, #12]
 801083a:	4298      	cmp	r0, r3
 801083c:	bfb8      	it	lt
 801083e:	4618      	movlt	r0, r3
 8010840:	e7a6      	b.n	8010790 <_printf_i+0x160>
 8010842:	2301      	movs	r3, #1
 8010844:	4632      	mov	r2, r6
 8010846:	4649      	mov	r1, r9
 8010848:	4640      	mov	r0, r8
 801084a:	47d0      	blx	sl
 801084c:	3001      	adds	r0, #1
 801084e:	d09d      	beq.n	801078c <_printf_i+0x15c>
 8010850:	3501      	adds	r5, #1
 8010852:	68e3      	ldr	r3, [r4, #12]
 8010854:	9903      	ldr	r1, [sp, #12]
 8010856:	1a5b      	subs	r3, r3, r1
 8010858:	42ab      	cmp	r3, r5
 801085a:	dcf2      	bgt.n	8010842 <_printf_i+0x212>
 801085c:	e7eb      	b.n	8010836 <_printf_i+0x206>
 801085e:	2500      	movs	r5, #0
 8010860:	f104 0619 	add.w	r6, r4, #25
 8010864:	e7f5      	b.n	8010852 <_printf_i+0x222>
 8010866:	bf00      	nop
 8010868:	08013151 	.word	0x08013151
 801086c:	08013162 	.word	0x08013162

08010870 <__sflush_r>:
 8010870:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010878:	0716      	lsls	r6, r2, #28
 801087a:	4605      	mov	r5, r0
 801087c:	460c      	mov	r4, r1
 801087e:	d454      	bmi.n	801092a <__sflush_r+0xba>
 8010880:	684b      	ldr	r3, [r1, #4]
 8010882:	2b00      	cmp	r3, #0
 8010884:	dc02      	bgt.n	801088c <__sflush_r+0x1c>
 8010886:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010888:	2b00      	cmp	r3, #0
 801088a:	dd48      	ble.n	801091e <__sflush_r+0xae>
 801088c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801088e:	2e00      	cmp	r6, #0
 8010890:	d045      	beq.n	801091e <__sflush_r+0xae>
 8010892:	2300      	movs	r3, #0
 8010894:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010898:	682f      	ldr	r7, [r5, #0]
 801089a:	6a21      	ldr	r1, [r4, #32]
 801089c:	602b      	str	r3, [r5, #0]
 801089e:	d030      	beq.n	8010902 <__sflush_r+0x92>
 80108a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80108a2:	89a3      	ldrh	r3, [r4, #12]
 80108a4:	0759      	lsls	r1, r3, #29
 80108a6:	d505      	bpl.n	80108b4 <__sflush_r+0x44>
 80108a8:	6863      	ldr	r3, [r4, #4]
 80108aa:	1ad2      	subs	r2, r2, r3
 80108ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80108ae:	b10b      	cbz	r3, 80108b4 <__sflush_r+0x44>
 80108b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80108b2:	1ad2      	subs	r2, r2, r3
 80108b4:	2300      	movs	r3, #0
 80108b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80108b8:	6a21      	ldr	r1, [r4, #32]
 80108ba:	4628      	mov	r0, r5
 80108bc:	47b0      	blx	r6
 80108be:	1c43      	adds	r3, r0, #1
 80108c0:	89a3      	ldrh	r3, [r4, #12]
 80108c2:	d106      	bne.n	80108d2 <__sflush_r+0x62>
 80108c4:	6829      	ldr	r1, [r5, #0]
 80108c6:	291d      	cmp	r1, #29
 80108c8:	d82b      	bhi.n	8010922 <__sflush_r+0xb2>
 80108ca:	4a2a      	ldr	r2, [pc, #168]	@ (8010974 <__sflush_r+0x104>)
 80108cc:	410a      	asrs	r2, r1
 80108ce:	07d6      	lsls	r6, r2, #31
 80108d0:	d427      	bmi.n	8010922 <__sflush_r+0xb2>
 80108d2:	2200      	movs	r2, #0
 80108d4:	6062      	str	r2, [r4, #4]
 80108d6:	04d9      	lsls	r1, r3, #19
 80108d8:	6922      	ldr	r2, [r4, #16]
 80108da:	6022      	str	r2, [r4, #0]
 80108dc:	d504      	bpl.n	80108e8 <__sflush_r+0x78>
 80108de:	1c42      	adds	r2, r0, #1
 80108e0:	d101      	bne.n	80108e6 <__sflush_r+0x76>
 80108e2:	682b      	ldr	r3, [r5, #0]
 80108e4:	b903      	cbnz	r3, 80108e8 <__sflush_r+0x78>
 80108e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80108e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80108ea:	602f      	str	r7, [r5, #0]
 80108ec:	b1b9      	cbz	r1, 801091e <__sflush_r+0xae>
 80108ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80108f2:	4299      	cmp	r1, r3
 80108f4:	d002      	beq.n	80108fc <__sflush_r+0x8c>
 80108f6:	4628      	mov	r0, r5
 80108f8:	f000 f924 	bl	8010b44 <_free_r>
 80108fc:	2300      	movs	r3, #0
 80108fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8010900:	e00d      	b.n	801091e <__sflush_r+0xae>
 8010902:	2301      	movs	r3, #1
 8010904:	4628      	mov	r0, r5
 8010906:	47b0      	blx	r6
 8010908:	4602      	mov	r2, r0
 801090a:	1c50      	adds	r0, r2, #1
 801090c:	d1c9      	bne.n	80108a2 <__sflush_r+0x32>
 801090e:	682b      	ldr	r3, [r5, #0]
 8010910:	2b00      	cmp	r3, #0
 8010912:	d0c6      	beq.n	80108a2 <__sflush_r+0x32>
 8010914:	2b1d      	cmp	r3, #29
 8010916:	d001      	beq.n	801091c <__sflush_r+0xac>
 8010918:	2b16      	cmp	r3, #22
 801091a:	d11e      	bne.n	801095a <__sflush_r+0xea>
 801091c:	602f      	str	r7, [r5, #0]
 801091e:	2000      	movs	r0, #0
 8010920:	e022      	b.n	8010968 <__sflush_r+0xf8>
 8010922:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010926:	b21b      	sxth	r3, r3
 8010928:	e01b      	b.n	8010962 <__sflush_r+0xf2>
 801092a:	690f      	ldr	r7, [r1, #16]
 801092c:	2f00      	cmp	r7, #0
 801092e:	d0f6      	beq.n	801091e <__sflush_r+0xae>
 8010930:	0793      	lsls	r3, r2, #30
 8010932:	680e      	ldr	r6, [r1, #0]
 8010934:	bf08      	it	eq
 8010936:	694b      	ldreq	r3, [r1, #20]
 8010938:	600f      	str	r7, [r1, #0]
 801093a:	bf18      	it	ne
 801093c:	2300      	movne	r3, #0
 801093e:	eba6 0807 	sub.w	r8, r6, r7
 8010942:	608b      	str	r3, [r1, #8]
 8010944:	f1b8 0f00 	cmp.w	r8, #0
 8010948:	dde9      	ble.n	801091e <__sflush_r+0xae>
 801094a:	6a21      	ldr	r1, [r4, #32]
 801094c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801094e:	4643      	mov	r3, r8
 8010950:	463a      	mov	r2, r7
 8010952:	4628      	mov	r0, r5
 8010954:	47b0      	blx	r6
 8010956:	2800      	cmp	r0, #0
 8010958:	dc08      	bgt.n	801096c <__sflush_r+0xfc>
 801095a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801095e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010962:	81a3      	strh	r3, [r4, #12]
 8010964:	f04f 30ff 	mov.w	r0, #4294967295
 8010968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801096c:	4407      	add	r7, r0
 801096e:	eba8 0800 	sub.w	r8, r8, r0
 8010972:	e7e7      	b.n	8010944 <__sflush_r+0xd4>
 8010974:	dfbffffe 	.word	0xdfbffffe

08010978 <_fflush_r>:
 8010978:	b538      	push	{r3, r4, r5, lr}
 801097a:	690b      	ldr	r3, [r1, #16]
 801097c:	4605      	mov	r5, r0
 801097e:	460c      	mov	r4, r1
 8010980:	b913      	cbnz	r3, 8010988 <_fflush_r+0x10>
 8010982:	2500      	movs	r5, #0
 8010984:	4628      	mov	r0, r5
 8010986:	bd38      	pop	{r3, r4, r5, pc}
 8010988:	b118      	cbz	r0, 8010992 <_fflush_r+0x1a>
 801098a:	6a03      	ldr	r3, [r0, #32]
 801098c:	b90b      	cbnz	r3, 8010992 <_fflush_r+0x1a>
 801098e:	f7ff faab 	bl	800fee8 <__sinit>
 8010992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d0f3      	beq.n	8010982 <_fflush_r+0xa>
 801099a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801099c:	07d0      	lsls	r0, r2, #31
 801099e:	d404      	bmi.n	80109aa <_fflush_r+0x32>
 80109a0:	0599      	lsls	r1, r3, #22
 80109a2:	d402      	bmi.n	80109aa <_fflush_r+0x32>
 80109a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80109a6:	f7ff fbae 	bl	8010106 <__retarget_lock_acquire_recursive>
 80109aa:	4628      	mov	r0, r5
 80109ac:	4621      	mov	r1, r4
 80109ae:	f7ff ff5f 	bl	8010870 <__sflush_r>
 80109b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80109b4:	07da      	lsls	r2, r3, #31
 80109b6:	4605      	mov	r5, r0
 80109b8:	d4e4      	bmi.n	8010984 <_fflush_r+0xc>
 80109ba:	89a3      	ldrh	r3, [r4, #12]
 80109bc:	059b      	lsls	r3, r3, #22
 80109be:	d4e1      	bmi.n	8010984 <_fflush_r+0xc>
 80109c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80109c2:	f7ff fba1 	bl	8010108 <__retarget_lock_release_recursive>
 80109c6:	e7dd      	b.n	8010984 <_fflush_r+0xc>

080109c8 <fiprintf>:
 80109c8:	b40e      	push	{r1, r2, r3}
 80109ca:	b503      	push	{r0, r1, lr}
 80109cc:	4601      	mov	r1, r0
 80109ce:	ab03      	add	r3, sp, #12
 80109d0:	4805      	ldr	r0, [pc, #20]	@ (80109e8 <fiprintf+0x20>)
 80109d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80109d6:	6800      	ldr	r0, [r0, #0]
 80109d8:	9301      	str	r3, [sp, #4]
 80109da:	f7ff fca3 	bl	8010324 <_vfiprintf_r>
 80109de:	b002      	add	sp, #8
 80109e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80109e4:	b003      	add	sp, #12
 80109e6:	4770      	bx	lr
 80109e8:	20000038 	.word	0x20000038

080109ec <__swbuf_r>:
 80109ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109ee:	460e      	mov	r6, r1
 80109f0:	4614      	mov	r4, r2
 80109f2:	4605      	mov	r5, r0
 80109f4:	b118      	cbz	r0, 80109fe <__swbuf_r+0x12>
 80109f6:	6a03      	ldr	r3, [r0, #32]
 80109f8:	b90b      	cbnz	r3, 80109fe <__swbuf_r+0x12>
 80109fa:	f7ff fa75 	bl	800fee8 <__sinit>
 80109fe:	69a3      	ldr	r3, [r4, #24]
 8010a00:	60a3      	str	r3, [r4, #8]
 8010a02:	89a3      	ldrh	r3, [r4, #12]
 8010a04:	071a      	lsls	r2, r3, #28
 8010a06:	d501      	bpl.n	8010a0c <__swbuf_r+0x20>
 8010a08:	6923      	ldr	r3, [r4, #16]
 8010a0a:	b943      	cbnz	r3, 8010a1e <__swbuf_r+0x32>
 8010a0c:	4621      	mov	r1, r4
 8010a0e:	4628      	mov	r0, r5
 8010a10:	f000 f82a 	bl	8010a68 <__swsetup_r>
 8010a14:	b118      	cbz	r0, 8010a1e <__swbuf_r+0x32>
 8010a16:	f04f 37ff 	mov.w	r7, #4294967295
 8010a1a:	4638      	mov	r0, r7
 8010a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a1e:	6823      	ldr	r3, [r4, #0]
 8010a20:	6922      	ldr	r2, [r4, #16]
 8010a22:	1a98      	subs	r0, r3, r2
 8010a24:	6963      	ldr	r3, [r4, #20]
 8010a26:	b2f6      	uxtb	r6, r6
 8010a28:	4283      	cmp	r3, r0
 8010a2a:	4637      	mov	r7, r6
 8010a2c:	dc05      	bgt.n	8010a3a <__swbuf_r+0x4e>
 8010a2e:	4621      	mov	r1, r4
 8010a30:	4628      	mov	r0, r5
 8010a32:	f7ff ffa1 	bl	8010978 <_fflush_r>
 8010a36:	2800      	cmp	r0, #0
 8010a38:	d1ed      	bne.n	8010a16 <__swbuf_r+0x2a>
 8010a3a:	68a3      	ldr	r3, [r4, #8]
 8010a3c:	3b01      	subs	r3, #1
 8010a3e:	60a3      	str	r3, [r4, #8]
 8010a40:	6823      	ldr	r3, [r4, #0]
 8010a42:	1c5a      	adds	r2, r3, #1
 8010a44:	6022      	str	r2, [r4, #0]
 8010a46:	701e      	strb	r6, [r3, #0]
 8010a48:	6962      	ldr	r2, [r4, #20]
 8010a4a:	1c43      	adds	r3, r0, #1
 8010a4c:	429a      	cmp	r2, r3
 8010a4e:	d004      	beq.n	8010a5a <__swbuf_r+0x6e>
 8010a50:	89a3      	ldrh	r3, [r4, #12]
 8010a52:	07db      	lsls	r3, r3, #31
 8010a54:	d5e1      	bpl.n	8010a1a <__swbuf_r+0x2e>
 8010a56:	2e0a      	cmp	r6, #10
 8010a58:	d1df      	bne.n	8010a1a <__swbuf_r+0x2e>
 8010a5a:	4621      	mov	r1, r4
 8010a5c:	4628      	mov	r0, r5
 8010a5e:	f7ff ff8b 	bl	8010978 <_fflush_r>
 8010a62:	2800      	cmp	r0, #0
 8010a64:	d0d9      	beq.n	8010a1a <__swbuf_r+0x2e>
 8010a66:	e7d6      	b.n	8010a16 <__swbuf_r+0x2a>

08010a68 <__swsetup_r>:
 8010a68:	b538      	push	{r3, r4, r5, lr}
 8010a6a:	4b29      	ldr	r3, [pc, #164]	@ (8010b10 <__swsetup_r+0xa8>)
 8010a6c:	4605      	mov	r5, r0
 8010a6e:	6818      	ldr	r0, [r3, #0]
 8010a70:	460c      	mov	r4, r1
 8010a72:	b118      	cbz	r0, 8010a7c <__swsetup_r+0x14>
 8010a74:	6a03      	ldr	r3, [r0, #32]
 8010a76:	b90b      	cbnz	r3, 8010a7c <__swsetup_r+0x14>
 8010a78:	f7ff fa36 	bl	800fee8 <__sinit>
 8010a7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a80:	0719      	lsls	r1, r3, #28
 8010a82:	d422      	bmi.n	8010aca <__swsetup_r+0x62>
 8010a84:	06da      	lsls	r2, r3, #27
 8010a86:	d407      	bmi.n	8010a98 <__swsetup_r+0x30>
 8010a88:	2209      	movs	r2, #9
 8010a8a:	602a      	str	r2, [r5, #0]
 8010a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a90:	81a3      	strh	r3, [r4, #12]
 8010a92:	f04f 30ff 	mov.w	r0, #4294967295
 8010a96:	e033      	b.n	8010b00 <__swsetup_r+0x98>
 8010a98:	0758      	lsls	r0, r3, #29
 8010a9a:	d512      	bpl.n	8010ac2 <__swsetup_r+0x5a>
 8010a9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a9e:	b141      	cbz	r1, 8010ab2 <__swsetup_r+0x4a>
 8010aa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010aa4:	4299      	cmp	r1, r3
 8010aa6:	d002      	beq.n	8010aae <__swsetup_r+0x46>
 8010aa8:	4628      	mov	r0, r5
 8010aaa:	f000 f84b 	bl	8010b44 <_free_r>
 8010aae:	2300      	movs	r3, #0
 8010ab0:	6363      	str	r3, [r4, #52]	@ 0x34
 8010ab2:	89a3      	ldrh	r3, [r4, #12]
 8010ab4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010ab8:	81a3      	strh	r3, [r4, #12]
 8010aba:	2300      	movs	r3, #0
 8010abc:	6063      	str	r3, [r4, #4]
 8010abe:	6923      	ldr	r3, [r4, #16]
 8010ac0:	6023      	str	r3, [r4, #0]
 8010ac2:	89a3      	ldrh	r3, [r4, #12]
 8010ac4:	f043 0308 	orr.w	r3, r3, #8
 8010ac8:	81a3      	strh	r3, [r4, #12]
 8010aca:	6923      	ldr	r3, [r4, #16]
 8010acc:	b94b      	cbnz	r3, 8010ae2 <__swsetup_r+0x7a>
 8010ace:	89a3      	ldrh	r3, [r4, #12]
 8010ad0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010ad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010ad8:	d003      	beq.n	8010ae2 <__swsetup_r+0x7a>
 8010ada:	4621      	mov	r1, r4
 8010adc:	4628      	mov	r0, r5
 8010ade:	f000 f8a1 	bl	8010c24 <__smakebuf_r>
 8010ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ae6:	f013 0201 	ands.w	r2, r3, #1
 8010aea:	d00a      	beq.n	8010b02 <__swsetup_r+0x9a>
 8010aec:	2200      	movs	r2, #0
 8010aee:	60a2      	str	r2, [r4, #8]
 8010af0:	6962      	ldr	r2, [r4, #20]
 8010af2:	4252      	negs	r2, r2
 8010af4:	61a2      	str	r2, [r4, #24]
 8010af6:	6922      	ldr	r2, [r4, #16]
 8010af8:	b942      	cbnz	r2, 8010b0c <__swsetup_r+0xa4>
 8010afa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010afe:	d1c5      	bne.n	8010a8c <__swsetup_r+0x24>
 8010b00:	bd38      	pop	{r3, r4, r5, pc}
 8010b02:	0799      	lsls	r1, r3, #30
 8010b04:	bf58      	it	pl
 8010b06:	6962      	ldrpl	r2, [r4, #20]
 8010b08:	60a2      	str	r2, [r4, #8]
 8010b0a:	e7f4      	b.n	8010af6 <__swsetup_r+0x8e>
 8010b0c:	2000      	movs	r0, #0
 8010b0e:	e7f7      	b.n	8010b00 <__swsetup_r+0x98>
 8010b10:	20000038 	.word	0x20000038

08010b14 <_sbrk_r>:
 8010b14:	b538      	push	{r3, r4, r5, lr}
 8010b16:	4d06      	ldr	r5, [pc, #24]	@ (8010b30 <_sbrk_r+0x1c>)
 8010b18:	2300      	movs	r3, #0
 8010b1a:	4604      	mov	r4, r0
 8010b1c:	4608      	mov	r0, r1
 8010b1e:	602b      	str	r3, [r5, #0]
 8010b20:	f7f0 fd1c 	bl	800155c <_sbrk>
 8010b24:	1c43      	adds	r3, r0, #1
 8010b26:	d102      	bne.n	8010b2e <_sbrk_r+0x1a>
 8010b28:	682b      	ldr	r3, [r5, #0]
 8010b2a:	b103      	cbz	r3, 8010b2e <_sbrk_r+0x1a>
 8010b2c:	6023      	str	r3, [r4, #0]
 8010b2e:	bd38      	pop	{r3, r4, r5, pc}
 8010b30:	2000d098 	.word	0x2000d098

08010b34 <abort>:
 8010b34:	b508      	push	{r3, lr}
 8010b36:	2006      	movs	r0, #6
 8010b38:	f000 f8d8 	bl	8010cec <raise>
 8010b3c:	2001      	movs	r0, #1
 8010b3e:	f7f0 fc95 	bl	800146c <_exit>
	...

08010b44 <_free_r>:
 8010b44:	b538      	push	{r3, r4, r5, lr}
 8010b46:	4605      	mov	r5, r0
 8010b48:	2900      	cmp	r1, #0
 8010b4a:	d041      	beq.n	8010bd0 <_free_r+0x8c>
 8010b4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b50:	1f0c      	subs	r4, r1, #4
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	bfb8      	it	lt
 8010b56:	18e4      	addlt	r4, r4, r3
 8010b58:	f7ff fbae 	bl	80102b8 <__malloc_lock>
 8010b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8010bd4 <_free_r+0x90>)
 8010b5e:	6813      	ldr	r3, [r2, #0]
 8010b60:	b933      	cbnz	r3, 8010b70 <_free_r+0x2c>
 8010b62:	6063      	str	r3, [r4, #4]
 8010b64:	6014      	str	r4, [r2, #0]
 8010b66:	4628      	mov	r0, r5
 8010b68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b6c:	f7ff bbaa 	b.w	80102c4 <__malloc_unlock>
 8010b70:	42a3      	cmp	r3, r4
 8010b72:	d908      	bls.n	8010b86 <_free_r+0x42>
 8010b74:	6820      	ldr	r0, [r4, #0]
 8010b76:	1821      	adds	r1, r4, r0
 8010b78:	428b      	cmp	r3, r1
 8010b7a:	bf01      	itttt	eq
 8010b7c:	6819      	ldreq	r1, [r3, #0]
 8010b7e:	685b      	ldreq	r3, [r3, #4]
 8010b80:	1809      	addeq	r1, r1, r0
 8010b82:	6021      	streq	r1, [r4, #0]
 8010b84:	e7ed      	b.n	8010b62 <_free_r+0x1e>
 8010b86:	461a      	mov	r2, r3
 8010b88:	685b      	ldr	r3, [r3, #4]
 8010b8a:	b10b      	cbz	r3, 8010b90 <_free_r+0x4c>
 8010b8c:	42a3      	cmp	r3, r4
 8010b8e:	d9fa      	bls.n	8010b86 <_free_r+0x42>
 8010b90:	6811      	ldr	r1, [r2, #0]
 8010b92:	1850      	adds	r0, r2, r1
 8010b94:	42a0      	cmp	r0, r4
 8010b96:	d10b      	bne.n	8010bb0 <_free_r+0x6c>
 8010b98:	6820      	ldr	r0, [r4, #0]
 8010b9a:	4401      	add	r1, r0
 8010b9c:	1850      	adds	r0, r2, r1
 8010b9e:	4283      	cmp	r3, r0
 8010ba0:	6011      	str	r1, [r2, #0]
 8010ba2:	d1e0      	bne.n	8010b66 <_free_r+0x22>
 8010ba4:	6818      	ldr	r0, [r3, #0]
 8010ba6:	685b      	ldr	r3, [r3, #4]
 8010ba8:	6053      	str	r3, [r2, #4]
 8010baa:	4408      	add	r0, r1
 8010bac:	6010      	str	r0, [r2, #0]
 8010bae:	e7da      	b.n	8010b66 <_free_r+0x22>
 8010bb0:	d902      	bls.n	8010bb8 <_free_r+0x74>
 8010bb2:	230c      	movs	r3, #12
 8010bb4:	602b      	str	r3, [r5, #0]
 8010bb6:	e7d6      	b.n	8010b66 <_free_r+0x22>
 8010bb8:	6820      	ldr	r0, [r4, #0]
 8010bba:	1821      	adds	r1, r4, r0
 8010bbc:	428b      	cmp	r3, r1
 8010bbe:	bf04      	itt	eq
 8010bc0:	6819      	ldreq	r1, [r3, #0]
 8010bc2:	685b      	ldreq	r3, [r3, #4]
 8010bc4:	6063      	str	r3, [r4, #4]
 8010bc6:	bf04      	itt	eq
 8010bc8:	1809      	addeq	r1, r1, r0
 8010bca:	6021      	streq	r1, [r4, #0]
 8010bcc:	6054      	str	r4, [r2, #4]
 8010bce:	e7ca      	b.n	8010b66 <_free_r+0x22>
 8010bd0:	bd38      	pop	{r3, r4, r5, pc}
 8010bd2:	bf00      	nop
 8010bd4:	2000d1e4 	.word	0x2000d1e4

08010bd8 <__swhatbuf_r>:
 8010bd8:	b570      	push	{r4, r5, r6, lr}
 8010bda:	460c      	mov	r4, r1
 8010bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010be0:	2900      	cmp	r1, #0
 8010be2:	b096      	sub	sp, #88	@ 0x58
 8010be4:	4615      	mov	r5, r2
 8010be6:	461e      	mov	r6, r3
 8010be8:	da0d      	bge.n	8010c06 <__swhatbuf_r+0x2e>
 8010bea:	89a3      	ldrh	r3, [r4, #12]
 8010bec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010bf0:	f04f 0100 	mov.w	r1, #0
 8010bf4:	bf14      	ite	ne
 8010bf6:	2340      	movne	r3, #64	@ 0x40
 8010bf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010bfc:	2000      	movs	r0, #0
 8010bfe:	6031      	str	r1, [r6, #0]
 8010c00:	602b      	str	r3, [r5, #0]
 8010c02:	b016      	add	sp, #88	@ 0x58
 8010c04:	bd70      	pop	{r4, r5, r6, pc}
 8010c06:	466a      	mov	r2, sp
 8010c08:	f000 f878 	bl	8010cfc <_fstat_r>
 8010c0c:	2800      	cmp	r0, #0
 8010c0e:	dbec      	blt.n	8010bea <__swhatbuf_r+0x12>
 8010c10:	9901      	ldr	r1, [sp, #4]
 8010c12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010c16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010c1a:	4259      	negs	r1, r3
 8010c1c:	4159      	adcs	r1, r3
 8010c1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c22:	e7eb      	b.n	8010bfc <__swhatbuf_r+0x24>

08010c24 <__smakebuf_r>:
 8010c24:	898b      	ldrh	r3, [r1, #12]
 8010c26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c28:	079d      	lsls	r5, r3, #30
 8010c2a:	4606      	mov	r6, r0
 8010c2c:	460c      	mov	r4, r1
 8010c2e:	d507      	bpl.n	8010c40 <__smakebuf_r+0x1c>
 8010c30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010c34:	6023      	str	r3, [r4, #0]
 8010c36:	6123      	str	r3, [r4, #16]
 8010c38:	2301      	movs	r3, #1
 8010c3a:	6163      	str	r3, [r4, #20]
 8010c3c:	b003      	add	sp, #12
 8010c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c40:	ab01      	add	r3, sp, #4
 8010c42:	466a      	mov	r2, sp
 8010c44:	f7ff ffc8 	bl	8010bd8 <__swhatbuf_r>
 8010c48:	9f00      	ldr	r7, [sp, #0]
 8010c4a:	4605      	mov	r5, r0
 8010c4c:	4639      	mov	r1, r7
 8010c4e:	4630      	mov	r0, r6
 8010c50:	f7ff fab2 	bl	80101b8 <_malloc_r>
 8010c54:	b948      	cbnz	r0, 8010c6a <__smakebuf_r+0x46>
 8010c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c5a:	059a      	lsls	r2, r3, #22
 8010c5c:	d4ee      	bmi.n	8010c3c <__smakebuf_r+0x18>
 8010c5e:	f023 0303 	bic.w	r3, r3, #3
 8010c62:	f043 0302 	orr.w	r3, r3, #2
 8010c66:	81a3      	strh	r3, [r4, #12]
 8010c68:	e7e2      	b.n	8010c30 <__smakebuf_r+0xc>
 8010c6a:	89a3      	ldrh	r3, [r4, #12]
 8010c6c:	6020      	str	r0, [r4, #0]
 8010c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c72:	81a3      	strh	r3, [r4, #12]
 8010c74:	9b01      	ldr	r3, [sp, #4]
 8010c76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010c7a:	b15b      	cbz	r3, 8010c94 <__smakebuf_r+0x70>
 8010c7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010c80:	4630      	mov	r0, r6
 8010c82:	f000 f84d 	bl	8010d20 <_isatty_r>
 8010c86:	b128      	cbz	r0, 8010c94 <__smakebuf_r+0x70>
 8010c88:	89a3      	ldrh	r3, [r4, #12]
 8010c8a:	f023 0303 	bic.w	r3, r3, #3
 8010c8e:	f043 0301 	orr.w	r3, r3, #1
 8010c92:	81a3      	strh	r3, [r4, #12]
 8010c94:	89a3      	ldrh	r3, [r4, #12]
 8010c96:	431d      	orrs	r5, r3
 8010c98:	81a5      	strh	r5, [r4, #12]
 8010c9a:	e7cf      	b.n	8010c3c <__smakebuf_r+0x18>

08010c9c <_raise_r>:
 8010c9c:	291f      	cmp	r1, #31
 8010c9e:	b538      	push	{r3, r4, r5, lr}
 8010ca0:	4605      	mov	r5, r0
 8010ca2:	460c      	mov	r4, r1
 8010ca4:	d904      	bls.n	8010cb0 <_raise_r+0x14>
 8010ca6:	2316      	movs	r3, #22
 8010ca8:	6003      	str	r3, [r0, #0]
 8010caa:	f04f 30ff 	mov.w	r0, #4294967295
 8010cae:	bd38      	pop	{r3, r4, r5, pc}
 8010cb0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010cb2:	b112      	cbz	r2, 8010cba <_raise_r+0x1e>
 8010cb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010cb8:	b94b      	cbnz	r3, 8010cce <_raise_r+0x32>
 8010cba:	4628      	mov	r0, r5
 8010cbc:	f000 f852 	bl	8010d64 <_getpid_r>
 8010cc0:	4622      	mov	r2, r4
 8010cc2:	4601      	mov	r1, r0
 8010cc4:	4628      	mov	r0, r5
 8010cc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010cca:	f000 b839 	b.w	8010d40 <_kill_r>
 8010cce:	2b01      	cmp	r3, #1
 8010cd0:	d00a      	beq.n	8010ce8 <_raise_r+0x4c>
 8010cd2:	1c59      	adds	r1, r3, #1
 8010cd4:	d103      	bne.n	8010cde <_raise_r+0x42>
 8010cd6:	2316      	movs	r3, #22
 8010cd8:	6003      	str	r3, [r0, #0]
 8010cda:	2001      	movs	r0, #1
 8010cdc:	e7e7      	b.n	8010cae <_raise_r+0x12>
 8010cde:	2100      	movs	r1, #0
 8010ce0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010ce4:	4620      	mov	r0, r4
 8010ce6:	4798      	blx	r3
 8010ce8:	2000      	movs	r0, #0
 8010cea:	e7e0      	b.n	8010cae <_raise_r+0x12>

08010cec <raise>:
 8010cec:	4b02      	ldr	r3, [pc, #8]	@ (8010cf8 <raise+0xc>)
 8010cee:	4601      	mov	r1, r0
 8010cf0:	6818      	ldr	r0, [r3, #0]
 8010cf2:	f7ff bfd3 	b.w	8010c9c <_raise_r>
 8010cf6:	bf00      	nop
 8010cf8:	20000038 	.word	0x20000038

08010cfc <_fstat_r>:
 8010cfc:	b538      	push	{r3, r4, r5, lr}
 8010cfe:	4d07      	ldr	r5, [pc, #28]	@ (8010d1c <_fstat_r+0x20>)
 8010d00:	2300      	movs	r3, #0
 8010d02:	4604      	mov	r4, r0
 8010d04:	4608      	mov	r0, r1
 8010d06:	4611      	mov	r1, r2
 8010d08:	602b      	str	r3, [r5, #0]
 8010d0a:	f7f0 fbff 	bl	800150c <_fstat>
 8010d0e:	1c43      	adds	r3, r0, #1
 8010d10:	d102      	bne.n	8010d18 <_fstat_r+0x1c>
 8010d12:	682b      	ldr	r3, [r5, #0]
 8010d14:	b103      	cbz	r3, 8010d18 <_fstat_r+0x1c>
 8010d16:	6023      	str	r3, [r4, #0]
 8010d18:	bd38      	pop	{r3, r4, r5, pc}
 8010d1a:	bf00      	nop
 8010d1c:	2000d098 	.word	0x2000d098

08010d20 <_isatty_r>:
 8010d20:	b538      	push	{r3, r4, r5, lr}
 8010d22:	4d06      	ldr	r5, [pc, #24]	@ (8010d3c <_isatty_r+0x1c>)
 8010d24:	2300      	movs	r3, #0
 8010d26:	4604      	mov	r4, r0
 8010d28:	4608      	mov	r0, r1
 8010d2a:	602b      	str	r3, [r5, #0]
 8010d2c:	f7f0 fbfe 	bl	800152c <_isatty>
 8010d30:	1c43      	adds	r3, r0, #1
 8010d32:	d102      	bne.n	8010d3a <_isatty_r+0x1a>
 8010d34:	682b      	ldr	r3, [r5, #0]
 8010d36:	b103      	cbz	r3, 8010d3a <_isatty_r+0x1a>
 8010d38:	6023      	str	r3, [r4, #0]
 8010d3a:	bd38      	pop	{r3, r4, r5, pc}
 8010d3c:	2000d098 	.word	0x2000d098

08010d40 <_kill_r>:
 8010d40:	b538      	push	{r3, r4, r5, lr}
 8010d42:	4d07      	ldr	r5, [pc, #28]	@ (8010d60 <_kill_r+0x20>)
 8010d44:	2300      	movs	r3, #0
 8010d46:	4604      	mov	r4, r0
 8010d48:	4608      	mov	r0, r1
 8010d4a:	4611      	mov	r1, r2
 8010d4c:	602b      	str	r3, [r5, #0]
 8010d4e:	f7f0 fb7b 	bl	8001448 <_kill>
 8010d52:	1c43      	adds	r3, r0, #1
 8010d54:	d102      	bne.n	8010d5c <_kill_r+0x1c>
 8010d56:	682b      	ldr	r3, [r5, #0]
 8010d58:	b103      	cbz	r3, 8010d5c <_kill_r+0x1c>
 8010d5a:	6023      	str	r3, [r4, #0]
 8010d5c:	bd38      	pop	{r3, r4, r5, pc}
 8010d5e:	bf00      	nop
 8010d60:	2000d098 	.word	0x2000d098

08010d64 <_getpid_r>:
 8010d64:	f7f0 bb68 	b.w	8001438 <_getpid>

08010d68 <_init>:
 8010d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d6a:	bf00      	nop
 8010d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d6e:	bc08      	pop	{r3}
 8010d70:	469e      	mov	lr, r3
 8010d72:	4770      	bx	lr

08010d74 <_fini>:
 8010d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d76:	bf00      	nop
 8010d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d7a:	bc08      	pop	{r3}
 8010d7c:	469e      	mov	lr, r3
 8010d7e:	4770      	bx	lr
