m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Martijn/Documents/Quartus
Eand_gate
Z0 w1538982490
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dD:/Documents/Programming/VHDL/Full-Adder-Register
Z4 8D:/Documents/Programming/VHDL/Full-Adder-Register/and_gate.vhd
Z5 FD:/Documents/Programming/VHDL/Full-Adder-Register/and_gate.vhd
l0
L4
V=iI0?fjBZ]<F:@g?3G>Ye2
!s100 ?^z>Tl8]O;_Z7:JhJ@Ddl0
Z6 OV;C;10.5b;63
32
Z7 !s110 1538986328
!i10b 1
Z8 !s108 1538986328.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/Programming/VHDL/Full-Adder-Register/and_gate.vhd|
Z10 !s107 D:/Documents/Programming/VHDL/Full-Adder-Register/and_gate.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
DEx4 work 8 and_gate 0 22 =iI0?fjBZ]<F:@g?3G>Ye2
l14
L13
Ve[Ki4DT`4B9:hMDkJEPU^2
!s100 ;CJ:NUgT1Uica=M8[HFCg3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Efull_adder
Z13 w1538982559
R1
R2
R3
Z14 8D:/Documents/Programming/VHDL/Full-Adder-Register/Full_adder.vhd
Z15 FD:/Documents/Programming/VHDL/Full-Adder-Register/Full_adder.vhd
l0
L8
V]0@iRl<g2NMFX0NfIl`VQ0
!s100 h8ElNkL5SYPJ7DQ5=UAYI2
R6
32
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/Programming/VHDL/Full-Adder-Register/Full_adder.vhd|
Z17 !s107 D:/Documents/Programming/VHDL/Full-Adder-Register/Full_adder.vhd|
!i113 1
R11
R12
Abehave
R1
R2
DEx4 work 10 full_adder 0 22 ]0@iRl<g2NMFX0NfIl`VQ0
l44
L20
Vem]z3AWQZc_M;Z998J?KC0
!s100 nXbTFlOIJm3A=O72eFg]S1
R6
32
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Efull_adder_register
Z18 w1538986306
R1
R2
R3
Z19 8D:/Documents/Programming/VHDL/Full-Adder-Register/Full_adder_register.vhd
Z20 FD:/Documents/Programming/VHDL/Full-Adder-Register/Full_adder_register.vhd
l0
L5
VHPJNEioc2>m`7E[oEKnoW3
!s100 f4YiSM4YaJnF3O8_bR_]P0
R6
32
R7
!i10b 1
R8
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/Programming/VHDL/Full-Adder-Register/Full_adder_register.vhd|
Z22 !s107 D:/Documents/Programming/VHDL/Full-Adder-Register/Full_adder_register.vhd|
!i113 1
R11
R12
Abehave
R1
R2
DEx4 work 19 full_adder_register 0 22 HPJNEioc2>m`7E[oEKnoW3
l47
L21
V5GIY95]iBDVL9@dYC`dEh1
!s100 j]A342fh30of8Z9TRi_Ig1
R6
32
R7
!i10b 1
R8
R21
R22
!i113 1
R11
R12
Ehalf_adder
Z23 w1538982534
R1
R2
R3
Z24 8D:/Documents/Programming/VHDL/Full-Adder-Register/half_adder.vhd
Z25 FD:/Documents/Programming/VHDL/Full-Adder-Register/half_adder.vhd
l0
L4
VMI4PH3Wn=z1d@RVA_d1a01
!s100 O9Ef@:2fTd?NzRa4Y6PKG3
R6
32
R7
!i10b 1
R8
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/Programming/VHDL/Full-Adder-Register/half_adder.vhd|
Z27 !s107 D:/Documents/Programming/VHDL/Full-Adder-Register/half_adder.vhd|
!i113 1
R11
R12
Abehave
R1
R2
DEx4 work 10 half_adder 0 22 MI4PH3Wn=z1d@RVA_d1a01
l34
L14
VYeU3AnEacn`_8A<6_=5eb2
!s100 BTP];F1[9[??IeE_jg7PX1
R6
32
R7
!i10b 1
R8
R26
R27
!i113 1
R11
R12
Eor_gate
Z28 w1538982457
R1
R2
R3
Z29 8D:/Documents/Programming/VHDL/Full-Adder-Register/or_gate.vhd
Z30 FD:/Documents/Programming/VHDL/Full-Adder-Register/or_gate.vhd
l0
L4
V9::f9SD:i`zlF7?6hD:C63
!s100 jJ>lFi7Z[eQdXiH:jBYoz2
R6
32
Z31 !s110 1538986327
!i10b 1
Z32 !s108 1538986327.000000
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/Programming/VHDL/Full-Adder-Register/or_gate.vhd|
Z34 !s107 D:/Documents/Programming/VHDL/Full-Adder-Register/or_gate.vhd|
!i113 1
R11
R12
Abehavioral
R1
R2
DEx4 work 7 or_gate 0 22 9::f9SD:i`zlF7?6hD:C63
l14
L13
V2l891LmoR[W1S^zBk5>MG3
!s100 H9c0DDog5GBTaVFHlYIJ;3
R6
32
R31
!i10b 1
R32
R33
R34
!i113 1
R11
R12
Eregister1
Z35 w1538986045
R1
R2
R3
Z36 8D:/Documents/Programming/VHDL/Full-Adder-Register/Register1.vhd
Z37 FD:/Documents/Programming/VHDL/Full-Adder-Register/Register1.vhd
l0
L4
VWIhclP2nP@4iF5jZJGLGI3
!s100 Te?O>1]?I7IZ2eR6IQcgA1
R6
32
R7
!i10b 1
R8
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/Programming/VHDL/Full-Adder-Register/Register1.vhd|
Z39 !s107 D:/Documents/Programming/VHDL/Full-Adder-Register/Register1.vhd|
!i113 1
R11
R12
Abehave
R1
R2
DEx4 work 9 register1 0 22 WIhclP2nP@4iF5jZJGLGI3
l18
L16
VH;eg[j0UlzFJn?b52dz:i1
!s100 @7<3?i>OoW0i3=eN8J8:m2
R6
32
R7
!i10b 1
R8
R38
R39
!i113 1
R11
R12
Etb_full_adder_register
Z40 w1538986325
R1
R2
R3
Z41 8D:/Documents/Programming/VHDL/Full-Adder-Register/tb_Full_adder_register.vhd
Z42 FD:/Documents/Programming/VHDL/Full-Adder-Register/tb_Full_adder_register.vhd
l0
L5
VFlGcUm_]`8hF0?BU^D?Jo1
!s100 [ID<IKHTa7i60697YYG9G3
R6
32
R7
!i10b 1
R8
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/Programming/VHDL/Full-Adder-Register/tb_Full_adder_register.vhd|
Z44 !s107 D:/Documents/Programming/VHDL/Full-Adder-Register/tb_Full_adder_register.vhd|
!i113 1
R11
R12
Abehave
R1
R2
DEx4 work 22 tb_full_adder_register 0 22 FlGcUm_]`8hF0?BU^D?Jo1
l40
L9
Vcdzf111e8=aEV:@K9nLHY2
!s100 a<Xfml>c63lD[4^<NU]Ql3
R6
32
R7
!i10b 1
R8
R43
R44
!i113 1
R11
R12
Exor_gate
Z45 w1538982477
R1
R2
R3
Z46 8D:/Documents/Programming/VHDL/Full-Adder-Register/xor_gate.vhd
Z47 FD:/Documents/Programming/VHDL/Full-Adder-Register/xor_gate.vhd
l0
L4
VX<@m@^ESRnfR2bP>6HLFE0
!s100 FB1m_bVX[a29lV7[mPL>M3
R6
32
R7
!i10b 1
R32
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/Programming/VHDL/Full-Adder-Register/xor_gate.vhd|
Z49 !s107 D:/Documents/Programming/VHDL/Full-Adder-Register/xor_gate.vhd|
!i113 1
R11
R12
Abehavioral
R1
R2
DEx4 work 8 xor_gate 0 22 X<@m@^ESRnfR2bP>6HLFE0
l14
L13
VH:8azdFQ21?A_D9SZCK[[1
!s100 @Sg_<m>cNK<e0RCR[Z=VF3
R6
32
R7
!i10b 1
R32
R48
R49
!i113 1
R11
R12
