blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
VeSPA_RAM.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/sim/VeSPA_RAM.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
SlaveInterface.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/561f/src/SlaveInterface.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_soc_DataMemory_0_0.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/sim/vespa_soc_DataMemory_0_0.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
code_memory.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/code_memory/sim/code_memory.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
RAM32X32B.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/RAM32X32B/sim/RAM32X32B.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
alu.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/alu.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
controlUnit.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/controlUnit.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
datapath.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/datapath.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
registerFile.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/registerFile.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_cpu.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/vespa_cpu.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_soc_vespa_cpu_0_0.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/sim/vespa_soc_vespa_cpu_0_0.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
UartBaudRate.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartBaudRate.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
UartRx.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
UartTx.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
Uart.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/Uart.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_soc_UartSlave_0_0.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_UartSlave_0_0/sim/vespa_soc_UartSlave_0_0.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
ps2_new.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cc2e/src/ps2_new.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
custom_ps2_interface.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cc2e/src/custom_ps2_interface.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_soc_PS2_Slave_0_0.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_Slave_0_0/sim/vespa_soc_PS2_Slave_0_0.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
interruptController.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
interruptController_wrapper.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController_wrapper.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_soc_interruptControllerS_0_0.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_interruptControllerS_0_0/sim/vespa_soc_interruptControllerS_0_0.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
CustomInterconnect.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d598/src/CustomInterconnect.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_soc_CustomInterconnect_0_0.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_CustomInterconnect_0_0/sim/vespa_soc_CustomInterconnect_0_0.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
timer.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/371b/src/timer.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
timerSlave.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/371b/src/timerSlave.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_soc_timerSlave_0_0.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_timerSlave_0_0/sim/vespa_soc_timerSlave_0_0.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
vespa_soc.v,verilog,xil_defaultlib,../../../../vespa_soc.gen/sources_1/bd/vespa_soc/sim/vespa_soc.v,incdir="$ref_dir/../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"incdir="../../../../vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
