Answers to Understanding Questions

Q1: Where is the RISC-V program located in the vsd-riscv2 repository?
A: In the Samples directory.

Q2: How is the program compiled and loaded into memory?
A: Compiled using the RISC-V GNU Toolchain (riscv64-unknown-elf-gcc) and loaded into memory via Spike using the Proxy Kernel (pk).

Q3: How does the RISC-V core access memory and memory-mapped IO?
A: The core accesses memory and memory-mapped IO using standard load (lw) and store (sw) instructions.

Q4: Where would a new FPGA IP block logically integrate in this system?
A: It would integrate onto the system bus.
