INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab6/lab6.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Projects/lab6/lab6.srcs/sources_1/new/debouncer.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab6/lab6.srcs/sim_1/new/tester_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tester_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Projects/lab6/lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
