
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.57

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[1]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.20    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.21    0.00    0.40 ^ crc_out[1]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: crc_reg[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.09    0.39    0.39 v crc_reg[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         crc_reflected[4] (net)
                  0.09    0.00    0.39 v crc_out[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.20    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.21    0.00    0.40 ^ crc_out[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_out[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: data_in[6] (input port clocked by core_clock)
Endpoint: crc_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v data_in[6] (in)
                                         data_in[6] (net)
                  0.00    0.00    0.20 v input8/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.71    0.91 v input8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net9 (net)
                  0.19    0.00    0.91 v _42_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     4    0.04    0.14    0.27    1.18 v _42_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _08_ (net)
                  0.14    0.00    1.18 v _44_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.11    0.33    1.51 ^ _44_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _10_ (net)
                  0.11    0.00    1.51 ^ _56_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.09    0.62    2.14 v _56_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _20_ (net)
                  0.09    0.00    2.14 v _58_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.23    0.13    2.26 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02_ (net)
                  0.23    0.00    2.26 ^ crc_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.26   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.20    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.21    0.00    0.40 ^ crc_out[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_out[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: data_in[6] (input port clocked by core_clock)
Endpoint: crc_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v data_in[6] (in)
                                         data_in[6] (net)
                  0.00    0.00    0.20 v input8/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.71    0.91 v input8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net9 (net)
                  0.19    0.00    0.91 v _42_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     4    0.04    0.14    0.27    1.18 v _42_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _08_ (net)
                  0.14    0.00    1.18 v _44_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.11    0.33    1.51 ^ _44_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _10_ (net)
                  0.11    0.00    1.51 ^ _56_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.09    0.62    2.14 v _56_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _20_ (net)
                  0.09    0.00    2.14 v _58_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.23    0.13    2.26 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02_ (net)
                  0.23    0.00    2.26 ^ crc_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.26   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.5351016521453857

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9054

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2846255600452423

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9751

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.46 ^ crc_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.32    0.78 v _42_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.33    1.11 ^ _44_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.62    1.73 v _56_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
   0.13    1.86 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.00    1.86 ^ crc_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.86   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.16    9.84   library setup time
           9.84   data required time
---------------------------------------------------------
           9.84   data required time
          -1.86   data arrival time
---------------------------------------------------------
           7.98   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: crc_reg[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ crc_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.39 v crc_reg[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.39 v crc_out[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.39   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ crc_out[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.03    0.03   library hold time
           0.03   data required time
---------------------------------------------------------
           0.03   data required time
          -0.39   data arrival time
---------------------------------------------------------
           0.36   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.2644

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.5744

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
334.499205

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.17e-03   4.40e-04   9.24e-09   3.61e-03  36.1%
Combinational          5.26e-03   1.13e-03   1.54e-08   6.40e-03  63.9%
Clock                  0.00e+00   0.00e+00   4.42e-09   4.42e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.43e-03   1.57e-03   2.90e-08   1.00e-02 100.0%
                          84.3%      15.7%       0.0%
