// Seed: 2453855759
module module_0 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output wire id_6,
    input wire id_7,
    input wor id_8,
    input supply1 id_9,
    output wire id_10,
    input wor id_11,
    input supply0 id_12
);
  assign id_6 = (1);
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output wand  id_2,
    output tri0  id_3,
    output wand  id_4,
    output wire  id_5,
    output wand  id_6
    , id_13,
    output logic id_7,
    input  tri0  id_8
    , id_14,
    output tri   id_9,
    input  logic id_10,
    output wire  id_11
);
  always @(*) id_7 <= #id_0 id_10;
  assign id_7 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_0,
      id_0,
      id_8,
      id_8,
      id_6,
      id_8,
      id_1,
      id_1,
      id_5,
      id_0,
      id_1
  );
  assign modCall_1.type_21 = 0;
endmodule
