(footprint "SMB" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp e49af624-afdd-4272-92c7-3d6667878bbe)
  )
  (fp_text value "SMB" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 1c05f75c-ef20-4547-85b0-05d61cd2528c)
  )
  (fp_poly (pts
      (xy -3.5 -1.25)
      (xy -2.535 -1.25)
      (xy -2.5354 -2.2)
      (xy 2.535 -2.2)
      (xy 2.535 -1.25)
      (xy 3.5 -1.25)
      (xy 3.5 1.25)
      (xy 2.535 1.25)
      (xy 2.535 2.2)
      (xy -2.535 2.2)
      (xy -2.535 1.25)
      (xy -3.5 1.25)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 643c831a-3e0f-4259-a9c0-8a138373e5d5))
  (fp_text reference ">NAME" (at -0.3 -3.5 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 1f8e5983-44c3-49f4-9458-85dbdb3a17bc)
  )
  (fp_text value ">VALUE" (at -0.3 -2.6 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 263d5077-2737-4a54-9db5-4027689dd80b)
  )
  (fp_line (start -2.28 -1.97) (end 2.28 -1.97) (layer "F.SilkS") (width 0.127) (tstamp cd772bbb-77c7-43ee-807e-08de36f0a5e9))
  (fp_line (start -2.28 1.97) (end 2.28 1.97) (layer "F.SilkS") (width 0.127) (tstamp 9212f051-028a-492e-b6bc-128bc9597da8))
  (fp_line (start -2.285 -1.97) (end -2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp f8a4b09b-564e-4b84-aa2d-922957975931))
  (fp_line (start -2.285 1.97) (end -2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp 4b874061-bb72-44a6-b5f1-c31c70d5a811))
  (fp_line (start 2.285 -1.97) (end 2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp 6b7858e9-e225-4a35-9cba-1251e89be85c))
  (fp_line (start 2.285 1.97) (end 2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp bdd9b930-9d0f-49d3-9a03-5f792563c3b2))
  (fp_line (start -0.6 -1.9) (end -0.6 1.9) (layer "F.SilkS") (width 0.254) (tstamp a6036d15-5170-4e40-a6a5-ceddc83590d7))
  (pad "CATHODE" smd rect (at -2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp a248ed5c-4b64-4efd-81c0-784acd187a84))
  (pad "ANODE" smd rect (at 2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 47a11385-e5c7-4d96-938e-cec20b7117f6))
)
