-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2DKernel_PixelStream2AXIBursts_Pipeline_pixels2bytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dst_pixels_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    dst_pixels_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    dst_pixels_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    dst_pixels_empty_n : IN STD_LOGIC;
    dst_pixels_read : OUT STD_LOGIC;
    pixel : IN STD_LOGIC_VECTOR (7 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (11 downto 0);
    buff_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    buff_V_ce0 : OUT STD_LOGIC;
    buff_V_we0 : OUT STD_LOGIC;
    buff_V_d0 : OUT STD_LOGIC_VECTOR (255 downto 0);
    icmp_ln80 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_30_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_29_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_28_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_27_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_26_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_25_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_24_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_23_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_22_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_21_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_20_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_19_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_18_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_17_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_16_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_15_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_14_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_13_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_11_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_10_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_9_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_8_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_7_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_6_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_5_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_4_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_3_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_2_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp17_1_i : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln86 : IN STD_LOGIC_VECTOR (11 downto 0);
    cmp17_i : IN STD_LOGIC_VECTOR (0 downto 0);
    pixel_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    pixel_1_out_ap_vld : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of Filter2DKernel_PixelStream2AXIBursts_Pipeline_pixels2bytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (31 downto 0) := "00001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (31 downto 0) := "00010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage30 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage31 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal icmp_ln91_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_1_reg_1223 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op92_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage31 : signal is "none";
    signal or_ln96_30_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op239_read_state32 : BOOLEAN;
    signal ap_block_state32_pp0_stage31_iter0 : BOOLEAN;
    signal ap_block_pp0_stage31_subdone : BOOLEAN;
    signal dst_pixels_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal or_ln96_reg_1219 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_ln96_2_reg_1232 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_ln96_3_reg_1236 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal or_ln96_4_reg_1240 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal or_ln96_5_reg_1244 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal or_ln96_6_reg_1248 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal or_ln96_7_reg_1252 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal or_ln96_8_reg_1256 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal or_ln96_9_reg_1260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal or_ln96_10_reg_1264 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal or_ln96_11_reg_1268 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal or_ln96_12_reg_1272 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal or_ln96_13_reg_1276 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal or_ln96_14_reg_1280 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal or_ln96_15_reg_1284 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal or_ln96_16_reg_1288 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal or_ln96_17_reg_1292 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal or_ln96_18_reg_1296 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal or_ln96_19_reg_1300 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal or_ln96_20_reg_1304 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal or_ln96_21_reg_1308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal or_ln96_22_reg_1312 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal or_ln96_23_reg_1316 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal or_ln96_24_reg_1320 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal or_ln96_25_reg_1324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal or_ln96_26_reg_1328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_pp0_stage28 : BOOLEAN;
    signal or_ln96_27_reg_1332 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_pp0_stage29 : BOOLEAN;
    signal or_ln96_28_reg_1336 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage30 : signal is "none";
    signal ap_block_pp0_stage30 : BOOLEAN;
    signal or_ln96_29_reg_1340 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage31 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln96_31_reg_1348 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixel_3_reg_353 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_5_reg_363 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_7_reg_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_9_reg_385 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_11_reg_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_13_reg_407 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_15_reg_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_17_reg_429 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_19_reg_440 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_21_reg_451 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_23_reg_462 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_25_reg_473 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_27_reg_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_29_reg_495 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_31_reg_506 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_33_reg_517 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_35_reg_528 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_37_reg_539 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_39_reg_550 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_41_reg_561 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_43_reg_572 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_45_reg_583 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_47_reg_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_49_reg_605 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_51_reg_616 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_53_reg_627 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_55_reg_638 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_57_reg_649 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_59_reg_660 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_61_reg_671 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op85_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op103_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_predicate_op118_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_predicate_op133_read_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_predicate_op148_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_predicate_op163_read_state17 : BOOLEAN;
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_predicate_op178_read_state20 : BOOLEAN;
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal ap_predicate_op203_read_state23 : BOOLEAN;
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal ap_predicate_op215_read_state26 : BOOLEAN;
    signal ap_block_state26_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal ap_predicate_op227_read_state29 : BOOLEAN;
    signal ap_block_state29_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_op108_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_predicate_op123_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_predicate_op138_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_predicate_op153_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_predicate_op168_read_state18 : BOOLEAN;
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_predicate_op183_read_state21 : BOOLEAN;
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal ap_predicate_op207_read_state24 : BOOLEAN;
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal ap_predicate_op219_read_state27 : BOOLEAN;
    signal ap_block_state27_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal ap_predicate_op231_read_state30 : BOOLEAN;
    signal ap_block_state30_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op243_read_state33 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_predicate_op98_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op113_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_predicate_op128_read_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_predicate_op143_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_predicate_op158_read_state16 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_predicate_op173_read_state19 : BOOLEAN;
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal ap_predicate_op199_read_state22 : BOOLEAN;
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal ap_predicate_op211_read_state25 : BOOLEAN;
    signal ap_block_state25_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal ap_predicate_op223_read_state28 : BOOLEAN;
    signal ap_block_state28_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal ap_predicate_op235_read_state31 : BOOLEAN;
    signal ap_block_state31_pp0_stage30_iter0 : BOOLEAN;
    signal ap_block_pp0_stage30_11001 : BOOLEAN;
    signal x_1_reg_1174 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_1_reg_1174_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln91_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_1180_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp16_i_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp16_i_reg_1184 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_1_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_2_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_3_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_4_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_5_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_6_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_7_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_8_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_9_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_10_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_11_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_12_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_13_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_14_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_15_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_16_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_17_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_18_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_19_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_20_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_21_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_22_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_23_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_24_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_25_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_26_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_27_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_28_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_29_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_30_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln96_31_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage31_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_pixel_3_reg_353 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_5_reg_363 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_7_reg_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_9_reg_385 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_11_reg_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_13_reg_407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_15_reg_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_17_reg_429 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_19_reg_440 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_21_reg_451 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_23_reg_462 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_25_reg_473 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_27_reg_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_29_reg_495 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_31_reg_506 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_33_reg_517 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_35_reg_528 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_37_reg_539 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_39_reg_550 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_41_reg_561 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_43_reg_572 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_45_reg_583 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_47_reg_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_49_reg_605 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_51_reg_616 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_53_reg_627 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_55_reg_638 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_57_reg_649 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_59_reg_660 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_61_reg_671 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_61_reg_671 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_63_reg_682 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_63_reg_682 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pixel_65_phi_fu_695_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pixel_65_reg_692 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_65_reg_692 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln91_fu_921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_116 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln91_fu_791_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal pixel_1_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln91_1_fu_768_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln86_cast_fu_745_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_block_pp0_stage30_subdone : BOOLEAN;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1826 : BOOLEAN;
    signal ap_condition_1830 : BOOLEAN;
    signal ap_condition_1834 : BOOLEAN;
    signal ap_condition_1838 : BOOLEAN;
    signal ap_condition_1842 : BOOLEAN;
    signal ap_condition_1846 : BOOLEAN;
    signal ap_condition_1850 : BOOLEAN;
    signal ap_condition_1854 : BOOLEAN;
    signal ap_condition_1858 : BOOLEAN;
    signal ap_condition_1862 : BOOLEAN;
    signal ap_condition_1866 : BOOLEAN;
    signal ap_condition_1870 : BOOLEAN;
    signal ap_condition_1874 : BOOLEAN;
    signal ap_condition_1878 : BOOLEAN;
    signal ap_condition_1882 : BOOLEAN;
    signal ap_condition_1886 : BOOLEAN;
    signal ap_condition_1890 : BOOLEAN;
    signal ap_condition_1894 : BOOLEAN;
    signal ap_condition_1898 : BOOLEAN;
    signal ap_condition_1902 : BOOLEAN;
    signal ap_condition_1906 : BOOLEAN;
    signal ap_condition_1910 : BOOLEAN;
    signal ap_condition_1914 : BOOLEAN;
    signal ap_condition_1918 : BOOLEAN;
    signal ap_condition_1922 : BOOLEAN;
    signal ap_condition_1926 : BOOLEAN;
    signal ap_condition_1930 : BOOLEAN;
    signal ap_condition_1934 : BOOLEAN;
    signal ap_condition_1938 : BOOLEAN;
    signal ap_condition_1942 : BOOLEAN;
    signal ap_condition_1945 : BOOLEAN;
    signal ap_condition_1948 : BOOLEAN;
    signal ap_condition_1952 : BOOLEAN;
    signal ap_condition_1956 : BOOLEAN;
    signal ap_condition_1960 : BOOLEAN;
    signal ap_condition_1964 : BOOLEAN;
    signal ap_condition_1968 : BOOLEAN;
    signal ap_condition_1972 : BOOLEAN;
    signal ap_condition_1976 : BOOLEAN;
    signal ap_condition_1980 : BOOLEAN;
    signal ap_condition_1984 : BOOLEAN;
    signal ap_condition_1988 : BOOLEAN;
    signal ap_condition_1992 : BOOLEAN;
    signal ap_condition_1996 : BOOLEAN;
    signal ap_condition_2000 : BOOLEAN;
    signal ap_condition_2004 : BOOLEAN;
    signal ap_condition_2008 : BOOLEAN;
    signal ap_condition_2012 : BOOLEAN;
    signal ap_condition_2016 : BOOLEAN;
    signal ap_condition_2020 : BOOLEAN;
    signal ap_condition_2024 : BOOLEAN;
    signal ap_condition_2028 : BOOLEAN;
    signal ap_condition_2032 : BOOLEAN;
    signal ap_condition_2036 : BOOLEAN;
    signal ap_condition_2039 : BOOLEAN;
    signal ap_condition_2042 : BOOLEAN;
    signal ap_condition_2046 : BOOLEAN;
    signal ap_condition_2050 : BOOLEAN;
    signal ap_condition_1178 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component Filter2DKernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Filter2DKernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage31_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_pixel_11_reg_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1830)) then 
                    ap_phi_reg_pp0_iter0_pixel_11_reg_396 <= ap_phi_reg_pp0_iter0_pixel_9_reg_385;
                elsif ((ap_const_boolean_1 = ap_condition_1826)) then 
                    ap_phi_reg_pp0_iter0_pixel_11_reg_396 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_13_reg_407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1838)) then 
                    ap_phi_reg_pp0_iter0_pixel_13_reg_407 <= ap_phi_reg_pp0_iter0_pixel_11_reg_396;
                elsif ((ap_const_boolean_1 = ap_condition_1834)) then 
                    ap_phi_reg_pp0_iter0_pixel_13_reg_407 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_15_reg_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1846)) then 
                    ap_phi_reg_pp0_iter0_pixel_15_reg_418 <= ap_phi_reg_pp0_iter0_pixel_13_reg_407;
                elsif ((ap_const_boolean_1 = ap_condition_1842)) then 
                    ap_phi_reg_pp0_iter0_pixel_15_reg_418 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_17_reg_429_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1854)) then 
                    ap_phi_reg_pp0_iter0_pixel_17_reg_429 <= ap_phi_reg_pp0_iter0_pixel_15_reg_418;
                elsif ((ap_const_boolean_1 = ap_condition_1850)) then 
                    ap_phi_reg_pp0_iter0_pixel_17_reg_429 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_19_reg_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1862)) then 
                    ap_phi_reg_pp0_iter0_pixel_19_reg_440 <= ap_phi_reg_pp0_iter0_pixel_17_reg_429;
                elsif ((ap_const_boolean_1 = ap_condition_1858)) then 
                    ap_phi_reg_pp0_iter0_pixel_19_reg_440 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_21_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1870)) then 
                    ap_phi_reg_pp0_iter0_pixel_21_reg_451 <= ap_phi_reg_pp0_iter0_pixel_19_reg_440;
                elsif ((ap_const_boolean_1 = ap_condition_1866)) then 
                    ap_phi_reg_pp0_iter0_pixel_21_reg_451 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_23_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1878)) then 
                    ap_phi_reg_pp0_iter0_pixel_23_reg_462 <= ap_phi_reg_pp0_iter0_pixel_21_reg_451;
                elsif ((ap_const_boolean_1 = ap_condition_1874)) then 
                    ap_phi_reg_pp0_iter0_pixel_23_reg_462 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_25_reg_473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1886)) then 
                    ap_phi_reg_pp0_iter0_pixel_25_reg_473 <= ap_phi_reg_pp0_iter0_pixel_23_reg_462;
                elsif ((ap_const_boolean_1 = ap_condition_1882)) then 
                    ap_phi_reg_pp0_iter0_pixel_25_reg_473 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_27_reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1894)) then 
                    ap_phi_reg_pp0_iter0_pixel_27_reg_484 <= ap_phi_reg_pp0_iter0_pixel_25_reg_473;
                elsif ((ap_const_boolean_1 = ap_condition_1890)) then 
                    ap_phi_reg_pp0_iter0_pixel_27_reg_484 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_29_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1902)) then 
                    ap_phi_reg_pp0_iter0_pixel_29_reg_495 <= ap_phi_reg_pp0_iter0_pixel_27_reg_484;
                elsif ((ap_const_boolean_1 = ap_condition_1898)) then 
                    ap_phi_reg_pp0_iter0_pixel_29_reg_495 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_31_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1910)) then 
                    ap_phi_reg_pp0_iter0_pixel_31_reg_506 <= ap_phi_reg_pp0_iter0_pixel_29_reg_495;
                elsif ((ap_const_boolean_1 = ap_condition_1906)) then 
                    ap_phi_reg_pp0_iter0_pixel_31_reg_506 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_33_reg_517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1918)) then 
                    ap_phi_reg_pp0_iter0_pixel_33_reg_517 <= ap_phi_reg_pp0_iter0_pixel_31_reg_506;
                elsif ((ap_const_boolean_1 = ap_condition_1914)) then 
                    ap_phi_reg_pp0_iter0_pixel_33_reg_517 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_35_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1926)) then 
                    ap_phi_reg_pp0_iter0_pixel_35_reg_528 <= ap_phi_reg_pp0_iter0_pixel_33_reg_517;
                elsif ((ap_const_boolean_1 = ap_condition_1922)) then 
                    ap_phi_reg_pp0_iter0_pixel_35_reg_528 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_37_reg_539_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1934)) then 
                    ap_phi_reg_pp0_iter0_pixel_37_reg_539 <= ap_phi_reg_pp0_iter0_pixel_35_reg_528;
                elsif ((ap_const_boolean_1 = ap_condition_1930)) then 
                    ap_phi_reg_pp0_iter0_pixel_37_reg_539 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_39_reg_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1942)) then 
                    ap_phi_reg_pp0_iter0_pixel_39_reg_550 <= ap_phi_reg_pp0_iter0_pixel_37_reg_539;
                elsif ((ap_const_boolean_1 = ap_condition_1938)) then 
                    ap_phi_reg_pp0_iter0_pixel_39_reg_550 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_3_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1948)) then 
                    ap_phi_reg_pp0_iter0_pixel_3_reg_353 <= pixel_1_fu_120;
                elsif ((ap_const_boolean_1 = ap_condition_1945)) then 
                    ap_phi_reg_pp0_iter0_pixel_3_reg_353 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_41_reg_561_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1956)) then 
                    ap_phi_reg_pp0_iter0_pixel_41_reg_561 <= ap_phi_reg_pp0_iter0_pixel_39_reg_550;
                elsif ((ap_const_boolean_1 = ap_condition_1952)) then 
                    ap_phi_reg_pp0_iter0_pixel_41_reg_561 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_43_reg_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1964)) then 
                    ap_phi_reg_pp0_iter0_pixel_43_reg_572 <= ap_phi_reg_pp0_iter0_pixel_41_reg_561;
                elsif ((ap_const_boolean_1 = ap_condition_1960)) then 
                    ap_phi_reg_pp0_iter0_pixel_43_reg_572 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_45_reg_583_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1972)) then 
                    ap_phi_reg_pp0_iter0_pixel_45_reg_583 <= ap_phi_reg_pp0_iter0_pixel_43_reg_572;
                elsif ((ap_const_boolean_1 = ap_condition_1968)) then 
                    ap_phi_reg_pp0_iter0_pixel_45_reg_583 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_47_reg_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1980)) then 
                    ap_phi_reg_pp0_iter0_pixel_47_reg_594 <= ap_phi_reg_pp0_iter0_pixel_45_reg_583;
                elsif ((ap_const_boolean_1 = ap_condition_1976)) then 
                    ap_phi_reg_pp0_iter0_pixel_47_reg_594 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_49_reg_605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1988)) then 
                    ap_phi_reg_pp0_iter0_pixel_49_reg_605 <= ap_phi_reg_pp0_iter0_pixel_47_reg_594;
                elsif ((ap_const_boolean_1 = ap_condition_1984)) then 
                    ap_phi_reg_pp0_iter0_pixel_49_reg_605 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_51_reg_616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1996)) then 
                    ap_phi_reg_pp0_iter0_pixel_51_reg_616 <= ap_phi_reg_pp0_iter0_pixel_49_reg_605;
                elsif ((ap_const_boolean_1 = ap_condition_1992)) then 
                    ap_phi_reg_pp0_iter0_pixel_51_reg_616 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_53_reg_627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2004)) then 
                    ap_phi_reg_pp0_iter0_pixel_53_reg_627 <= ap_phi_reg_pp0_iter0_pixel_51_reg_616;
                elsif ((ap_const_boolean_1 = ap_condition_2000)) then 
                    ap_phi_reg_pp0_iter0_pixel_53_reg_627 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_55_reg_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2012)) then 
                    ap_phi_reg_pp0_iter0_pixel_55_reg_638 <= ap_phi_reg_pp0_iter0_pixel_53_reg_627;
                elsif ((ap_const_boolean_1 = ap_condition_2008)) then 
                    ap_phi_reg_pp0_iter0_pixel_55_reg_638 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_57_reg_649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2020)) then 
                    ap_phi_reg_pp0_iter0_pixel_57_reg_649 <= ap_phi_reg_pp0_iter0_pixel_55_reg_638;
                elsif ((ap_const_boolean_1 = ap_condition_2016)) then 
                    ap_phi_reg_pp0_iter0_pixel_57_reg_649 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_59_reg_660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2028)) then 
                    ap_phi_reg_pp0_iter0_pixel_59_reg_660 <= ap_phi_reg_pp0_iter0_pixel_57_reg_649;
                elsif ((ap_const_boolean_1 = ap_condition_2024)) then 
                    ap_phi_reg_pp0_iter0_pixel_59_reg_660 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_5_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2036)) then 
                    ap_phi_reg_pp0_iter0_pixel_5_reg_363 <= ap_phi_reg_pp0_iter0_pixel_3_reg_353;
                elsif ((ap_const_boolean_1 = ap_condition_2032)) then 
                    ap_phi_reg_pp0_iter0_pixel_5_reg_363 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_7_reg_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2042)) then 
                    ap_phi_reg_pp0_iter0_pixel_7_reg_374 <= ap_phi_reg_pp0_iter0_pixel_5_reg_363;
                elsif ((ap_const_boolean_1 = ap_condition_2039)) then 
                    ap_phi_reg_pp0_iter0_pixel_7_reg_374 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pixel_9_reg_385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2050)) then 
                    ap_phi_reg_pp0_iter0_pixel_9_reg_385 <= ap_phi_reg_pp0_iter0_pixel_7_reg_374;
                elsif ((ap_const_boolean_1 = ap_condition_2046)) then 
                    ap_phi_reg_pp0_iter0_pixel_9_reg_385 <= dst_pixels_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pixel_61_reg_671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1178)) then
                if (((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_29_reg_1340 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pixel_61_reg_671 <= ap_phi_reg_pp0_iter0_pixel_59_reg_660;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pixel_61_reg_671 <= ap_phi_reg_pp0_iter0_pixel_61_reg_671;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pixel_63_reg_682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln96_30_reg_1344 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_pixel_63_reg_682 <= ap_phi_reg_pp0_iter1_pixel_61_reg_671;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (or_ln96_30_reg_1344 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter1_pixel_63_reg_682 <= dst_pixels_dout;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
                ap_phi_reg_pp0_iter1_pixel_63_reg_682 <= ap_phi_reg_pp0_iter0_pixel_63_reg_682;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pixel_65_reg_692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_31_reg_1348 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_pixel_65_reg_692 <= dst_pixels_dout;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
                ap_phi_reg_pp0_iter1_pixel_65_reg_692 <= ap_phi_reg_pp0_iter0_pixel_65_reg_692;
            end if; 
        end if;
    end process;

    pixel_1_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                pixel_1_fu_120 <= pixel;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                pixel_1_fu_120 <= ap_phi_mux_pixel_65_phi_fu_695_p4;
            end if; 
        end if;
    end process;

    x_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                x_fu_116 <= ap_const_lv12_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                x_fu_116 <= add_ln91_fu_791_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_29_reg_1340 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then
                ap_phi_reg_pp0_iter0_pixel_61_reg_671 <= dst_pixels_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln91_fu_762_p2 = ap_const_lv1_0))) then
                cmp16_i_reg_1184 <= cmp16_i_fu_772_p2;
                or_ln96_reg_1219 <= or_ln96_fu_778_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln91_reg_1180 <= icmp_ln91_fu_762_p2;
                icmp_ln91_reg_1180_pp0_iter1_reg <= icmp_ln91_reg_1180;
                x_1_reg_1174 <= ap_sig_allocacmp_x_1;
                x_1_reg_1174_pp0_iter1_reg <= x_1_reg_1174;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                or_ln96_10_reg_1264 <= or_ln96_10_fu_833_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                or_ln96_11_reg_1268 <= or_ln96_11_fu_837_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                or_ln96_12_reg_1272 <= or_ln96_12_fu_841_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                or_ln96_13_reg_1276 <= or_ln96_13_fu_845_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                or_ln96_14_reg_1280 <= or_ln96_14_fu_849_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                or_ln96_15_reg_1284 <= or_ln96_15_fu_853_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                or_ln96_16_reg_1288 <= or_ln96_16_fu_857_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                or_ln96_17_reg_1292 <= or_ln96_17_fu_861_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                or_ln96_18_reg_1296 <= or_ln96_18_fu_865_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                or_ln96_19_reg_1300 <= or_ln96_19_fu_869_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_ln96_1_reg_1223 <= or_ln96_1_fu_784_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                or_ln96_20_reg_1304 <= or_ln96_20_fu_873_p2;
                or_ln96_21_reg_1308 <= or_ln96_21_fu_877_p2;
                or_ln96_22_reg_1312 <= or_ln96_22_fu_881_p2;
                or_ln96_23_reg_1316 <= or_ln96_23_fu_885_p2;
                or_ln96_24_reg_1320 <= or_ln96_24_fu_889_p2;
                or_ln96_25_reg_1324 <= or_ln96_25_fu_893_p2;
                or_ln96_26_reg_1328 <= or_ln96_26_fu_897_p2;
                or_ln96_27_reg_1332 <= or_ln96_27_fu_901_p2;
                or_ln96_28_reg_1336 <= or_ln96_28_fu_905_p2;
                or_ln96_29_reg_1340 <= or_ln96_29_fu_909_p2;
                or_ln96_30_reg_1344 <= or_ln96_30_fu_913_p2;
                or_ln96_31_reg_1348 <= or_ln96_31_fu_917_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln96_2_reg_1232 <= or_ln96_2_fu_796_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                or_ln96_3_reg_1236 <= or_ln96_3_fu_805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                or_ln96_4_reg_1240 <= or_ln96_4_fu_809_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                or_ln96_5_reg_1244 <= or_ln96_5_fu_813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                or_ln96_6_reg_1248 <= or_ln96_6_fu_817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                or_ln96_7_reg_1252 <= or_ln96_7_fu_821_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                or_ln96_8_reg_1256 <= or_ln96_8_fu_825_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                or_ln96_9_reg_1260 <= or_ln96_9_fu_829_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                pixel_11_reg_396 <= ap_phi_reg_pp0_iter0_pixel_11_reg_396;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                pixel_13_reg_407 <= ap_phi_reg_pp0_iter0_pixel_13_reg_407;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                pixel_15_reg_418 <= ap_phi_reg_pp0_iter0_pixel_15_reg_418;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                pixel_17_reg_429 <= ap_phi_reg_pp0_iter0_pixel_17_reg_429;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                pixel_19_reg_440 <= ap_phi_reg_pp0_iter0_pixel_19_reg_440;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                pixel_21_reg_451 <= ap_phi_reg_pp0_iter0_pixel_21_reg_451;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                pixel_23_reg_462 <= ap_phi_reg_pp0_iter0_pixel_23_reg_462;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                pixel_25_reg_473 <= ap_phi_reg_pp0_iter0_pixel_25_reg_473;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                pixel_27_reg_484 <= ap_phi_reg_pp0_iter0_pixel_27_reg_484;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                pixel_29_reg_495 <= ap_phi_reg_pp0_iter0_pixel_29_reg_495;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                pixel_31_reg_506 <= ap_phi_reg_pp0_iter0_pixel_31_reg_506;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                pixel_33_reg_517 <= ap_phi_reg_pp0_iter0_pixel_33_reg_517;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                pixel_35_reg_528 <= ap_phi_reg_pp0_iter0_pixel_35_reg_528;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                pixel_37_reg_539 <= ap_phi_reg_pp0_iter0_pixel_37_reg_539;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                pixel_39_reg_550 <= ap_phi_reg_pp0_iter0_pixel_39_reg_550;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                pixel_3_reg_353 <= ap_phi_reg_pp0_iter0_pixel_3_reg_353;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then
                pixel_41_reg_561 <= ap_phi_reg_pp0_iter0_pixel_41_reg_561;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then
                pixel_43_reg_572 <= ap_phi_reg_pp0_iter0_pixel_43_reg_572;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then
                pixel_45_reg_583 <= ap_phi_reg_pp0_iter0_pixel_45_reg_583;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then
                pixel_47_reg_594 <= ap_phi_reg_pp0_iter0_pixel_47_reg_594;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then
                pixel_49_reg_605 <= ap_phi_reg_pp0_iter0_pixel_49_reg_605;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then
                pixel_51_reg_616 <= ap_phi_reg_pp0_iter0_pixel_51_reg_616;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then
                pixel_53_reg_627 <= ap_phi_reg_pp0_iter0_pixel_53_reg_627;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then
                pixel_55_reg_638 <= ap_phi_reg_pp0_iter0_pixel_55_reg_638;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then
                pixel_57_reg_649 <= ap_phi_reg_pp0_iter0_pixel_57_reg_649;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then
                pixel_59_reg_660 <= ap_phi_reg_pp0_iter0_pixel_59_reg_660;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                pixel_5_reg_363 <= ap_phi_reg_pp0_iter0_pixel_5_reg_363;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                pixel_61_reg_671 <= ap_phi_reg_pp0_iter1_pixel_61_reg_671;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                pixel_7_reg_374 <= ap_phi_reg_pp0_iter0_pixel_7_reg_374;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                pixel_9_reg_385 <= ap_phi_reg_pp0_iter0_pixel_9_reg_385;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter0_stage2, ap_block_pp0_stage31_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage30_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when ap_ST_fsm_pp0_stage30 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage30_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                end if;
            when ap_ST_fsm_pp0_stage31 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage31_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln91_fu_791_p2 <= std_logic_vector(unsigned(x_1_reg_1174) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage30 <= ap_CS_fsm(30);
    ap_CS_fsm_pp0_stage31 <= ap_CS_fsm(31);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, dst_pixels_empty_n, ap_predicate_op243_read_state33)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_predicate_op243_read_state33 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, dst_pixels_empty_n, ap_predicate_op243_read_state33)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_predicate_op243_read_state33 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op133_read_state11)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_predicate_op133_read_state11 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op133_read_state11)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_predicate_op133_read_state11 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op138_read_state12)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_predicate_op138_read_state12 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op138_read_state12)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_predicate_op138_read_state12 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op143_read_state13)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_predicate_op143_read_state13 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op143_read_state13)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_predicate_op143_read_state13 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op148_read_state14)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_predicate_op148_read_state14 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op148_read_state14)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_predicate_op148_read_state14 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op153_read_state15)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_predicate_op153_read_state15 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op153_read_state15)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_predicate_op153_read_state15 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op158_read_state16)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_predicate_op158_read_state16 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op158_read_state16)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_predicate_op158_read_state16 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op163_read_state17)
    begin
                ap_block_pp0_stage16_11001 <= ((ap_predicate_op163_read_state17 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage16_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op163_read_state17)
    begin
                ap_block_pp0_stage16_subdone <= ((ap_predicate_op163_read_state17 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op168_read_state18)
    begin
                ap_block_pp0_stage17_11001 <= ((ap_predicate_op168_read_state18 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage17_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op168_read_state18)
    begin
                ap_block_pp0_stage17_subdone <= ((ap_predicate_op168_read_state18 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op173_read_state19)
    begin
                ap_block_pp0_stage18_11001 <= ((ap_predicate_op173_read_state19 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage18_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op173_read_state19)
    begin
                ap_block_pp0_stage18_subdone <= ((ap_predicate_op173_read_state19 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op178_read_state20)
    begin
                ap_block_pp0_stage19_11001 <= ((ap_predicate_op178_read_state20 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage19_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op178_read_state20)
    begin
                ap_block_pp0_stage19_subdone <= ((ap_predicate_op178_read_state20 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op85_read_state2)
    begin
                ap_block_pp0_stage1_11001 <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_predicate_op85_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op85_read_state2)
    begin
                ap_block_pp0_stage1_subdone <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_predicate_op85_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op183_read_state21)
    begin
                ap_block_pp0_stage20_11001 <= ((ap_predicate_op183_read_state21 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage20_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op183_read_state21)
    begin
                ap_block_pp0_stage20_subdone <= ((ap_predicate_op183_read_state21 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op199_read_state22)
    begin
                ap_block_pp0_stage21_11001 <= ((ap_predicate_op199_read_state22 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage21_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op199_read_state22)
    begin
                ap_block_pp0_stage21_subdone <= ((ap_predicate_op199_read_state22 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op203_read_state23)
    begin
                ap_block_pp0_stage22_11001 <= ((ap_predicate_op203_read_state23 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage22_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op203_read_state23)
    begin
                ap_block_pp0_stage22_subdone <= ((ap_predicate_op203_read_state23 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op207_read_state24)
    begin
                ap_block_pp0_stage23_11001 <= ((ap_predicate_op207_read_state24 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage23_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op207_read_state24)
    begin
                ap_block_pp0_stage23_subdone <= ((ap_predicate_op207_read_state24 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op211_read_state25)
    begin
                ap_block_pp0_stage24_11001 <= ((ap_predicate_op211_read_state25 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage24_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op211_read_state25)
    begin
                ap_block_pp0_stage24_subdone <= ((ap_predicate_op211_read_state25 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op215_read_state26)
    begin
                ap_block_pp0_stage25_11001 <= ((ap_predicate_op215_read_state26 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage25_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op215_read_state26)
    begin
                ap_block_pp0_stage25_subdone <= ((ap_predicate_op215_read_state26 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op219_read_state27)
    begin
                ap_block_pp0_stage26_11001 <= ((ap_predicate_op219_read_state27 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage26_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op219_read_state27)
    begin
                ap_block_pp0_stage26_subdone <= ((ap_predicate_op219_read_state27 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage27_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op223_read_state28)
    begin
                ap_block_pp0_stage27_11001 <= ((ap_predicate_op223_read_state28 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage27_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op223_read_state28)
    begin
                ap_block_pp0_stage27_subdone <= ((ap_predicate_op223_read_state28 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage28_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op227_read_state29)
    begin
                ap_block_pp0_stage28_11001 <= ((ap_predicate_op227_read_state29 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage28_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op227_read_state29)
    begin
                ap_block_pp0_stage28_subdone <= ((ap_predicate_op227_read_state29 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage29_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op231_read_state30)
    begin
                ap_block_pp0_stage29_11001 <= ((ap_predicate_op231_read_state30 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage29_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op231_read_state30)
    begin
                ap_block_pp0_stage29_subdone <= ((ap_predicate_op231_read_state30 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op92_read_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_predicate_op92_read_state3 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op92_read_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_predicate_op92_read_state3 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage30_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op235_read_state31)
    begin
                ap_block_pp0_stage30_11001 <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op235_read_state31 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage30_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op235_read_state31)
    begin
                ap_block_pp0_stage30_subdone <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op235_read_state31 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage31 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage31_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op239_read_state32)
    begin
                ap_block_pp0_stage31_11001 <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op239_read_state32 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage31_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op239_read_state32)
    begin
                ap_block_pp0_stage31_subdone <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op239_read_state32 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op98_read_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_predicate_op98_read_state4 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op98_read_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_predicate_op98_read_state4 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op103_read_state5)
    begin
                ap_block_pp0_stage4_11001 <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_predicate_op103_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op103_read_state5)
    begin
                ap_block_pp0_stage4_subdone <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_predicate_op103_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op108_read_state6)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_predicate_op108_read_state6 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op108_read_state6)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_predicate_op108_read_state6 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op113_read_state7)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_predicate_op113_read_state7 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op113_read_state7)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_predicate_op113_read_state7 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op118_read_state8)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_predicate_op118_read_state8 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op118_read_state8)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_predicate_op118_read_state8 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op123_read_state9)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_predicate_op123_read_state9 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op123_read_state9)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_predicate_op123_read_state9 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op128_read_state10)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_predicate_op128_read_state10 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, dst_pixels_empty_n, ap_predicate_op128_read_state10)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_predicate_op128_read_state10 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op128_read_state10)
    begin
                ap_block_state10_pp0_stage9_iter0 <= ((ap_predicate_op128_read_state10 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op133_read_state11)
    begin
                ap_block_state11_pp0_stage10_iter0 <= ((ap_predicate_op133_read_state11 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op138_read_state12)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((ap_predicate_op138_read_state12 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op143_read_state13)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((ap_predicate_op143_read_state13 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op148_read_state14)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((ap_predicate_op148_read_state14 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op153_read_state15)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((ap_predicate_op153_read_state15 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op158_read_state16)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((ap_predicate_op158_read_state16 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state17_pp0_stage16_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op163_read_state17)
    begin
                ap_block_state17_pp0_stage16_iter0 <= ((ap_predicate_op163_read_state17 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state18_pp0_stage17_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op168_read_state18)
    begin
                ap_block_state18_pp0_stage17_iter0 <= ((ap_predicate_op168_read_state18 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state19_pp0_stage18_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op173_read_state19)
    begin
                ap_block_state19_pp0_stage18_iter0 <= ((ap_predicate_op173_read_state19 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage19_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op178_read_state20)
    begin
                ap_block_state20_pp0_stage19_iter0 <= ((ap_predicate_op178_read_state20 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state21_pp0_stage20_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op183_read_state21)
    begin
                ap_block_state21_pp0_stage20_iter0 <= ((ap_predicate_op183_read_state21 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state22_pp0_stage21_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op199_read_state22)
    begin
                ap_block_state22_pp0_stage21_iter0 <= ((ap_predicate_op199_read_state22 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state23_pp0_stage22_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op203_read_state23)
    begin
                ap_block_state23_pp0_stage22_iter0 <= ((ap_predicate_op203_read_state23 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state24_pp0_stage23_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op207_read_state24)
    begin
                ap_block_state24_pp0_stage23_iter0 <= ((ap_predicate_op207_read_state24 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state25_pp0_stage24_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op211_read_state25)
    begin
                ap_block_state25_pp0_stage24_iter0 <= ((ap_predicate_op211_read_state25 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state26_pp0_stage25_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op215_read_state26)
    begin
                ap_block_state26_pp0_stage25_iter0 <= ((ap_predicate_op215_read_state26 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state27_pp0_stage26_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op219_read_state27)
    begin
                ap_block_state27_pp0_stage26_iter0 <= ((ap_predicate_op219_read_state27 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state28_pp0_stage27_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op223_read_state28)
    begin
                ap_block_state28_pp0_stage27_iter0 <= ((ap_predicate_op223_read_state28 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state29_pp0_stage28_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op227_read_state29)
    begin
                ap_block_state29_pp0_stage28_iter0 <= ((ap_predicate_op227_read_state29 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op85_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_predicate_op85_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state30_pp0_stage29_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op231_read_state30)
    begin
                ap_block_state30_pp0_stage29_iter0 <= ((ap_predicate_op231_read_state30 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state31_pp0_stage30_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op235_read_state31)
    begin
                ap_block_state31_pp0_stage30_iter0 <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_predicate_op235_read_state31 = ap_const_boolean_1));
    end process;


    ap_block_state32_pp0_stage31_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op239_read_state32)
    begin
                ap_block_state32_pp0_stage31_iter0 <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_predicate_op239_read_state32 = ap_const_boolean_1));
    end process;


    ap_block_state33_pp0_stage0_iter1_assign_proc : process(dst_pixels_empty_n, ap_predicate_op243_read_state33)
    begin
                ap_block_state33_pp0_stage0_iter1 <= ((ap_predicate_op243_read_state33 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;

        ap_block_state34_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage2_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op92_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((ap_predicate_op92_read_state3 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op98_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((ap_predicate_op98_read_state4 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op103_read_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= ((dst_pixels_empty_n = ap_const_logic_0) and (ap_predicate_op103_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op108_read_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((ap_predicate_op108_read_state6 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op113_read_state7)
    begin
                ap_block_state7_pp0_stage6_iter0 <= ((ap_predicate_op113_read_state7 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op118_read_state8)
    begin
                ap_block_state8_pp0_stage7_iter0 <= ((ap_predicate_op118_read_state8 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_block_state9_pp0_stage8_iter0_assign_proc : process(dst_pixels_empty_n, ap_predicate_op123_read_state9)
    begin
                ap_block_state9_pp0_stage8_iter0 <= ((ap_predicate_op123_read_state9 = ap_const_boolean_1) and (dst_pixels_empty_n = ap_const_logic_0));
    end process;


    ap_condition_1178_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001)
    begin
                ap_condition_1178 <= ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31));
    end process;


    ap_condition_1826_assign_proc : process(ap_CS_fsm_pp0_stage5, or_ln96_4_reg_1240, ap_block_pp0_stage5_11001)
    begin
                ap_condition_1826 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (or_ln96_4_reg_1240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_1830_assign_proc : process(or_ln96_4_reg_1240, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_1830 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (or_ln96_4_reg_1240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_1834_assign_proc : process(ap_CS_fsm_pp0_stage6, or_ln96_5_reg_1244, ap_block_pp0_stage6_11001)
    begin
                ap_condition_1834 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (or_ln96_5_reg_1244 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_1838_assign_proc : process(or_ln96_5_reg_1244, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_1838 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (or_ln96_5_reg_1244 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_1842_assign_proc : process(ap_CS_fsm_pp0_stage7, or_ln96_6_reg_1248, ap_block_pp0_stage7_11001)
    begin
                ap_condition_1842 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (or_ln96_6_reg_1248 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_1846_assign_proc : process(or_ln96_6_reg_1248, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
                ap_condition_1846 <= ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (or_ln96_6_reg_1248 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8));
    end process;


    ap_condition_1850_assign_proc : process(ap_CS_fsm_pp0_stage8, or_ln96_7_reg_1252, ap_block_pp0_stage8_11001)
    begin
                ap_condition_1850 <= ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (or_ln96_7_reg_1252 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8));
    end process;


    ap_condition_1854_assign_proc : process(or_ln96_7_reg_1252, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
                ap_condition_1854 <= ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (or_ln96_7_reg_1252 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9));
    end process;


    ap_condition_1858_assign_proc : process(ap_CS_fsm_pp0_stage9, or_ln96_8_reg_1256, ap_block_pp0_stage9_11001)
    begin
                ap_condition_1858 <= ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (or_ln96_8_reg_1256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9));
    end process;


    ap_condition_1862_assign_proc : process(or_ln96_8_reg_1256, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
                ap_condition_1862 <= ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (or_ln96_8_reg_1256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10));
    end process;


    ap_condition_1866_assign_proc : process(ap_CS_fsm_pp0_stage10, or_ln96_9_reg_1260, ap_block_pp0_stage10_11001)
    begin
                ap_condition_1866 <= ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (or_ln96_9_reg_1260 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10));
    end process;


    ap_condition_1870_assign_proc : process(or_ln96_9_reg_1260, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001)
    begin
                ap_condition_1870 <= ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (or_ln96_9_reg_1260 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11));
    end process;


    ap_condition_1874_assign_proc : process(ap_CS_fsm_pp0_stage11, or_ln96_10_reg_1264, ap_block_pp0_stage11_11001)
    begin
                ap_condition_1874 <= ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (or_ln96_10_reg_1264 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11));
    end process;


    ap_condition_1878_assign_proc : process(or_ln96_10_reg_1264, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
                ap_condition_1878 <= ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (or_ln96_10_reg_1264 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12));
    end process;


    ap_condition_1882_assign_proc : process(ap_CS_fsm_pp0_stage12, or_ln96_11_reg_1268, ap_block_pp0_stage12_11001)
    begin
                ap_condition_1882 <= ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (or_ln96_11_reg_1268 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12));
    end process;


    ap_condition_1886_assign_proc : process(or_ln96_11_reg_1268, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001)
    begin
                ap_condition_1886 <= ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (or_ln96_11_reg_1268 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13));
    end process;


    ap_condition_1890_assign_proc : process(ap_CS_fsm_pp0_stage13, or_ln96_12_reg_1272, ap_block_pp0_stage13_11001)
    begin
                ap_condition_1890 <= ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (or_ln96_12_reg_1272 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13));
    end process;


    ap_condition_1894_assign_proc : process(or_ln96_12_reg_1272, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
                ap_condition_1894 <= ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (or_ln96_12_reg_1272 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14));
    end process;


    ap_condition_1898_assign_proc : process(ap_CS_fsm_pp0_stage14, or_ln96_13_reg_1276, ap_block_pp0_stage14_11001)
    begin
                ap_condition_1898 <= ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (or_ln96_13_reg_1276 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14));
    end process;


    ap_condition_1902_assign_proc : process(or_ln96_13_reg_1276, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
                ap_condition_1902 <= ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (or_ln96_13_reg_1276 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15));
    end process;


    ap_condition_1906_assign_proc : process(ap_CS_fsm_pp0_stage15, or_ln96_14_reg_1280, ap_block_pp0_stage15_11001)
    begin
                ap_condition_1906 <= ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (or_ln96_14_reg_1280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15));
    end process;


    ap_condition_1910_assign_proc : process(or_ln96_14_reg_1280, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
                ap_condition_1910 <= ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (or_ln96_14_reg_1280 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16));
    end process;


    ap_condition_1914_assign_proc : process(ap_CS_fsm_pp0_stage16, or_ln96_15_reg_1284, ap_block_pp0_stage16_11001)
    begin
                ap_condition_1914 <= ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (or_ln96_15_reg_1284 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16));
    end process;


    ap_condition_1918_assign_proc : process(or_ln96_15_reg_1284, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
                ap_condition_1918 <= ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (or_ln96_15_reg_1284 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17));
    end process;


    ap_condition_1922_assign_proc : process(ap_CS_fsm_pp0_stage17, or_ln96_16_reg_1288, ap_block_pp0_stage17_11001)
    begin
                ap_condition_1922 <= ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (or_ln96_16_reg_1288 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17));
    end process;


    ap_condition_1926_assign_proc : process(or_ln96_16_reg_1288, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
                ap_condition_1926 <= ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (or_ln96_16_reg_1288 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18));
    end process;


    ap_condition_1930_assign_proc : process(ap_CS_fsm_pp0_stage18, or_ln96_17_reg_1292, ap_block_pp0_stage18_11001)
    begin
                ap_condition_1930 <= ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (or_ln96_17_reg_1292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18));
    end process;


    ap_condition_1934_assign_proc : process(or_ln96_17_reg_1292, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
                ap_condition_1934 <= ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (or_ln96_17_reg_1292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19));
    end process;


    ap_condition_1938_assign_proc : process(ap_CS_fsm_pp0_stage19, or_ln96_18_reg_1296, ap_block_pp0_stage19_11001)
    begin
                ap_condition_1938 <= ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (or_ln96_18_reg_1296 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19));
    end process;


    ap_condition_1942_assign_proc : process(or_ln96_18_reg_1296, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
                ap_condition_1942 <= ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (or_ln96_18_reg_1296 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20));
    end process;


    ap_condition_1945_assign_proc : process(ap_CS_fsm_pp0_stage1, or_ln96_reg_1219, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1945 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_ln96_reg_1219 = ap_const_lv1_1));
    end process;


    ap_condition_1948_assign_proc : process(ap_CS_fsm_pp0_stage2, or_ln96_reg_1219, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1948 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (or_ln96_reg_1219 = ap_const_lv1_0));
    end process;


    ap_condition_1952_assign_proc : process(ap_CS_fsm_pp0_stage20, or_ln96_19_reg_1300, ap_block_pp0_stage20_11001)
    begin
                ap_condition_1952 <= ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (or_ln96_19_reg_1300 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20));
    end process;


    ap_condition_1956_assign_proc : process(or_ln96_19_reg_1300, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001)
    begin
                ap_condition_1956 <= ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (or_ln96_19_reg_1300 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21));
    end process;


    ap_condition_1960_assign_proc : process(ap_CS_fsm_pp0_stage21, or_ln96_20_reg_1304, ap_block_pp0_stage21_11001)
    begin
                ap_condition_1960 <= ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (or_ln96_20_reg_1304 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21));
    end process;


    ap_condition_1964_assign_proc : process(or_ln96_20_reg_1304, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001)
    begin
                ap_condition_1964 <= ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (or_ln96_20_reg_1304 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22));
    end process;


    ap_condition_1968_assign_proc : process(ap_CS_fsm_pp0_stage22, or_ln96_21_reg_1308, ap_block_pp0_stage22_11001)
    begin
                ap_condition_1968 <= ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (or_ln96_21_reg_1308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22));
    end process;


    ap_condition_1972_assign_proc : process(or_ln96_21_reg_1308, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001)
    begin
                ap_condition_1972 <= ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (or_ln96_21_reg_1308 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23));
    end process;


    ap_condition_1976_assign_proc : process(ap_CS_fsm_pp0_stage23, or_ln96_22_reg_1312, ap_block_pp0_stage23_11001)
    begin
                ap_condition_1976 <= ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (or_ln96_22_reg_1312 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23));
    end process;


    ap_condition_1980_assign_proc : process(or_ln96_22_reg_1312, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001)
    begin
                ap_condition_1980 <= ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (or_ln96_22_reg_1312 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24));
    end process;


    ap_condition_1984_assign_proc : process(ap_CS_fsm_pp0_stage24, or_ln96_23_reg_1316, ap_block_pp0_stage24_11001)
    begin
                ap_condition_1984 <= ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (or_ln96_23_reg_1316 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24));
    end process;


    ap_condition_1988_assign_proc : process(or_ln96_23_reg_1316, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001)
    begin
                ap_condition_1988 <= ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (or_ln96_23_reg_1316 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25));
    end process;


    ap_condition_1992_assign_proc : process(ap_CS_fsm_pp0_stage25, or_ln96_24_reg_1320, ap_block_pp0_stage25_11001)
    begin
                ap_condition_1992 <= ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (or_ln96_24_reg_1320 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25));
    end process;


    ap_condition_1996_assign_proc : process(or_ln96_24_reg_1320, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001)
    begin
                ap_condition_1996 <= ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (or_ln96_24_reg_1320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26));
    end process;


    ap_condition_2000_assign_proc : process(ap_CS_fsm_pp0_stage26, or_ln96_25_reg_1324, ap_block_pp0_stage26_11001)
    begin
                ap_condition_2000 <= ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (or_ln96_25_reg_1324 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26));
    end process;


    ap_condition_2004_assign_proc : process(or_ln96_25_reg_1324, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001)
    begin
                ap_condition_2004 <= ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (or_ln96_25_reg_1324 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27));
    end process;


    ap_condition_2008_assign_proc : process(ap_CS_fsm_pp0_stage27, or_ln96_26_reg_1328, ap_block_pp0_stage27_11001)
    begin
                ap_condition_2008 <= ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (or_ln96_26_reg_1328 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27));
    end process;


    ap_condition_2012_assign_proc : process(or_ln96_26_reg_1328, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001)
    begin
                ap_condition_2012 <= ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (or_ln96_26_reg_1328 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28));
    end process;


    ap_condition_2016_assign_proc : process(ap_CS_fsm_pp0_stage28, or_ln96_27_reg_1332, ap_block_pp0_stage28_11001)
    begin
                ap_condition_2016 <= ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (or_ln96_27_reg_1332 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28));
    end process;


    ap_condition_2020_assign_proc : process(or_ln96_27_reg_1332, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001)
    begin
                ap_condition_2020 <= ((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (or_ln96_27_reg_1332 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29));
    end process;


    ap_condition_2024_assign_proc : process(ap_CS_fsm_pp0_stage29, or_ln96_28_reg_1336, ap_block_pp0_stage29_11001)
    begin
                ap_condition_2024 <= ((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (or_ln96_28_reg_1336 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29));
    end process;


    ap_condition_2028_assign_proc : process(or_ln96_28_reg_1336, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001)
    begin
                ap_condition_2028 <= ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (or_ln96_28_reg_1336 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30));
    end process;


    ap_condition_2032_assign_proc : process(ap_CS_fsm_pp0_stage2, or_ln96_1_reg_1223, ap_block_pp0_stage2_11001)
    begin
                ap_condition_2032 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (or_ln96_1_reg_1223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_2036_assign_proc : process(or_ln96_1_reg_1223, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_2036 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_ln96_1_reg_1223 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_2039_assign_proc : process(ap_CS_fsm_pp0_stage3, or_ln96_2_reg_1232, ap_block_pp0_stage3_11001)
    begin
                ap_condition_2039 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln96_2_reg_1232 = ap_const_lv1_1));
    end process;


    ap_condition_2042_assign_proc : process(or_ln96_2_reg_1232, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_2042 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln96_2_reg_1232 = ap_const_lv1_0));
    end process;


    ap_condition_2046_assign_proc : process(ap_CS_fsm_pp0_stage4, or_ln96_3_reg_1236, ap_block_pp0_stage4_11001)
    begin
                ap_condition_2046 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (or_ln96_3_reg_1236 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_2050_assign_proc : process(or_ln96_3_reg_1236, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_2050 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (or_ln96_3_reg_1236 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln91_reg_1180, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (icmp_ln91_reg_1180 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;

    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (dst_pixels_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);
    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_phi_mux_pixel_65_phi_fu_695_p4_assign_proc : process(or_ln96_31_reg_1348, icmp_ln91_reg_1180_pp0_iter1_reg, ap_phi_reg_pp0_iter1_pixel_63_reg_682, ap_phi_reg_pp0_iter1_pixel_65_reg_692)
    begin
        if (((or_ln96_31_reg_1348 = ap_const_lv1_0) and (icmp_ln91_reg_1180_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_pixel_65_phi_fu_695_p4 <= ap_phi_reg_pp0_iter1_pixel_63_reg_682;
        else 
            ap_phi_mux_pixel_65_phi_fu_695_p4 <= ap_phi_reg_pp0_iter1_pixel_65_reg_692;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_pixel_63_reg_682 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pixel_65_reg_692 <= "XXXXXXXX";

    ap_predicate_op103_read_state5_assign_proc : process(icmp_ln91_reg_1180, or_ln96_3_reg_1236)
    begin
                ap_predicate_op103_read_state5 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_3_reg_1236 = ap_const_lv1_1));
    end process;


    ap_predicate_op108_read_state6_assign_proc : process(icmp_ln91_reg_1180, or_ln96_4_reg_1240)
    begin
                ap_predicate_op108_read_state6 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_4_reg_1240 = ap_const_lv1_1));
    end process;


    ap_predicate_op113_read_state7_assign_proc : process(icmp_ln91_reg_1180, or_ln96_5_reg_1244)
    begin
                ap_predicate_op113_read_state7 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_5_reg_1244 = ap_const_lv1_1));
    end process;


    ap_predicate_op118_read_state8_assign_proc : process(icmp_ln91_reg_1180, or_ln96_6_reg_1248)
    begin
                ap_predicate_op118_read_state8 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_6_reg_1248 = ap_const_lv1_1));
    end process;


    ap_predicate_op123_read_state9_assign_proc : process(icmp_ln91_reg_1180, or_ln96_7_reg_1252)
    begin
                ap_predicate_op123_read_state9 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_7_reg_1252 = ap_const_lv1_1));
    end process;


    ap_predicate_op128_read_state10_assign_proc : process(icmp_ln91_reg_1180, or_ln96_8_reg_1256)
    begin
                ap_predicate_op128_read_state10 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_8_reg_1256 = ap_const_lv1_1));
    end process;


    ap_predicate_op133_read_state11_assign_proc : process(icmp_ln91_reg_1180, or_ln96_9_reg_1260)
    begin
                ap_predicate_op133_read_state11 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_9_reg_1260 = ap_const_lv1_1));
    end process;


    ap_predicate_op138_read_state12_assign_proc : process(icmp_ln91_reg_1180, or_ln96_10_reg_1264)
    begin
                ap_predicate_op138_read_state12 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_10_reg_1264 = ap_const_lv1_1));
    end process;


    ap_predicate_op143_read_state13_assign_proc : process(icmp_ln91_reg_1180, or_ln96_11_reg_1268)
    begin
                ap_predicate_op143_read_state13 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_11_reg_1268 = ap_const_lv1_1));
    end process;


    ap_predicate_op148_read_state14_assign_proc : process(icmp_ln91_reg_1180, or_ln96_12_reg_1272)
    begin
                ap_predicate_op148_read_state14 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_12_reg_1272 = ap_const_lv1_1));
    end process;


    ap_predicate_op153_read_state15_assign_proc : process(icmp_ln91_reg_1180, or_ln96_13_reg_1276)
    begin
                ap_predicate_op153_read_state15 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_13_reg_1276 = ap_const_lv1_1));
    end process;


    ap_predicate_op158_read_state16_assign_proc : process(icmp_ln91_reg_1180, or_ln96_14_reg_1280)
    begin
                ap_predicate_op158_read_state16 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_14_reg_1280 = ap_const_lv1_1));
    end process;


    ap_predicate_op163_read_state17_assign_proc : process(icmp_ln91_reg_1180, or_ln96_15_reg_1284)
    begin
                ap_predicate_op163_read_state17 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_15_reg_1284 = ap_const_lv1_1));
    end process;


    ap_predicate_op168_read_state18_assign_proc : process(icmp_ln91_reg_1180, or_ln96_16_reg_1288)
    begin
                ap_predicate_op168_read_state18 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_16_reg_1288 = ap_const_lv1_1));
    end process;


    ap_predicate_op173_read_state19_assign_proc : process(icmp_ln91_reg_1180, or_ln96_17_reg_1292)
    begin
                ap_predicate_op173_read_state19 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_17_reg_1292 = ap_const_lv1_1));
    end process;


    ap_predicate_op178_read_state20_assign_proc : process(icmp_ln91_reg_1180, or_ln96_18_reg_1296)
    begin
                ap_predicate_op178_read_state20 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_18_reg_1296 = ap_const_lv1_1));
    end process;


    ap_predicate_op183_read_state21_assign_proc : process(icmp_ln91_reg_1180, or_ln96_19_reg_1300)
    begin
                ap_predicate_op183_read_state21 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_19_reg_1300 = ap_const_lv1_1));
    end process;


    ap_predicate_op199_read_state22_assign_proc : process(icmp_ln91_reg_1180, or_ln96_20_reg_1304)
    begin
                ap_predicate_op199_read_state22 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_20_reg_1304 = ap_const_lv1_1));
    end process;


    ap_predicate_op203_read_state23_assign_proc : process(icmp_ln91_reg_1180, or_ln96_21_reg_1308)
    begin
                ap_predicate_op203_read_state23 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_21_reg_1308 = ap_const_lv1_1));
    end process;


    ap_predicate_op207_read_state24_assign_proc : process(icmp_ln91_reg_1180, or_ln96_22_reg_1312)
    begin
                ap_predicate_op207_read_state24 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_22_reg_1312 = ap_const_lv1_1));
    end process;


    ap_predicate_op211_read_state25_assign_proc : process(icmp_ln91_reg_1180, or_ln96_23_reg_1316)
    begin
                ap_predicate_op211_read_state25 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_23_reg_1316 = ap_const_lv1_1));
    end process;


    ap_predicate_op215_read_state26_assign_proc : process(icmp_ln91_reg_1180, or_ln96_24_reg_1320)
    begin
                ap_predicate_op215_read_state26 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_24_reg_1320 = ap_const_lv1_1));
    end process;


    ap_predicate_op219_read_state27_assign_proc : process(icmp_ln91_reg_1180, or_ln96_25_reg_1324)
    begin
                ap_predicate_op219_read_state27 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_25_reg_1324 = ap_const_lv1_1));
    end process;


    ap_predicate_op223_read_state28_assign_proc : process(icmp_ln91_reg_1180, or_ln96_26_reg_1328)
    begin
                ap_predicate_op223_read_state28 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_26_reg_1328 = ap_const_lv1_1));
    end process;


    ap_predicate_op227_read_state29_assign_proc : process(icmp_ln91_reg_1180, or_ln96_27_reg_1332)
    begin
                ap_predicate_op227_read_state29 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_27_reg_1332 = ap_const_lv1_1));
    end process;


    ap_predicate_op231_read_state30_assign_proc : process(icmp_ln91_reg_1180, or_ln96_28_reg_1336)
    begin
                ap_predicate_op231_read_state30 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_28_reg_1336 = ap_const_lv1_1));
    end process;


    ap_predicate_op235_read_state31_assign_proc : process(icmp_ln91_reg_1180, or_ln96_29_reg_1340)
    begin
                ap_predicate_op235_read_state31 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_29_reg_1340 = ap_const_lv1_1));
    end process;


    ap_predicate_op239_read_state32_assign_proc : process(icmp_ln91_reg_1180, or_ln96_30_reg_1344)
    begin
                ap_predicate_op239_read_state32 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_30_reg_1344 = ap_const_lv1_1));
    end process;


    ap_predicate_op243_read_state33_assign_proc : process(icmp_ln91_reg_1180, or_ln96_31_reg_1348)
    begin
                ap_predicate_op243_read_state33 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_31_reg_1348 = ap_const_lv1_1));
    end process;


    ap_predicate_op85_read_state2_assign_proc : process(icmp_ln91_reg_1180, or_ln96_reg_1219)
    begin
                ap_predicate_op85_read_state2 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_reg_1219 = ap_const_lv1_1));
    end process;


    ap_predicate_op92_read_state3_assign_proc : process(icmp_ln91_reg_1180, or_ln96_1_reg_1223)
    begin
                ap_predicate_op92_read_state3 <= ((or_ln96_1_reg_1223 = ap_const_lv1_1) and (icmp_ln91_reg_1180 = ap_const_lv1_0));
    end process;


    ap_predicate_op98_read_state4_assign_proc : process(icmp_ln91_reg_1180, or_ln96_2_reg_1232)
    begin
                ap_predicate_op98_read_state4 <= ((icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_2_reg_1232 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage31_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_116, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_1 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_x_1 <= x_fu_116;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);
    buff_V_address0 <= zext_ln91_fu_921_p1(6 - 1 downto 0);

    buff_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            buff_V_ce0 <= ap_const_logic_1;
        else 
            buff_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_V_d0 <= (((((((((((((((((((((((((((((((ap_phi_mux_pixel_65_phi_fu_695_p4 & ap_phi_reg_pp0_iter1_pixel_63_reg_682) & pixel_61_reg_671) & pixel_59_reg_660) & pixel_57_reg_649) & pixel_55_reg_638) & pixel_53_reg_627) & pixel_51_reg_616) & pixel_49_reg_605) & pixel_47_reg_594) & pixel_45_reg_583) & pixel_43_reg_572) & pixel_41_reg_561) & pixel_39_reg_550) & pixel_37_reg_539) & pixel_35_reg_528) & pixel_33_reg_517) & pixel_31_reg_506) & pixel_29_reg_495) & pixel_27_reg_484) & pixel_25_reg_473) & pixel_23_reg_462) & pixel_21_reg_451) & pixel_19_reg_440) & pixel_17_reg_429) & pixel_15_reg_418) & pixel_13_reg_407) & pixel_11_reg_396) & pixel_9_reg_385) & pixel_7_reg_374) & pixel_5_reg_363) & pixel_3_reg_353);

    buff_V_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            buff_V_we0 <= ap_const_logic_1;
        else 
            buff_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp16_i_fu_772_p2 <= "1" when (signed(zext_ln91_1_fu_768_p1) < signed(sext_ln86_cast_fu_745_p1)) else "0";

    dst_pixels_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, dst_pixels_empty_n, icmp_ln91_reg_1180, ap_predicate_op92_read_state3, ap_CS_fsm_pp0_stage31, ap_predicate_op239_read_state32, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, or_ln96_reg_1219, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_ln96_2_reg_1232, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_ln96_3_reg_1236, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, or_ln96_4_reg_1240, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_ln96_5_reg_1244, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, or_ln96_6_reg_1248, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, or_ln96_7_reg_1252, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, or_ln96_8_reg_1256, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, or_ln96_9_reg_1260, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, or_ln96_10_reg_1264, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, or_ln96_11_reg_1268, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, or_ln96_12_reg_1272, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, or_ln96_13_reg_1276, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, or_ln96_14_reg_1280, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, or_ln96_15_reg_1284, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, or_ln96_16_reg_1288, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, or_ln96_17_reg_1292, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, or_ln96_18_reg_1296, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, or_ln96_19_reg_1300, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, or_ln96_20_reg_1304, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, or_ln96_21_reg_1308, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, or_ln96_22_reg_1312, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, or_ln96_23_reg_1316, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25, or_ln96_24_reg_1320, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, or_ln96_25_reg_1324, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27, or_ln96_26_reg_1328, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28, or_ln96_27_reg_1332, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29, or_ln96_28_reg_1336, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30, or_ln96_29_reg_1340, ap_block_pp0_stage31, ap_block_pp0_stage0, or_ln96_31_reg_1348)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_31_reg_1348 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (ap_predicate_op239_read_state32 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage30) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_29_reg_1340 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage29) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_28_reg_1336 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage28) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_27_reg_1332 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_26_reg_1328 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_25_reg_1324 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (or_ln96_24_reg_1320 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_23_reg_1316 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_22_reg_1312 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_21_reg_1308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_20_reg_1304 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_19_reg_1300 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_18_reg_1296 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_17_reg_1292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_16_reg_1288 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_15_reg_1284 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_14_reg_1280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_13_reg_1276 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_12_reg_1272 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_11_reg_1268 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_10_reg_1264 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_9_reg_1260 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_8_reg_1256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_7_reg_1252 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_6_reg_1248 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_5_reg_1244 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_4_reg_1240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln96_3_reg_1236 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln96_2_reg_1232 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_predicate_op92_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln91_reg_1180 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_ln96_reg_1219 = ap_const_lv1_1)))) then 
            dst_pixels_blk_n <= dst_pixels_empty_n;
        else 
            dst_pixels_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_pixels_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_predicate_op92_read_state3, ap_CS_fsm_pp0_stage31, ap_predicate_op239_read_state32, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_predicate_op85_read_state2, ap_block_pp0_stage1_11001, ap_predicate_op103_read_state5, ap_block_pp0_stage4_11001, ap_predicate_op118_read_state8, ap_block_pp0_stage7_11001, ap_predicate_op133_read_state11, ap_block_pp0_stage10_11001, ap_predicate_op148_read_state14, ap_block_pp0_stage13_11001, ap_predicate_op163_read_state17, ap_block_pp0_stage16_11001, ap_predicate_op178_read_state20, ap_block_pp0_stage19_11001, ap_predicate_op203_read_state23, ap_block_pp0_stage22_11001, ap_predicate_op215_read_state26, ap_block_pp0_stage25_11001, ap_predicate_op227_read_state29, ap_block_pp0_stage28_11001, ap_block_pp0_stage2_11001, ap_predicate_op108_read_state6, ap_block_pp0_stage5_11001, ap_predicate_op123_read_state9, ap_block_pp0_stage8_11001, ap_predicate_op138_read_state12, ap_block_pp0_stage11_11001, ap_predicate_op153_read_state15, ap_block_pp0_stage14_11001, ap_predicate_op168_read_state18, ap_block_pp0_stage17_11001, ap_predicate_op183_read_state21, ap_block_pp0_stage20_11001, ap_predicate_op207_read_state24, ap_block_pp0_stage23_11001, ap_predicate_op219_read_state27, ap_block_pp0_stage26_11001, ap_predicate_op231_read_state30, ap_block_pp0_stage29_11001, ap_predicate_op243_read_state33, ap_block_pp0_stage0_11001, ap_predicate_op98_read_state4, ap_block_pp0_stage3_11001, ap_predicate_op113_read_state7, ap_block_pp0_stage6_11001, ap_predicate_op128_read_state10, ap_block_pp0_stage9_11001, ap_predicate_op143_read_state13, ap_block_pp0_stage12_11001, ap_predicate_op158_read_state16, ap_block_pp0_stage15_11001, ap_predicate_op173_read_state19, ap_block_pp0_stage18_11001, ap_predicate_op199_read_state22, ap_block_pp0_stage21_11001, ap_predicate_op211_read_state25, ap_block_pp0_stage24_11001, ap_predicate_op223_read_state28, ap_block_pp0_stage27_11001, ap_predicate_op235_read_state31, ap_block_pp0_stage30_11001, ap_block_pp0_stage31_11001)
    begin
        if ((((ap_predicate_op211_read_state25 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_predicate_op199_read_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_predicate_op173_read_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_predicate_op158_read_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_predicate_op143_read_state13 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_predicate_op128_read_state10 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_predicate_op113_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_predicate_op98_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_predicate_op243_read_state33 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op231_read_state30 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_predicate_op219_read_state27 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_predicate_op207_read_state24 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_predicate_op183_read_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_predicate_op168_read_state18 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_predicate_op153_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_predicate_op138_read_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_predicate_op123_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op108_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op92_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_predicate_op227_read_state29 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_predicate_op215_read_state26 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_predicate_op203_read_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_predicate_op178_read_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_predicate_op163_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_predicate_op148_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_predicate_op133_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_predicate_op118_read_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_op103_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op85_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31) and (ap_predicate_op239_read_state32 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_predicate_op235_read_state31 = ap_const_boolean_1)) or ((ap_predicate_op223_read_state28 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)))) then 
            dst_pixels_read <= ap_const_logic_1;
        else 
            dst_pixels_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln91_fu_762_p2 <= "1" when (ap_sig_allocacmp_x_1 = loopWidth) else "0";
    or_ln96_10_fu_833_p2 <= (cmp17_10_i or cmp16_i_reg_1184);
    or_ln96_11_fu_837_p2 <= (cmp17_11_i or cmp16_i_reg_1184);
    or_ln96_12_fu_841_p2 <= (cmp17_12_i or cmp16_i_reg_1184);
    or_ln96_13_fu_845_p2 <= (cmp17_13_i or cmp16_i_reg_1184);
    or_ln96_14_fu_849_p2 <= (cmp17_14_i or cmp16_i_reg_1184);
    or_ln96_15_fu_853_p2 <= (cmp17_15_i or cmp16_i_reg_1184);
    or_ln96_16_fu_857_p2 <= (cmp17_16_i or cmp16_i_reg_1184);
    or_ln96_17_fu_861_p2 <= (cmp17_17_i or cmp16_i_reg_1184);
    or_ln96_18_fu_865_p2 <= (cmp17_18_i or cmp16_i_reg_1184);
    or_ln96_19_fu_869_p2 <= (cmp17_19_i or cmp16_i_reg_1184);
    or_ln96_1_fu_784_p2 <= (cmp17_1_i or cmp16_i_reg_1184);
    or_ln96_20_fu_873_p2 <= (cmp17_20_i or cmp16_i_reg_1184);
    or_ln96_21_fu_877_p2 <= (cmp17_21_i or cmp16_i_reg_1184);
    or_ln96_22_fu_881_p2 <= (cmp17_22_i or cmp16_i_reg_1184);
    or_ln96_23_fu_885_p2 <= (cmp17_23_i or cmp16_i_reg_1184);
    or_ln96_24_fu_889_p2 <= (cmp17_24_i or cmp16_i_reg_1184);
    or_ln96_25_fu_893_p2 <= (cmp17_25_i or cmp16_i_reg_1184);
    or_ln96_26_fu_897_p2 <= (cmp17_26_i or cmp16_i_reg_1184);
    or_ln96_27_fu_901_p2 <= (cmp17_27_i or cmp16_i_reg_1184);
    or_ln96_28_fu_905_p2 <= (cmp17_28_i or cmp16_i_reg_1184);
    or_ln96_29_fu_909_p2 <= (cmp17_29_i or cmp16_i_reg_1184);
    or_ln96_2_fu_796_p2 <= (cmp17_2_i or cmp16_i_reg_1184);
    or_ln96_30_fu_913_p2 <= (cmp17_30_i or cmp16_i_reg_1184);
    or_ln96_31_fu_917_p2 <= (icmp_ln80 or cmp16_i_reg_1184);
    or_ln96_3_fu_805_p2 <= (cmp17_3_i or cmp16_i_reg_1184);
    or_ln96_4_fu_809_p2 <= (cmp17_4_i or cmp16_i_reg_1184);
    or_ln96_5_fu_813_p2 <= (cmp17_5_i or cmp16_i_reg_1184);
    or_ln96_6_fu_817_p2 <= (cmp17_6_i or cmp16_i_reg_1184);
    or_ln96_7_fu_821_p2 <= (cmp17_7_i or cmp16_i_reg_1184);
    or_ln96_8_fu_825_p2 <= (cmp17_8_i or cmp16_i_reg_1184);
    or_ln96_9_fu_829_p2 <= (cmp17_9_i or cmp16_i_reg_1184);
    or_ln96_fu_778_p2 <= (cmp17_i or cmp16_i_fu_772_p2);
    pixel_1_out <= pixel_1_fu_120;

    pixel_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln91_reg_1180, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln91_reg_1180 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            pixel_1_out_ap_vld <= ap_const_logic_1;
        else 
            pixel_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln86_cast_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln86),13));

    zext_ln91_1_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_1),13));
    zext_ln91_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_1_reg_1174_pp0_iter1_reg),64));
end behav;
