INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:40:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 fork56/control/generateBlocks[8].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.645ns period=5.290ns})
  Destination:            buffer32/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.645ns period=5.290ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.290ns  (clk rise@5.290ns - clk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.904ns (15.670%)  route 4.865ns (84.330%))
  Logic Levels:           14  (LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.773 - 5.290 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1808, unset)         0.508     0.508    fork56/control/generateBlocks[8].regblock/clk
                         FDSE                                         r  fork56/control/generateBlocks[8].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 f  fork56/control/generateBlocks[8].regblock/transmitValue_reg/Q
                         net (fo=3, unplaced)         0.519     1.253    buffer66/control/transmitValue_73
                         LUT6 (Prop_lut6_I0_O)        0.119     1.372 f  buffer66/control/transmitValue_i_4__34/O
                         net (fo=3, unplaced)         0.723     2.095    fork2/control/generateBlocks[15].regblock/fullReg_i_4__10
                         LUT6 (Prop_lut6_I1_O)        0.043     2.138 f  fork2/control/generateBlocks[15].regblock/fullReg_i_8__1/O
                         net (fo=2, unplaced)         0.255     2.393    init18/control/mux19_outs_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     2.436 f  init18/control/fullReg_i_4__10/O
                         net (fo=7, unplaced)         0.412     2.848    buffer120/fifo/buffer29_outs_valid
                         LUT6 (Prop_lut6_I3_O)        0.043     2.891 f  buffer120/fifo/transmitValue_i_25/O
                         net (fo=1, unplaced)         0.377     3.268    fork34/control/generateBlocks[0].regblock/fork34_outs_0_ready
                         LUT6 (Prop_lut6_I0_O)        0.043     3.311 f  fork34/control/generateBlocks[0].regblock/transmitValue_i_21/O
                         net (fo=1, unplaced)         0.244     3.555    buffer66/control/mux28_outs_ready
                         LUT5 (Prop_lut5_I4_O)        0.043     3.598 r  buffer66/control/transmitValue_i_17/O
                         net (fo=1, unplaced)         0.222     3.820    buffer66/control/transmitValue_i_17_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.863 r  buffer66/control/transmitValue_i_12__1/O
                         net (fo=1, unplaced)         0.244     4.107    buffer66/control/transmitValue_i_12__1_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.150 r  buffer66/control/transmitValue_i_8__0/O
                         net (fo=1, unplaced)         0.244     4.394    buffer66/control/transmitValue_i_8__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.437 r  buffer66/control/transmitValue_i_3__74/O
                         net (fo=17, unplaced)        0.300     4.737    buffer64/control/transmitValue_reg_50
                         LUT6 (Prop_lut6_I3_O)        0.043     4.780 f  buffer64/control/transmitValue_i_10__1/O
                         net (fo=1, unplaced)         0.244     5.024    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__127
                         LUT6 (Prop_lut6_I2_O)        0.043     5.067 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__1/O
                         net (fo=1, unplaced)         0.222     5.289    fork45/control/generateBlocks[8].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I3_O)        0.043     5.332 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_2__127/O
                         net (fo=21, unplaced)        0.305     5.637    buffer64/control/transmitValue_reg_51
                         LUT4 (Prop_lut4_I2_O)        0.043     5.680 f  buffer64/control/fullReg_i_2__7/O
                         net (fo=6, unplaced)         0.276     5.956    fork15/control/generateBlocks[3].regblock/addi5_result_ready
                         LUT5 (Prop_lut5_I3_O)        0.043     5.999 r  fork15/control/generateBlocks[3].regblock/dataReg[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     6.277    buffer32/E[0]
                         FDRE                                         r  buffer32/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.290     5.290 r  
                                                      0.000     5.290 r  clk (IN)
                         net (fo=1808, unset)         0.483     5.773    buffer32/clk
                         FDRE                                         r  buffer32/dataReg_reg[0]/C
                         clock pessimism              0.000     5.773    
                         clock uncertainty           -0.035     5.737    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.545    buffer32/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.545    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.732    




