Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec  7 19:42:45 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.417        0.000                      0                 2450        0.132        0.000                      0                 2450        4.500        0.000                       0                  1297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.417        0.000                      0                 2376        0.132        0.000                      0                 2376        4.500        0.000                       0                  1297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.025        0.000                      0                   74        5.985        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[13].reg1/dff_loop[12].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.266ns  (logic 0.707ns (16.572%)  route 3.559ns (83.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 r  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.418    13.472    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  CPU/pw/dff_loop[38].dff/q_i_1__271/O
                         net (fo=32, routed)          0.980    14.576    RegisterFile/reg_loop[13].reg1/dff_loop[12].dff/in_en035_out
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[12].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516    14.939    RegisterFile/reg_loop[13].reg1/dff_loop[12].dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[12].dff/q_reg/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.993    RegisterFile/reg_loop[13].reg1/dff_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[13].reg1/dff_loop[14].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.266ns  (logic 0.707ns (16.572%)  route 3.559ns (83.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 r  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.418    13.472    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  CPU/pw/dff_loop[38].dff/q_i_1__271/O
                         net (fo=32, routed)          0.980    14.576    RegisterFile/reg_loop[13].reg1/dff_loop[14].dff/in_en035_out
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[14].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516    14.939    RegisterFile/reg_loop[13].reg1/dff_loop[14].dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[14].dff/q_reg/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.993    RegisterFile/reg_loop[13].reg1/dff_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[13].reg1/dff_loop[16].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.266ns  (logic 0.707ns (16.572%)  route 3.559ns (83.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 r  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.418    13.472    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  CPU/pw/dff_loop[38].dff/q_i_1__271/O
                         net (fo=32, routed)          0.980    14.576    RegisterFile/reg_loop[13].reg1/dff_loop[16].dff/in_en035_out
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[16].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516    14.939    RegisterFile/reg_loop[13].reg1/dff_loop[16].dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[16].dff/q_reg/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.993    RegisterFile/reg_loop[13].reg1/dff_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[13].reg1/dff_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.266ns  (logic 0.707ns (16.572%)  route 3.559ns (83.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 r  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.418    13.472    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  CPU/pw/dff_loop[38].dff/q_i_1__271/O
                         net (fo=32, routed)          0.980    14.576    RegisterFile/reg_loop[13].reg1/dff_loop[17].dff/in_en035_out
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516    14.939    RegisterFile/reg_loop[13].reg1/dff_loop[17].dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[17].dff/q_reg/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.993    RegisterFile/reg_loop[13].reg1/dff_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[13].reg1/dff_loop[18].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.266ns  (logic 0.707ns (16.572%)  route 3.559ns (83.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 r  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.418    13.472    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  CPU/pw/dff_loop[38].dff/q_i_1__271/O
                         net (fo=32, routed)          0.980    14.576    RegisterFile/reg_loop[13].reg1/dff_loop[18].dff/in_en035_out
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[18].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516    14.939    RegisterFile/reg_loop[13].reg1/dff_loop[18].dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[18].dff/q_reg/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.993    RegisterFile/reg_loop[13].reg1/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[13].reg1/dff_loop[7].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.266ns  (logic 0.707ns (16.572%)  route 3.559ns (83.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 r  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.418    13.472    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  CPU/pw/dff_loop[38].dff/q_i_1__271/O
                         net (fo=32, routed)          0.980    14.576    RegisterFile/reg_loop[13].reg1/dff_loop[7].dff/in_en035_out
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[7].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516    14.939    RegisterFile/reg_loop[13].reg1/dff_loop[7].dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y70         FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[7].dff/q_reg/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.993    RegisterFile/reg_loop[13].reg1/dff_loop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[13].reg1/dff_loop[25].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.334ns  (logic 0.707ns (16.313%)  route 3.627ns (83.687%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 r  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.418    13.472    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  CPU/pw/dff_loop[38].dff/q_i_1__271/O
                         net (fo=32, routed)          1.048    14.644    RegisterFile/reg_loop[13].reg1/dff_loop[25].dff/in_en035_out
    SLICE_X6Y89          FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[25].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.601    15.024    RegisterFile/reg_loop[13].reg1/dff_loop[25].dff/clk_100mhz_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[25].dff/q_reg/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y89          FDCE (Setup_fdce_C_CE)      -0.169    15.078    RegisterFile/reg_loop[13].reg1/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[13].reg1/dff_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.317ns  (logic 0.707ns (16.378%)  route 3.610ns (83.622%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 r  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.418    13.472    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  CPU/pw/dff_loop[38].dff/q_i_1__271/O
                         net (fo=32, routed)          1.031    14.626    RegisterFile/reg_loop[13].reg1/dff_loop[11].dff/in_en035_out
    SLICE_X2Y72          FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.591    15.014    RegisterFile/reg_loop[13].reg1/dff_loop[11].dff/clk_100mhz_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  RegisterFile/reg_loop[13].reg1/dff_loop[11].dff/q_reg/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y72          FDCE (Setup_fdce_C_CE)      -0.169    15.068    RegisterFile/reg_loop[13].reg1/dff_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[3].reg1/dff_loop[14].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.178ns  (logic 0.707ns (16.922%)  route 3.471ns (83.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 f  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 f  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.067    13.121    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.124    13.245 r  CPU/pw/dff_loop[38].dff/q_i_1__276/O
                         net (fo=32, routed)          1.243    14.488    RegisterFile/reg_loop[3].reg1/dff_loop[14].dff/in_en055_out
    SLICE_X13Y67         FDCE                                         r  RegisterFile/reg_loop[3].reg1/dff_loop[14].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516    14.939    RegisterFile/reg_loop[3].reg1/dff_loop[14].dff/clk_100mhz_IBUF_BUFG
    SLICE_X13Y67         FDCE                                         r  RegisterFile/reg_loop[3].reg1/dff_loop[14].dff/q_reg/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X13Y67         FDCE (Setup_fdce_C_CE)      -0.205    14.957    RegisterFile/reg_loop[3].reg1/dff_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 CPU/pw/dff_loop[38].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterFile/reg_loop[3].reg1/dff_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.178ns  (logic 0.707ns (16.922%)  route 3.471ns (83.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.707    10.310    CPU/pw/dff_loop[38].dff/clk0
    SLICE_X3Y76          FDCE                                         r  CPU/pw/dff_loop[38].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.459    10.769 f  CPU/pw/dff_loop[38].dff/q_reg/Q
                         net (fo=37, routed)          1.161    11.930    CPU/pw/dff_loop[38].dff/q_reg_0[0]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.054 f  CPU/pw/dff_loop[38].dff/q_i_7__1/O
                         net (fo=31, routed)          1.067    13.121    CPU/pw/dff_loop[38].dff/rd[3]
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.124    13.245 r  CPU/pw/dff_loop[38].dff/q_i_1__276/O
                         net (fo=32, routed)          1.243    14.488    RegisterFile/reg_loop[3].reg1/dff_loop[17].dff/in_en055_out
    SLICE_X13Y67         FDCE                                         r  RegisterFile/reg_loop[3].reg1/dff_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516    14.939    RegisterFile/reg_loop[3].reg1/dff_loop[17].dff/clk_100mhz_IBUF_BUFG
    SLICE_X13Y67         FDCE                                         r  RegisterFile/reg_loop[3].reg1/dff_loop[17].dff/q_reg/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X13Y67         FDCE (Setup_fdce_C_CE)      -0.205    14.957    RegisterFile/reg_loop[3].reg1/dff_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU/xm/dff_loop[77].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mw/dff_loop[77].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.194%)  route 0.068ns (31.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.593     6.512    CPU/xm/dff_loop[77].dff/clk0
    SLICE_X7Y72          FDCE                                         r  CPU/xm/dff_loop[77].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.146     6.658 r  CPU/xm/dff_loop[77].dff/q_reg/Q
                         net (fo=3, routed)           0.068     6.726    CPU/mw/dff_loop[77].dff/memAddr[0]
    SLICE_X7Y72          FDCE                                         r  CPU/mw/dff_loop[77].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.861     7.026    CPU/mw/dff_loop[77].dff/clk0
    SLICE_X7Y72          FDCE                                         r  CPU/mw/dff_loop[77].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.512    
    SLICE_X7Y72          FDCE (Hold_fdce_C_D)         0.082     6.594    CPU/mw/dff_loop[77].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.726    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CPU/xm/dff_loop[68].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mw/dff_loop[68].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.224ns  (logic 0.146ns (65.315%)  route 0.078ns (34.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.591     6.510    CPU/xm/dff_loop[68].dff/clk0
    SLICE_X4Y73          FDCE                                         r  CPU/xm/dff_loop[68].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.146     6.656 r  CPU/xm/dff_loop[68].dff/q_reg/Q
                         net (fo=3, routed)           0.078     6.734    CPU/mw/dff_loop[68].dff/memAddr[0]
    SLICE_X4Y73          FDCE                                         r  CPU/mw/dff_loop[68].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.859     7.024    CPU/mw/dff_loop[68].dff/clk0
    SLICE_X4Y73          FDCE                                         r  CPU/mw/dff_loop[68].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.510    
    SLICE_X4Y73          FDCE (Hold_fdce_C_D)         0.082     6.592    CPU/mw/dff_loop[68].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.592    
                         arrival time                           6.734    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CPU/md/dff_loop[68].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pw/dff_loop[36].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.246ns  (logic 0.146ns (59.291%)  route 0.100ns (40.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 7.030 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.594     6.513    CPU/md/dff_loop[68].dff/clk0
    SLICE_X1Y77          FDCE                                         r  CPU/md/dff_loop[68].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.146     6.659 r  CPU/md/dff_loop[68].dff/q_reg/Q
                         net (fo=1, routed)           0.100     6.760    CPU/pw/dff_loop[36].dff/q_reg_0[0]
    SLICE_X2Y78          FDCE                                         r  CPU/pw/dff_loop[36].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.865     7.030    CPU/pw/dff_loop[36].dff/clk0
    SLICE_X2Y78          FDCE                                         r  CPU/pw/dff_loop[36].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.527    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.067     6.594    CPU/pw/dff_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.760    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/xm/dff_loop[92].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mw/dff_loop[92].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.702%)  route 0.121ns (45.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 7.027 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.593     6.512    CPU/xm/dff_loop[92].dff/clk0
    SLICE_X7Y77          FDCE                                         r  CPU/xm/dff_loop[92].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.146     6.658 r  CPU/xm/dff_loop[92].dff/q_reg/Q
                         net (fo=3, routed)           0.121     6.779    CPU/mw/dff_loop[92].dff/memAddr[0]
    SLICE_X7Y78          FDCE                                         r  CPU/mw/dff_loop[92].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.862     7.027    CPU/mw/dff_loop[92].dff/clk0
    SLICE_X7Y78          FDCE                                         r  CPU/mw/dff_loop[92].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.526    
    SLICE_X7Y78          FDCE (Hold_fdce_C_D)         0.082     6.608    CPU/mw/dff_loop[92].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.779    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/xm/dff_loop[73].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mw/dff_loop[73].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.235ns  (logic 0.167ns (71.054%)  route 0.068ns (28.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.593     6.512    CPU/xm/dff_loop[73].dff/clk0
    SLICE_X6Y72          FDCE                                         r  CPU/xm/dff_loop[73].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.167     6.679 r  CPU/xm/dff_loop[73].dff/q_reg/Q
                         net (fo=3, routed)           0.068     6.747    CPU/mw/dff_loop[73].dff/memAddr[0]
    SLICE_X6Y72          FDCE                                         r  CPU/mw/dff_loop[73].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.861     7.026    CPU/mw/dff_loop[73].dff/clk0
    SLICE_X6Y72          FDCE                                         r  CPU/mw/dff_loop[73].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.512    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.064     6.576    CPU/mw/dff_loop[73].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.576    
                         arrival time                           6.747    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/xm/dff_loop[67].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mw/dff_loop[67].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.235ns  (logic 0.167ns (71.035%)  route 0.068ns (28.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 7.023 - 5.000 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 6.509 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.590     6.509    CPU/xm/dff_loop[67].dff/clk0
    SLICE_X6Y74          FDCE                                         r  CPU/xm/dff_loop[67].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.167     6.676 r  CPU/xm/dff_loop[67].dff/q_reg/Q
                         net (fo=3, routed)           0.068     6.744    CPU/mw/dff_loop[67].dff/memAddr[0]
    SLICE_X6Y74          FDCE                                         r  CPU/mw/dff_loop[67].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.858     7.023    CPU/mw/dff_loop[67].dff/clk0
    SLICE_X6Y74          FDCE                                         r  CPU/mw/dff_loop[67].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.509    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.064     6.573    CPU/mw/dff_loop[67].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CPU/mdunit/divider/HILO/dff_loop[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.982%)  route 0.074ns (26.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.595     1.514    CPU/mdunit/divider/HILO/dff_loop[9].dff/clk_100mhz_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  CPU/mdunit/divider/HILO/dff_loop[9].dff/q_reg/Q
                         net (fo=8, routed)           0.074     1.752    CPU/md/dff_loop[63].dff/p_0_in[8]
    SLICE_X7Y69          LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  CPU/md/dff_loop[63].dff/q_i_1__104/O
                         net (fo=1, routed)           0.000     1.797    CPU/mdunit/divider/HILO/dff_loop[10].dff/q_reg_2
    SLICE_X7Y69          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.029    CPU/mdunit/divider/HILO/dff_loop[10].dff/clk_100mhz_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[10].dff/q_reg/C
                         clock pessimism             -0.501     1.527    
    SLICE_X7Y69          FDCE (Hold_fdce_C_D)         0.092     1.619    CPU/mdunit/divider/HILO/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CPU/xm/dff_loop[88].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mw/dff_loop[88].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.675%)  route 0.128ns (43.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.563     6.482    CPU/xm/dff_loop[88].dff/clk0
    SLICE_X10Y76         FDCE                                         r  CPU/xm/dff_loop[88].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167     6.649 r  CPU/xm/dff_loop[88].dff/q_reg/Q
                         net (fo=3, routed)           0.128     6.777    CPU/mw/dff_loop[88].dff/memAddr[0]
    SLICE_X9Y76          FDCE                                         r  CPU/mw/dff_loop[88].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.831     6.996    CPU/mw/dff_loop[88].dff/clk0
    SLICE_X9Y76          FDCE                                         r  CPU/mw/dff_loop[88].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.516    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.077     6.593    CPU/mw/dff_loop[88].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.777    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CPU/mdunit/divider/c/tff32/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/c/tff2/dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     1.484    CPU/mdunit/divider/c/tff32/dff/clk_100mhz_IBUF_BUFG
    SLICE_X13Y77         FDCE                                         r  CPU/mdunit/divider/c/tff32/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  CPU/mdunit/divider/c/tff32/dff/q_reg/Q
                         net (fo=5, routed)           0.136     1.762    CPU/mdunit/divider/c/tff4/dff/cycle_0[4]
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  CPU/mdunit/divider/c/tff4/dff/q_i_1__101/O
                         net (fo=1, routed)           0.000     1.807    CPU/mdunit/divider/c/tff2/dff/D_0
    SLICE_X12Y77         FDCE                                         r  CPU/mdunit/divider/c/tff2/dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.833     1.998    CPU/mdunit/divider/c/tff2/dff/clk_100mhz_IBUF_BUFG
    SLICE_X12Y77         FDCE                                         r  CPU/mdunit/divider/c/tff2/dff/q_reg/C
                         clock pessimism             -0.500     1.497    
    SLICE_X12Y77         FDCE (Hold_fdce_C_D)         0.121     1.618    CPU/mdunit/divider/c/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CPU/mdunit/multiplier/c/tff1/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/multiplier/c/tff4/dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.418%)  route 0.152ns (44.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.571     1.490    CPU/mdunit/multiplier/c/tff1/dff/clk_100mhz_IBUF_BUFG
    SLICE_X11Y65         FDCE                                         r  CPU/mdunit/multiplier/c/tff1/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  CPU/mdunit/multiplier/c/tff1/dff/q_reg/Q
                         net (fo=6, routed)           0.152     1.783    CPU/mdunit/multiplier/c/tff2/dff/q_i_2__22[0]
    SLICE_X10Y66         LUT3 (Prop_lut3_I1_O)        0.048     1.831 r  CPU/mdunit/multiplier/c/tff2/dff/q_i_1__100/O
                         net (fo=1, routed)           0.000     1.831    CPU/mdunit/multiplier/c/tff4/dff/D_0
    SLICE_X10Y66         FDCE                                         r  CPU/mdunit/multiplier/c/tff4/dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.839     2.004    CPU/mdunit/multiplier/c/tff4/dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y66         FDCE                                         r  CPU/mdunit/multiplier/c/tff4/dff/q_reg/C
                         clock pessimism             -0.500     1.503    
    SLICE_X10Y66         FDCE (Hold_fdce_C_D)         0.133     1.636    CPU/mdunit/multiplier/c/tff4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     LED_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     LED_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y72     LED_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     LED_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y72     LED_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     LED_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.985ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/multiplier/c/tff16/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.384ns  (logic 0.745ns (22.019%)  route 2.639ns (77.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          1.078    13.618    CPU/mdunit/multiplier/c/tff16/dff/q_reg_1
    SLICE_X10Y66         FDCE                                         f  CPU/mdunit/multiplier/c/tff16/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.520    14.943    CPU/mdunit/multiplier/c/tff16/dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y66         FDCE                                         r  CPU/mdunit/multiplier/c/tff16/dff/q_reg/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.523    14.643    CPU/mdunit/multiplier/c/tff16/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/multiplier/c/tff4/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.384ns  (logic 0.745ns (22.019%)  route 2.639ns (77.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          1.078    13.618    CPU/mdunit/multiplier/c/tff4/dff/q_reg_1
    SLICE_X10Y66         FDCE                                         f  CPU/mdunit/multiplier/c/tff4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.520    14.943    CPU/mdunit/multiplier/c/tff4/dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y66         FDCE                                         r  CPU/mdunit/multiplier/c/tff4/dff/q_reg/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.523    14.643    CPU/mdunit/multiplier/c/tff4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/multiplier/c/tff8/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.384ns  (logic 0.745ns (22.019%)  route 2.639ns (77.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          1.078    13.618    CPU/mdunit/multiplier/c/tff8/dff/q_reg_1
    SLICE_X10Y66         FDCE                                         f  CPU/mdunit/multiplier/c/tff8/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.520    14.943    CPU/mdunit/multiplier/c/tff8/dff/clk_100mhz_IBUF_BUFG
    SLICE_X10Y66         FDCE                                         r  CPU/mdunit/multiplier/c/tff8/dff/q_reg/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.523    14.643    CPU/mdunit/multiplier/c/tff8/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/c/tff32/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.269ns  (logic 0.745ns (22.792%)  route 2.524ns (77.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.963    13.503    CPU/mdunit/divider/c/tff32/dff/q_reg_1
    SLICE_X13Y77         FDCE                                         f  CPU/mdunit/divider/c/tff32/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.510    14.933    CPU/mdunit/divider/c/tff32/dff/clk_100mhz_IBUF_BUFG
    SLICE_X13Y77         FDCE                                         r  CPU/mdunit/divider/c/tff32/dff/q_reg/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X13Y77         FDCE (Recov_fdce_C_CLR)     -0.609    14.547    CPU/mdunit/divider/c/tff32/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/c/tff8/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.269ns  (logic 0.745ns (22.792%)  route 2.524ns (77.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.963    13.503    CPU/mdunit/divider/c/tff8/dff/q_reg_0
    SLICE_X13Y77         FDCE                                         f  CPU/mdunit/divider/c/tff8/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.510    14.933    CPU/mdunit/divider/c/tff8/dff/clk_100mhz_IBUF_BUFG
    SLICE_X13Y77         FDCE                                         r  CPU/mdunit/divider/c/tff8/dff/q_reg/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X13Y77         FDCE (Recov_fdce_C_CLR)     -0.609    14.547    CPU/mdunit/divider/c/tff8/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/multiplier/c/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.245ns  (logic 0.745ns (22.958%)  route 2.500ns (77.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.939    13.480    CPU/mdunit/multiplier/c/tff1/dff/q_reg_0
    SLICE_X11Y65         FDCE                                         f  CPU/mdunit/multiplier/c/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.521    14.944    CPU/mdunit/multiplier/c/tff1/dff/clk_100mhz_IBUF_BUFG
    SLICE_X11Y65         FDCE                                         r  CPU/mdunit/multiplier/c/tff1/dff/q_reg/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X11Y65         FDCE (Recov_fdce_C_CLR)     -0.609    14.558    CPU/mdunit/multiplier/c/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/multiplier/c/tff2/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.245ns  (logic 0.745ns (22.958%)  route 2.500ns (77.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.939    13.480    CPU/mdunit/multiplier/c/tff2/dff/q_reg_1
    SLICE_X11Y65         FDCE                                         f  CPU/mdunit/multiplier/c/tff2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.521    14.944    CPU/mdunit/multiplier/c/tff2/dff/clk_100mhz_IBUF_BUFG
    SLICE_X11Y65         FDCE                                         r  CPU/mdunit/multiplier/c/tff2/dff/q_reg/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X11Y65         FDCE (Recov_fdce_C_CLR)     -0.609    14.558    CPU/mdunit/multiplier/c/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/c/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.269ns  (logic 0.745ns (22.792%)  route 2.524ns (77.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.963    13.503    CPU/mdunit/divider/c/tff1/dff/q_reg_2
    SLICE_X12Y77         FDCE                                         f  CPU/mdunit/divider/c/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.510    14.933    CPU/mdunit/divider/c/tff1/dff/clk_100mhz_IBUF_BUFG
    SLICE_X12Y77         FDCE                                         r  CPU/mdunit/divider/c/tff1/dff/q_reg/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X12Y77         FDCE (Recov_fdce_C_CLR)     -0.523    14.633    CPU/mdunit/divider/c/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/c/tff16/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.269ns  (logic 0.745ns (22.792%)  route 2.524ns (77.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.963    13.503    CPU/mdunit/divider/c/tff16/dff/q_reg_1
    SLICE_X12Y77         FDCE                                         f  CPU/mdunit/divider/c/tff16/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.510    14.933    CPU/mdunit/divider/c/tff16/dff/clk_100mhz_IBUF_BUFG
    SLICE_X12Y77         FDCE                                         r  CPU/mdunit/divider/c/tff16/dff/q_reg/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X12Y77         FDCE (Recov_fdce_C_CLR)     -0.523    14.633    CPU/mdunit/divider/c/tff16/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 CPU/dx/dff_loop[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/c/tff2/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.269ns  (logic 0.745ns (22.792%)  route 2.524ns (77.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 10.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.632    10.235    CPU/dx/dff_loop[25].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.422    10.657 f  CPU/dx/dff_loop[25].dff/q_reg/Q
                         net (fo=28, routed)          1.561    12.218    CPU/dx/dff_loop[25].dff/q_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.323    12.541 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.963    13.503    CPU/mdunit/divider/c/tff2/dff/q_reg_0
    SLICE_X12Y77         FDCE                                         f  CPU/mdunit/divider/c/tff2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.510    14.933    CPU/mdunit/divider/c/tff2/dff/clk_100mhz_IBUF_BUFG
    SLICE_X12Y77         FDCE                                         r  CPU/mdunit/divider/c/tff2/dff/q_reg/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X12Y77         FDCE (Recov_fdce_C_CLR)     -0.523    14.633    CPU/mdunit/divider/c/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  1.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.985ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[50].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.192ns (20.038%)  route 0.766ns (79.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.241     7.442    CPU/mdunit/divider/HILO/dff_loop[50].dff/q_reg_0
    SLICE_X2Y66          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.870     2.035    CPU/mdunit/divider/HILO/dff_loop[50].dff/clk_100mhz_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[50].dff/q_reg/C
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.133     1.458    CPU/mdunit/divider/HILO/dff_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[51].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.192ns (20.038%)  route 0.766ns (79.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.241     7.442    CPU/mdunit/divider/HILO/dff_loop[51].dff/q_reg_0
    SLICE_X2Y66          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.870     2.035    CPU/mdunit/divider/HILO/dff_loop[51].dff/clk_100mhz_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[51].dff/q_reg/C
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.133     1.458    CPU/mdunit/divider/HILO/dff_loop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[52].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.192ns (20.038%)  route 0.766ns (79.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.241     7.442    CPU/mdunit/divider/HILO/dff_loop[52].dff/q_reg_0
    SLICE_X2Y66          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.870     2.035    CPU/mdunit/divider/HILO/dff_loop[52].dff/clk_100mhz_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[52].dff/q_reg/C
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.133     1.458    CPU/mdunit/divider/HILO/dff_loop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[53].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.192ns (20.038%)  route 0.766ns (79.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.241     7.442    CPU/mdunit/divider/HILO/dff_loop[53].dff/q_reg_0
    SLICE_X2Y66          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.870     2.035    CPU/mdunit/divider/HILO/dff_loop[53].dff/clk_100mhz_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[53].dff/q_reg/C
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.133     1.458    CPU/mdunit/divider/HILO/dff_loop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[54].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.192ns (20.038%)  route 0.766ns (79.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.241     7.442    CPU/mdunit/divider/HILO/dff_loop[54].dff/q_reg_0
    SLICE_X2Y66          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.870     2.035    CPU/mdunit/divider/HILO/dff_loop[54].dff/clk_100mhz_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[54].dff/q_reg/C
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.133     1.458    CPU/mdunit/divider/HILO/dff_loop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[55].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.192ns (20.038%)  route 0.766ns (79.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.241     7.442    CPU/mdunit/divider/HILO/dff_loop[55].dff/q_reg_0
    SLICE_X2Y66          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.870     2.035    CPU/mdunit/divider/HILO/dff_loop[55].dff/clk_100mhz_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[55].dff/q_reg/C
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.133     1.458    CPU/mdunit/divider/HILO/dff_loop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.008ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.970ns  (logic 0.192ns (19.787%)  route 0.778ns (80.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.254     7.455    CPU/mdunit/divider/HILO/dff_loop[28].dff/q_reg_2
    SLICE_X6Y76          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.859     2.024    CPU/mdunit/divider/HILO/dff_loop[28].dff/clk_100mhz_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.479     1.544    
                         clock uncertainty            0.035     1.580    
    SLICE_X6Y76          FDCE (Remov_fdce_C_CLR)     -0.133     1.447    CPU/mdunit/divider/HILO/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           7.455    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.970ns  (logic 0.192ns (19.787%)  route 0.778ns (80.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.254     7.455    CPU/mdunit/divider/HILO/dff_loop[29].dff/q_reg_2
    SLICE_X6Y76          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.859     2.024    CPU/mdunit/divider/HILO/dff_loop[29].dff/clk_100mhz_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.479     1.544    
                         clock uncertainty            0.035     1.580    
    SLICE_X6Y76          FDCE (Remov_fdce_C_CLR)     -0.133     1.447    CPU/mdunit/divider/HILO/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           7.455    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.010ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[42].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.192ns (20.038%)  route 0.766ns (79.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.241     7.442    CPU/mdunit/divider/HILO/dff_loop[42].dff/q_reg_0
    SLICE_X3Y66          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.870     2.035    CPU/mdunit/divider/HILO/dff_loop[42].dff/clk_100mhz_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[42].dff/q_reg/C
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.158     1.433    CPU/mdunit/divider/HILO/dff_loop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (arrival time - required time)
  Source:                 CPU/dx/dff_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mdunit/divider/HILO/dff_loop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.192ns (20.038%)  route 0.766ns (79.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     6.484    CPU/dx/dff_loop[27].dff/clk0
    SLICE_X9Y78          FDCE                                         r  CPU/dx/dff_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.146     6.630 r  CPU/dx/dff_loop[27].dff/q_reg/Q
                         net (fo=46, routed)          0.525     7.155    CPU/dx/dff_loop[25].dff/q_reg_10
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.046     7.201 f  CPU/dx/dff_loop[25].dff/q_i_2__23/O
                         net (fo=75, routed)          0.241     7.442    CPU/mdunit/divider/HILO/dff_loop[43].dff/q_reg_0
    SLICE_X3Y66          FDCE                                         f  CPU/mdunit/divider/HILO/dff_loop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.870     2.035    CPU/mdunit/divider/HILO/dff_loop[43].dff/clk_100mhz_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  CPU/mdunit/divider/HILO/dff_loop[43].dff/q_reg/C
                         clock pessimism             -0.479     1.555    
                         clock uncertainty            0.035     1.591    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.158     1.433    CPU/mdunit/divider/HILO/dff_loop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  6.010    





