// Seed: 2964618972
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(id_5 or posedge id_5) begin
    id_4 = 1;
  end
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  wire  id_2,
    output logic id_3,
    input  tri1  id_4,
    input  logic id_5,
    input  tri1  id_6,
    output wor   id_7,
    output logic id_8
);
  initial begin
    if (1) begin
      id_8 <= #1 1;
      id_8 <= #id_6 1;
      $display(1'b0, id_2, id_4);
    end else begin
      id_0 <= id_5;
      id_3 <= 1;
    end
  end
  assign id_0 = 1;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
endmodule
