0.7
2020.2
Oct 13 2023
20:47:58
D:/Electronic and Telecomunication/RTL_design/CPU design/instruction_register/instruction_register.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/Electronic and Telecomunication/RTL_design/CPU design/instruction_register/instruction_register.srcs/sources_1/new/InstrunctionRegister.v,1709114827,verilog,,,,InstrunctionRegister,,,,,,,,
