/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [33:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[93]);
  assign celloutsig_0_16z = ~(celloutsig_0_12z[3] | celloutsig_0_4z);
  assign celloutsig_0_4z = ~in_data[76];
  assign celloutsig_1_2z = in_data[125] | celloutsig_1_1z;
  assign celloutsig_1_0z = ~(in_data[188] ^ in_data[122]);
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= in_data[59:49];
  assign celloutsig_0_10z = _00_[4:2] & { celloutsig_0_2z[6:5], celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_10z[2], celloutsig_0_4z, _00_, _00_, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z } & { _00_[7:1], celloutsig_0_0z, celloutsig_0_2z[12:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_11z[33:16], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z } & { in_data[38:30], celloutsig_0_10z, _00_ };
  assign celloutsig_1_5z = { in_data[112:104], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } & { in_data[153:134], celloutsig_1_1z };
  assign celloutsig_0_7z = _00_[10:1] <= { _00_[6:3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_2z[12:7], celloutsig_0_7z } <= { in_data[40:37], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_15z = ! { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_11z = ! { celloutsig_1_5z[6], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_9z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_8z } || { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_1z ? { in_data[151:149], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, 1'h1, celloutsig_1_17z } : { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_2z[12:1] = celloutsig_0_1z ? in_data[25:14] : in_data[38:27];
  assign celloutsig_1_16z = | celloutsig_1_7z;
  assign celloutsig_0_5z = | { in_data[27:25], celloutsig_0_1z };
  assign celloutsig_0_19z = | { celloutsig_0_17z[14:9], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_1_8z = | { celloutsig_1_5z[8:7], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_20z = ~^ _00_[6:4];
  assign celloutsig_1_4z = ~^ { in_data[131:125], celloutsig_1_1z };
  assign celloutsig_1_10z = ~^ celloutsig_1_7z[5:0];
  assign celloutsig_0_0z = ^ in_data[56:46];
  assign celloutsig_1_1z = ^ { in_data[156], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[136:130], celloutsig_1_11z, celloutsig_1_16z } >> in_data[113:105];
  assign celloutsig_1_18z = { celloutsig_1_5z[12:8], celloutsig_1_9z } >> celloutsig_1_5z[19:12];
  assign celloutsig_0_6z = _00_[3:0] >> celloutsig_0_2z[6:3];
  assign celloutsig_0_12z = in_data[24:19] >> celloutsig_0_11z[30:25];
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } >> celloutsig_1_7z[2:0];
  assign celloutsig_1_3z = in_data[114:112] ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_1_7z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_7z = { celloutsig_1_5z[18], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_2z) | (celloutsig_1_3z[0] & celloutsig_1_1z));
  assign celloutsig_0_2z[0] = celloutsig_0_0z;
  assign { out_data[135:128], out_data[120:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
