Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff64349f2ccb4e61840ce6ed5cd3c677 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot motherboard_tb_behav xil_defaultlib.motherboard_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port a [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:107]
WARNING: [VRFC 10-278] actual bit length 42 differs from formal bit length 15 for port in [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:288]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign_extend [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:327]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port a [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:328]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:288]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLOCK_GENERATOR(DIVIDE=1)
Compiling module xil_defaultlib.ROM(LENGTH=32'b0100000000)
Compiling module xil_defaultlib.IMMEDIATE_TO_ALU_CONVERTER
Compiling module xil_defaultlib.PROCESSOR_DECODER
Compiling module xil_defaultlib.REGISTER(WIDTH=32)
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.MUX(WIDTH=5,INPUTS=3)
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.VALUE_EXTEND
Compiling module xil_defaultlib.SHIFT_LEFT
Compiling module xil_defaultlib.MUX(WIDTH=32,INPUTS=4)
Compiling module xil_defaultlib.MUX(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.OR(WIDTH=4)
Compiling module xil_defaultlib.MUX(WIDTH=32,INPUTS=3)
Compiling module xil_defaultlib.TRIBUFFER(WIDTH=32)
Compiling module xil_defaultlib.SHIFT_RIGHT
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.AND(WIDTH=4)
Compiling module xil_defaultlib.NOR(WIDTH=17)
Compiling module xil_defaultlib.DECODER(INPUT_WIDTH=2)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.ExtToIntSync
Compiling module xil_defaultlib.QuadratureDecoder
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.Motherboard(CLOCK_DIVIDER=1)
Compiling module xil_defaultlib.motherboard_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot motherboard_tb_behav
