`include "interface.sv"
import pkg::*;

module tb_top;
  test t1;
  bit clk;

  always #5 clk = ~clk;
   
  
  //creatinng instance of interface, inorder to connect DUT and testcase
  mem_intf intf(clk);
  
  //Testcase instance, interface handle is passed to test as an argument
 
  
  //DUT instance, interface signals are connected to the DUT ports
  SinglePortRAM DUT (
    .clk(intf.clk),
    .addr(intf.addr),
    .we(intf.we),
    .en(intf.en),
    .din(intf.din),
    .dout(intf.dout)
   );
  
  //enabling the wave dump
  initial begin 
    t1=new(intf);
    t1.run;
    $dumpfile("dump.vcd"); $dumpvars;
    #200 $finish;
  end
endmodule
