set ::env(PROJECT_NAME) cv32e40p_core
set ::env(DESIGN_TOP) cv32e40p_wrapper
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Cores/cv32e40p_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_wrapper.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) core
