<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006059A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006059</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17847998</doc-number><date>20220623</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="regional"><country>EP</country><doc-number>21183187.0</doc-number><date>20210701</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>40</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>06</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>7813</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>407</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>0611</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">Transistor Device</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only"><addressbook><orgname>Infineon Technologies Austria AG</orgname><address><city>Villach</city><country>AT</country></address></addressbook><residence><country>AT</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Tegen</last-name><first-name>Stefan</first-name><address><city>Dresden</city><country>DE</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Ferrara</last-name><first-name>Alessandro</first-name><address><city>Landskron</city><country>AT</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Hirler</last-name><first-name>Franz</first-name><address><city>Isen</city><country>DE</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>Josiek</last-name><first-name>Andrei</first-name><address><city>Dresden</city><country>DE</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>Kroenke</last-name><first-name>Matthias</first-name><address><city>Dresden</city><country>DE</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A transistor device includes a semiconductor substrate having a first major surface, a cell field, and an edge termination region laterally surrounding the cell field. The cell field includes elongate trenches that extend from the first major surface into the semiconductor substrate and that are positioned substantially parallel to one another such that one or more inner elongate trenches are arranged between two outermost elongate trenches and elongate mesas, each elongate mesa being formed between neighbouring elongate trenches. The elongate mesas include a drift region, a body region on the drift region and a source region on the body region. In a top view, one or both of the outermost elongate trenches has a different contour from the one or more inner elongate trenches.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="154.94mm" wi="144.70mm" file="US20230006059A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="150.11mm" wi="134.54mm" file="US20230006059A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="137.92mm" wi="124.88mm" file="US20230006059A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="166.54mm" wi="146.73mm" file="US20230006059A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="214.29mm" wi="119.46mm" file="US20230006059A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="206.33mm" wi="121.75mm" file="US20230006059A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="86.95mm" wi="133.52mm" file="US20230006059A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="166.03mm" wi="103.89mm" file="US20230006059A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="228.60mm" wi="150.54mm" file="US20230006059A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">BACKGROUND</heading><p id="p-0002" num="0001">Transistor devices used in power electronic applications are often fabricated with silicon (Si) semiconductor materials. Common transistor devices for power applications include Si CoolMOS&#xae;, Si Power MOSFETs, and Si Insulated Gate Bipolar Transistors (IGBTs).</p><p id="p-0003" num="0002">A transistor device for power applications may be based on the charge compensation principle and may include an active cell field including a plurality of trenches, each including a field plate for charge compensation. In some designs, the trenches and the mesas that are formed between adjacent trenches each have an elongate striped structure.</p><p id="p-0004" num="0003">Typically, the active cell field of the transistor device is laterally surrounded by an edge termination structure which serves to avoid breakdown of the semiconductor device due to edge effects and to improve the performance of the device. US 2017/0263718 A1 discloses an edge termination structure surrounding a high-voltage MOSFET for reducing a peak lateral electric field. The edge termination structure includes a sequence of annular trenches and annular mesas circumscribing the high-voltage MOSFET, whereby each of the annular trenches is laterally separated from the other annular trenches by one of the annular semiconductor mesas.</p><p id="p-0005" num="0004">However, further improvements would be desirable to further improve the performance of transistor devices, including MOSFET devices, to achieve a good on state resistance (RDS(on)) and a higher breakdown voltage.</p><heading id="h-0002" level="1">SUMMARY</heading><p id="p-0006" num="0005">According to the invention, a transistor device is provided that comprises a semiconductor substrate having a first major surface, a cell field and an edge termination region laterally surrounding the cell field. The cell field comprises a plurality of elongate trenches that extend from the first major surface into the semiconductor substrate and that are positioned substantially parallel to one another such that one or more inner elongate trenches are arranged between two outermost elongate trenches. The cell field further comprises elongate mesas, each elongate mesa being formed between neighbouring elongate trenches. The elongate mesas comprise a drift region, a body region on the drift region and a source region on the body region. In a top view, one or both of the outermost elongate trenches has a different contour from the one or more inner elongate trenches.</p><p id="p-0007" num="0006">In some embodiments, one or both of the outermost trenches has an outer corner facing towards the edge termination region and an inner corner facing towards an inner elongate trench. The inner trenches have first and second corners. In some embodiments, the outer corner of the outermost elongate trench has a different contour from the first and second corners of the one or more inner elongate trenches.</p><p id="p-0008" num="0007">In some embodiments, one or both of the outermost trenches is asymmetrical with respect to a line of symmetry extending along the mid line of the length of the outermost trench.</p><p id="p-0009" num="0008">The outermost trenches each have two ends, each end having an outer corner facing towards the edge termination region and an inner corner facing towards an inner elongate trench. The two outer corners may have a different contour from the inner corners and/or have a different contour from the first and second corners of the one or more inner elongate trenches.</p><p id="p-0010" num="0009">In some embodiments, the edge termination region comprises an edge trench that extends from the first major surface into the semiconductor substrate and that laterally surrounds the cell field. The edge trench comprises longitudinal trench portions and transverse trench portions that extend between the longitudinal trench portions such that an inner trench corner is formed at each intersection between an inner side wall of one of the longitudinal trench portions and an inner side wall of one of the transverse trench portions. An edge mesa is formed between the edge trench and the cell field. The edge mesa also surrounds the cell field and the plurality of elongate trenches.</p><p id="p-0011" num="0010">In some embodiments, the edge trench comprises two longitudinal trench portions and two transverse trench portions that extend between the longitudinal trench portions such that an inner trench corner is formed at each intersection between an inner side wall of the longitudinal trench portion and an inner side wall of the transverse trench portion. In this embodiment, the edge trench is substantially rectangular or square in plan view. In other embodiments, the edge trench comprises more than two longitudinal portions and more than two transverse portions, for example so as to have an indentation in plan view so that the edge trench extends laterally around two sides of a gate pad positioned in a corner of the semiconductor substrate or laterally around three sides of a gate pad that is positioned intermediate the length of semiconductor substrate. More broadly, the edge trench and the edge mesa both have a lateral continuous uninterrupted form and continuously and uninterruptedly laterally surround the cell field and the plurality of elongate trenches. The lateral form of the edge trench may be substantially concentric with the lateral contour of the cell field.</p><p id="p-0012" num="0011">In some embodiments, the inner trench corner of the edge trench has a radius of curvature R that is greater than the width W of the edge mesa measured between the longitudinal trench portion and a longitudinal side wall of the outermost elongate trench and/or the inner trench corner of the edge trench has a radius of curvature R that is greater than the width w<sub>m </sub>of the elongate mesa.</p><p id="p-0013" num="0012">In some embodiments, the inner trench corner of the edge trench has a radius of curvature R that is at least 10% greater than the width W of the edge mesa and, therefore, greater than any difference resulting from process variations.</p><p id="p-0014" num="0013">In an alternative embodiment, a transistor device is provided that comprises a semiconductor substrate having a first major surface, a cell field and an edge termination region laterally surrounding the cell field. The cell field comprises a plurality of elongate trenches that extend from the first major surface into the semiconductor substrate and that are positioned substantially parallel to one another such that one or more inner elongate trenches are arranged between two outermost elongate trenches. The cell field further comprises elongate mesas, each mesa being formed between neighbouring elongate trenches. The elongate mesas comprise a drift region, a body region on the drift region and a source region on the body region. The edge termination region comprises an edge trench that extends from the first major surface into the semiconductor substrate and that surrounds the cell field, wherein the edge trench comprises longitudinal trench portions and transverse trench portions that extend between the longitudinal trench portions such that an inner trench corner is formed at each intersection between an inner side wall of the longitudinal trench portion and an inner side wall of the transverse trench portion. The inner trench corner of the edge trench has a radius of curvature R and an edge mesa is formed between the edge trench and the cell field. One or both of the outermost elongate trenches has an outer corner facing towards the edge termination region and an inner corner facing towards an inner elongate trench. A difference between a width W<sub>1 </sub>of the edge mesa measured between the inner corner of the edge trench and the outer corner of the outermost elongate trench and a width W of the edge mesa measured between the longitudinal trench portion and a longitudinal side wall of the outermost elongate trench is less than 10%.</p><p id="p-0015" num="0014">In a further implementation of this embodiment, and in a top view, one or both of the outermost elongate trenches has a different contour from the inner elongate trenches.</p><p id="p-0016" num="0015">In a further implementation of this embodiment, the edge termination region comprises an edge trench that extends from the first major surface into the semiconductor substrate and that laterally surrounds the cell field. The edge trench comprises longitudinal trench portions and transverse trench portions that extend between the longitudinal trench portions such that an inner trench corner is formed at each intersection between an inner side wall of one of the longitudinal trench portions and an inner side wall of one of the transverse trench portions. An edge mesa is formed between the edge trench and the cell field. The edge mesa also surrounds the cell field and the plurality of elongate trenches.</p><p id="p-0017" num="0016">In some embodiments, the edge trench comprises two longitudinal trench portions and two transverse trench portions that extend between the longitudinal trench portions such that an inner trench corner is formed at each intersection between an inner side wall of the longitudinal trench portion and an inner side wall of the transverse trench portion. In this embodiment, the edge trench is substantially rectangular or square in plan view. In other embodiments, the edge trench comprises more than two longitudinal portions and more than two transverse portions, for example so as to have an indentation in plan view so that the edge trench extends laterally around two sides of a gate pad positioned in a corner of the semiconductor substrate or laterally around three sides of a gate pad that is positioned intermediate the length of semiconductor substrate. More broadly, the edge trench and the edge mesa both have a lateral continuous uninterrupted form and continuously and uninterruptedly laterally surround the cell field and the plurality of elongate trenches. The lateral form of the edge trench may be substantially concentric with the lateral contour of the cell field.</p><p id="p-0018" num="0017">In some embodiments, the outermost elongate trench has an outer corner facing towards the edge termination region and an inner corner facing towards an inner elongate trench, wherein the outer corner and the inner corner have a differing radius of curvature.</p><p id="p-0019" num="0018">In some embodiments, the radius of curvature differs by at least 10% and by a greater amount than that resulting from processing variations.</p><p id="p-0020" num="0019">In some embodiments, the outer corner of the outermost elongate trench has a radius of curvature R<sub>1 </sub>that is greater than a radius of curvature R<sub>2 </sub>of the inner corner.</p><p id="p-0021" num="0020">In some embodiments, the radius of curvature R<sub>1 </sub>is at least 10% greater than R<sub>2 </sub>and differs by a greater amount than that resulting from processing variations.</p><p id="p-0022" num="0021">In some embodiments, in plan view the corners of the inner elongate trenches have substantially the same radius of curvature, R<sub>3</sub>. In some embodiments, R<sub>3 </sub>varies by less than 5%.</p><p id="p-0023" num="0022">In some embodiments, R<sub>1</sub>&#x3e;R<sub>3</sub>. In some embodiments, the difference between R<sub>1 </sub>and R<sub>3 </sub>is at least 10% and differs by a greater amount than that resulting from processing variations.</p><p id="p-0024" num="0023">In some embodiments, R<sub>1</sub>&#x3e;R<sub>2</sub>&#x3e;R<sub>3</sub>. In some embodiments, the difference between R<sub>1 </sub>and R<sub>2 </sub>and between R<sub>2 </sub>and R<sub>3 </sub>is at least 10% and differs by a greater amount than that resulting from processing variations.</p><p id="p-0025" num="0024">In some embodiments, the radius of curvature R of the inner trench corner of the edge trench is at least 1 &#x3bc;m.</p><p id="p-0026" num="0025">In some embodiments, the width W of the edge mesa lies in the range of 0.1 &#x3bc;m and 2 &#x3bc;m and/or each of the elongate trenches and the elongate mesas have a width that lies in the range of 0.1 &#x3bc;m and 2 &#x3bc;m.</p><p id="p-0027" num="0026">In some embodiments, the width W of the edge mesa lies in the range of 0.2 &#x3bc;m and 2 &#x3bc;m and/or each of the elongate trenches and the elongate mesas have a width that lies in the range of 0.2 &#x3bc;m and 2 &#x3bc;m.</p><p id="p-0028" num="0027">In some embodiments, the edge trench has a depth d<sub>T </sub>and the radius of curvature R of the inner trench corner of the edge trench is greater than the width W of the edge mesa at at least one position within the depth of the edge trench.</p><p id="p-0029" num="0028">In an embodiment, the position at which the radius of curvature R of the inner trench corner of the edge trench is greater than the width W of the edge mesa is dT/2.</p><p id="p-0030" num="0029">In some embodiments, the radius of curvature R of the inner trench corner of the edge trench is greater than the width W of the edge mesa over the entire depth d<sub>T </sub>of the edge trench.</p><p id="p-0031" num="0030">In some embodiments, the transistor device further comprises at least one further cell field arranged laterally adjacent the cell field in the semiconductor substrate, the further cell field being surrounded by a further edge trench and a further edge mesa. The further cell field, further edge trench and further edge mesa may have the features of any one of the embodiments described herein. Each of the cell fields of the transistor device and its associated edge mesa and edge trench may have the same structure and may have the arrangement of any one of the embodiments described herein.</p><p id="p-0032" num="0031">The transistor device may be a MOSFET or IGBT. The transistor device may include a trench gate or planar gate structure.</p><p id="p-0033" num="0032">In some embodiments, the transistor device further comprises a field plate positioned in each elongate trench or some of the elongate trenches within the cell field.</p><p id="p-0034" num="0033">In some embodiments, the transistor device further comprises elongate gate trenches that extend parallel to the elongate trenches. One elongate gate trench is positioned in some or all of the elongate mesas.</p><p id="p-0035" num="0034">In other embodiments, the transistor device further comprises a planar gate positioned on one or more of the elongate mesas.</p><p id="p-0036" num="0035">In some embodiments, the transistor device further comprises a gate electrode positioned in each elongate trench, or a gate electrode positioned in two or more of the elongate gate trenches.</p><p id="p-0037" num="0036">In some embodiments, the transistor device further comprises a field plate positioned in some or all of the elongate trenches and agate electrode arranged above and electrically insulated from the field plate.</p><p id="p-0038" num="0037">Those skilled in the art will recognize additional features and advantages upon reading the following detailed description, and upon viewing the accompanying drawings.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0003" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0039" num="0038">The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts. The features of the various illustrated embodiments can be combined unless they exclude each other. Exemplary embodiments are depicted in the drawings and are detailed in the description which follows.</p><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> illustrates a schematic plan view of a transistor device.</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>1</b>B</figref> illustrates an enlarged view of a corner region of the transistor device of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>.</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>1</b>C</figref> illustrates a schematic cross-sectional view of the transistor device of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>.</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates a schematic plan view of a portion of a transistor device according to an embodiment.</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates a schematic plan view of a portion of the transistor device according to an embodiment.</p><p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates a schematic plan view of a portion of a transistor device according to an embodiment</p><p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates a perspective view of a portion of a transistor device according to an embodiment.</p><p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates a graph of breakdown voltage calculated for different radii of curvature of a trench in the edge termination region.</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates a schematic plan view of a portion of a transistor device according to an embodiment with two or more cell fields.</p><p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. <b>8</b>A</figref> illustrates a schematic cross-sectional view of a transistor device according to an embodiment which has a planar gate structure.</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>8</b>B</figref> illustrates a schematic cross-sectional view of a transistor device according to an embodiment which has a trench gate structure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0004" level="1">DETAILED DESCRIPTION</heading><p id="p-0051" num="0050">In the following detailed description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as &#x201c;top&#x201d;, &#x201c;bottom&#x201d;, &#x201c;front&#x201d;, &#x201c;back&#x201d;, &#x201c;leading&#x201d;, &#x201c;trailing&#x201d;, etc., is used with reference to the orientation of the figure(s) being described. Because components of the embodiments can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. The following detailed description, thereof, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.</p><p id="p-0052" num="0051">A number of exemplary embodiments will be explained below. In this case, identical structural features are identified by identical or similar reference symbols in the figures. In the context of the present description, &#x201c;lateral&#x201d; or &#x201c;lateral direction&#x201d; should be understood to mean a direction or extent that runs generally parallel to the lateral extent of a semiconductor material or semiconductor carrier. The lateral direction thus extends generally parallel to these surfaces or sides. In contrast thereto, the term &#x201c;vertical&#x201d; or &#x201c;vertical direction&#x201d; is understood to mean a direction that runs generally perpendicular to these surfaces or sides and thus to the lateral direction. The vertical direction therefore runs in the thickness direction of the semiconductor material or semiconductor carrier.</p><p id="p-0053" num="0052">As employed in this specification, when an element such as a layer, region or substrate is referred to as being &#x201c;on&#x201d; or extending &#x201c;onto&#x201d; another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being &#x201c;directly on&#x201d; or extending &#x201c;directly onto&#x201d; another element, there are no intervening elements present.</p><p id="p-0054" num="0053">As employed in this specification, when an element is referred to as being &#x201c;connected&#x201d; or &#x201c;coupled&#x201d; to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being &#x201c;directly connected&#x201d; or &#x201c;directly coupled&#x201d; to another element, there are no intervening elements present.</p><p id="p-0055" num="0054">As used herein, various device types and/or doped semiconductor regions may be identified as being of n type or p type, but this is merely for convenience of description and not intended to be limiting, and such identification may be replaced by the more general description of being of a &#x201c;first conductivity type&#x201d; or a &#x201c;second, opposite conductivity type&#x201d; where the first type may be either n or p type and the second type then is either p or n type.</p><p id="p-0056" num="0055">The Figures illustrate relative doping concentrations by indicating &#x201c;&#x2212;&#x201d; or &#x201c;+&#x201d; next to the doping type &#x201c;n&#x201d; or &#x201c;p&#x201d;. For example, &#x201c;n<sup>&#x2212;</sup>&#x201d; means a doping concentration which is lower than the doping concentration of an &#x201c;n&#x201d;-doping region while an &#x201c;n<sup>+</sup>&#x201d;-doping region has a higher doping concentration than an &#x201c;n&#x201d;-doping region. Doping regions of the same relative doping concentration do not necessarily have the same absolute doping concentration. For example, two different &#x201c;n&#x201d;-doping regions may have the same or different absolute doping concentrations.</p><p id="p-0057" num="0056">A transistor device is optimized for switching applications and typically has a voltage rating indicating the voltage at which the transistor device may be safely operated. When the transistor device is off, it is capable of blocking a certain voltage, such as 100V, 120V or 150V, known as the blocking voltage or BVDSS for a particular drain source current (Ins). When the transistor device is on, it has a sufficiently low on-resistance (RON) for the application in which it is used, i.e., it experiences sufficiently low conduction loss when a substantial current passes through the device.</p><p id="p-0058" num="0057">Some types of transistor device, such as a MOSFET, include a cell field comprising a plurality of substantially identical transistor cells, each having a transistor structure. The cells are electrically connected to form a single transistor device for switching. The cell field provides the active area of the transistor device within the semiconductor die in which the transistor device is formed. The transistor device includes an edge termination region that laterally surrounds the cell field and has a structure that serves to reduce the peak lateral electric field between the cell field and the side faces of the transistor device, i.e. the side faces of the semiconductor die, to avoid breakdown of the semiconductor device due to edge effects and to improve the performance of the device.</p><p id="p-0059" num="0058">The edge termination region occupies part of the semiconductor die. Since the edge termination region does not contribute to the switching operation of the transistor device, it is desirable that the edge termination region does not occupy too much space so as to avoid increasing the lateral size of the die or having to decrease the size of the cell field and the active area for a given lateral size of the die.</p><p id="p-0060" num="0059">The corner region of the transistor device and, in particular, the transition region between the active cell field and the edge termination region in the corner region of the transistor device can suffer from a lower breakdown voltage. Consequently, it is proposed herein to adopt measures to further optimise the design of the corner regions of the transistor device.</p><p id="p-0061" num="0060">In some embodiments, the laterally outermost cells of the cell field have a different structure to the remainder of the cells of the cell field in order to avoid breakdown in the corner region. Alternatively, or in addition, the design of the corner region of the edge termination region is optimised in order to avoid breakdown in the corner region.</p><p id="p-0062" num="0061">Various embodiments are provided herein in which one or both of the contour of the laterally outermost elongate trenches of the outermost transistor cell and the contour of the innermost edge trench of the edge termination region are formed so as to reduce the likelihood of breakdown in this region of the transistor device and to increase the breakdown voltage BVDSS of the transistor device.</p><p id="p-0063" num="0062"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> illustrates a schematic plan view of a transistor device <b>10</b>, <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> illustrates an enlarged view of a corner region of the transistor device <b>10</b> of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>1</b>C</figref> illustrates a cross-sectional view of the transistor device <b>10</b> of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>.</p><p id="p-0064" num="0063">The transistor device <b>10</b> comprises a semiconductor substrate <b>11</b> having a first major surface <b>12</b>, a cell field <b>13</b> providing the active area of the transistor device <b>10</b> and an edge termination region <b>14</b> which laterally surrounds the cell field <b>13</b>. Each of the cells of the cell field has a transistor structure. The cell field <b>13</b> comprises a plurality of elongate trenches <b>15</b> that extend from the major surface <b>12</b> into the semiconductor substrate <b>11</b>. The elongate trenches <b>15</b> are positioned substantially parallel to one another such that one or more inner elongate trenches <b>15</b>&#x2032; are arranged between two outermost elongate trenches <b>15</b>&#x2033;. The cell field <b>13</b> also comprises a plurality of elongate mesas <b>16</b>, one elongate mesa <b>16</b> being formed between neighbouring ones of the elongate trenches <b>15</b>. The elongate trenches <b>15</b> and the mesas <b>16</b> have a strip-like form that is longer than it is wide.</p><p id="p-0065" num="0064">The semiconductor substrate <b>11</b> may be formed of monocrystalline silicon or epitaxially deposited silicon and may also be called a semiconductor die or semiconductor chip. The transistor device may be a Field Effect transistor device, such as a MOSFET device, whereby the term MOSFET is not limited to a metal oxide semiconductor FET, but also includes metal insulator semiconductor FETs. The gate of the transistor device may be formed of metal or of a highly doped semiconductor.</p><p id="p-0066" num="0065">As can be seen in the cross-sectional view of <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>, the elongate mesas <b>16</b> comprise a drift region <b>17</b>, a body region <b>18</b> on the drift region <b>17</b> and a source region <b>19</b> on the body region <b>18</b>. The drift region <b>17</b> is of a first conductivity type, for example n-type, and the body region <b>18</b> is of a second conductivity type which opposes the first conductivity type, for example p-type if the drift zone is n-type. The source region <b>19</b> comprises the first conductivity type and is more highly doped than the drift region <b>17</b>. The transistor device <b>10</b> also includes a highly doped drain region <b>20</b> of the first conductivity type at the rear surface <b>21</b> of the semiconductor substrate <b>11</b>. The transistor device <b>10</b>, therefore has a drift path extending between the front and rear surfaces <b>12</b>, <b>21</b> and can be referred to as a vertical transistor device.</p><p id="p-0067" num="0066">The edge termination region <b>14</b> comprises at least one edge trench <b>22</b> that extends from the first major surface <b>12</b> into the semiconductor substrate <b>11</b>. The edge trench <b>22</b> laterally surrounds the cell field <b>13</b> and can be considered to have an annular form. In some embodiments, the edge trench <b>22</b> comprises two longitudinal trench portions <b>23</b> and two transverse trench portions <b>24</b> that extend between the longitudinal trench portions <b>23</b> to form a continuous annular edge trench <b>22</b>. An edge mesa <b>25</b> is formed between the edge trench <b>22</b> and the cell field <b>13</b>. The edge mesa <b>25</b> also has a continuous annular form.</p><p id="p-0068" num="0067">In the Cartesian coordinate system, the longitudinal trench portions <b>23</b> extend in the y direction and the transverse trench portions <b>24</b> extend in the x direction. In an alternative view, the longitudinal trench portions <b>23</b> extend in the x direction and the transverse trench portions <b>24</b> extend in the y direction. More generally, the longitudinal and transverse portions <b>23</b>, <b>24</b> may be considered first and second portions that are arranged substantially perpendicularly to one another to form an annular edge trench <b>22</b> that continuously and uninterruptedly laterally surrounds the cell field <b>13</b>.</p><p id="p-0069" num="0068">In a top view, one or both of the outermost elongate trenches <b>15</b>&#x2033; has a different contour from the one or more inner elongate trenches <b>15</b>&#x2032; as can be seen more easily in the enlarged top view of <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>. The contour of the outermost trenches <b>15</b>&#x2033; of the cell field <b>13</b> that contributes to the active switching of the transistor device <b>10</b> is adapted to reduce a peak in the electric field in the transition region between the cell field <b>13</b> and the edge termination region <b>14</b>. In some embodiments, the contour of the outermost trenches <b>15</b>&#x2033; of the cell field <b>13</b> is adapted to reduce a peak in the electric field in the transition region between the cell field <b>13</b> and the edge termination region <b>14</b> in the corner region of the semiconductor substrate <b>11</b>. Consequently, the edge termination structure is not exclusively positioned in the edge termination region but also in the cell field <b>13</b> itself, due to an adapted design of the outermost trench or trenches <b>15</b>&#x2033; of the cell field <b>13</b>.</p><p id="p-0070" num="0069">Each elongate trench <b>15</b> has two first or longitudinal sidewalls <b>26</b> which are connected by two second or transverse sidewalls <b>27</b> to form a strip-shaped trench that is longer than it is wide. The first and second side walls <b>26</b>, <b>27</b> are arranged substantially perpendicularly to one another. Four corners are formed, each between a longitudinal side wall <b>26</b> and a transverse sidewall <b>27</b>. In a top view, the contour of the trench <b>15</b> is formed by the shape of the longitudinal and transverse walls <b>26</b>, <b>27</b>.</p><p id="p-0071" num="0070">Referring to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, the outermost trench <b>15</b>&#x2033; has an outer corner <b>28</b> which faces towards the edge termination region <b>14</b> and an inner corner <b>29</b> which faces towards an inner elongate trench <b>15</b>&#x2032;. In some embodiments, the outer corner <b>28</b> has a different contour from the inner corner <b>29</b>. The outermost elongate trench <b>15</b>&#x2033; can be considered to have an asymmetrical contour with respect to a line of symmetry <b>30</b> extending along the midline of the length of the trench <b>15</b>&#x2033;. The contour of the outermost trench <b>15</b>&#x2033; is designed to i.e., reduce a peak in the electric field in the transition region between the cell field <b>13</b> and the edge termination region <b>14</b> in the corner region of the semiconductor substrate <b>11</b>.</p><p id="p-0072" num="0071">Each of the inner elongate trenches <b>15</b>&#x2032; also has second transverse trench walls <b>27</b> extending between two first longitudinal trench walls <b>26</b> so as to form first and second corners <b>31</b>, <b>32</b> between the opposing ends of the transverse sidewalls <b>27</b> and the longitudinal walls <b>26</b> forming the inner elongate trench <b>15</b>&#x2032;. In the schematic view of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, the corners <b>31</b>, <b>32</b> of the inner elongate trenches <b>15</b>&#x2032; are illustrated as having an angle of approximately 90&#xb0; with the transverse sidewalls <b>27</b> being perpendicular to the longitudinal sidewalls <b>26</b>. However, in practice, these corners <b>31</b>, <b>32</b> are typically slightly rounded due to manufacturing process.</p><p id="p-0073" num="0072">In some embodiments, the outer corner <b>28</b> of the outermost elongate trench <b>15</b>&#x2033; has different contour from the first and second corners <b>31</b>, <b>32</b> of the one or more inner elongate trenches <b>15</b>&#x2032; as well has having a different contour from the inner corner <b>29</b>.</p><p id="p-0074" num="0073">In some embodiments, the second outermost elongate trench <b>15</b>&#x2033; at the opposing side of the cell field <b>13</b> has substantially the same arrangement with respect to the edge trench <b>22</b> and inner elongate trenches <b>15</b>&#x2032; so that its outer corner <b>28</b>&#x2032; that faces towards the edge trench <b>22</b> and in the opposing direction to the outer corner <b>28</b> seen in the partial view of <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>. The outer corner <b>28</b>&#x2032; has different contour from the inner corner <b>29</b> and from the first and second corners <b>31</b>, <b>32</b> of the one or more inner elongate trenches <b>15</b>&#x2032;.</p><p id="p-0075" num="0074">The edge trench <b>22</b> has an inner side wall <b>33</b> and an outer side wall <b>34</b> that is spaced apart from the inner side wall <b>33</b> so as to define the width of the edge trench <b>22</b>. The inner sidewall <b>33</b> is considered to be the sidewall which is laterally positioned closer to the cell field <b>13</b>. An inner trench corner <b>35</b> is formed at each intersection between an inner sidewall <b>33</b> of the longitudinal trench portion <b>23</b> and an inner sidewall <b>33</b> of the transverse trench portion <b>24</b>.</p><p id="p-0076" num="0075"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates a plan view of a transistor device <b>10</b> according to an embodiment, in which the design of the corner region includes a modification to the edge trench <b>22</b>. Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the inner trench corner <b>35</b> of the edge trench <b>22</b> has a radius of curvature R which is greater than the width W of the edge mesa <b>25</b> measured at a position between the longitudinal trench portion <b>23</b> and the longitudinal sidewall <b>26</b> of the outermost elongate trench <b>15</b>&#x2033;. It has been found that by having a radius of curvature R of the inner corner <b>35</b> of the edge trench <b>22</b> which is greater than the width W of the edge mesa <b>25</b> measured at a position between the longitudinal trench portion <b>23</b> and the longitudinal sidewall <b>26</b> of the outermost elongate trench <b>15</b>&#x2033; the peak electric field in the corner region can be reduced.</p><p id="p-0077" num="0076">Alternatively, or in addition, the inner corner <b>35</b> of the edge trench <b>22</b> has a radius of curvature R that is greater than the width w<sub>m </sub>of the elongate mesa <b>16</b> formed between the outermost elongate trench <b>15</b>&#x2033; and the next adjacent inner trench <b>15</b>&#x2032;.</p><p id="p-0078" num="0077">In some embodiments, the radius of curvature R of the inner corner <b>35</b> of the edge trench <b>22</b> is at least 10% greater than the width W of the edge mesa <b>25</b>. The difference is therefore greater than the variations in the critical dimensions resulting from the manufacturing processes.</p><p id="p-0079" num="0078"><figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates a plan view of a transistor device <b>10</b> according to an embodiment, in which not only the radius of curvature R of the inner corner <b>35</b> of the edge trench <b>22</b> but also the outer corner <b>28</b> of the outermost elongate trench <b>15</b>&#x2033; is optimised. In some embodiments, the radius R<sub>1 </sub>of the outer corner <b>28</b> is optimised. The edge mesa <b>25</b> has a width W<b>1</b> at a position measured between the inner corner <b>35</b> of the edge trench <b>22</b> and the outer corner <b>28</b> of the outermost elongate <b>15</b>&#x2033; and a width W at a position measured between the inner wall <b>33</b> of the longitudinal trench portion <b>23</b> of the edge trench <b>22</b> and the longitudinal wall <b>26</b> of the outermost trench <b>15</b>&#x2033;. The breakdown voltage in the corner region can be increased by having the widths W<b>1</b> and W be as similar and as possible, for example, the difference between the width W<b>1</b> and the width W should be less than 10%, or less than 5%.</p><p id="p-0080" num="0079">The corner region of the transistor device <b>10</b> and, in particular, the region between the inner corner <b>35</b> of the annular edge trench <b>22</b> and the outer corner <b>28</b> of the outermost elongate trenches <b>15</b>&#x2033; of the cell field <b>13</b>, as indicated in the perspective view of <figref idref="DRAWINGS">FIG. <b>5</b></figref> with an arrow, has been observed to suffer from a lower breakdown voltage than expected. Various embodiments are provided herein in which the contour of the outermost elongate trench <b>15</b>&#x2033; and the contour of the edge trench <b>22</b> are formed so as to reduce the likelihood of breakdown in this region of the transistor device and to increase the breakdown voltage.</p><p id="p-0081" num="0080">Various embodiments are provided herein in which the contour of the outermost elongate trench <b>15</b>&#x2033; and the contour of the edge trench <b>22</b> are formed so as to reduce the difference between the width W<b>1</b> and the width W and to provide an edge mesa <b>29</b> which has a width which is as uniform as possible. This difference between the side W<b>1</b> and width W is reduced by selecting a suitable radius of curvature for one or both of the inner corner <b>35</b> of the edge trench <b>22</b> and the outer corner <b>28</b> of the outermost elongate trench <b>15</b>&#x2033;.</p><p id="p-0082" num="0081"><figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates a top view and <figref idref="DRAWINGS">FIG. <b>5</b></figref> a perspective view of a portion of a transistor device <b>10</b> in which the outermost elongate trench <b>15</b>&#x2033; has an outer corner <b>28</b> having a radius of curvature R<b>1</b> and an inner corner <b>29</b> having a radius of curvature R<b>2</b>. In some embodiments, the radius of curvature R<b>1</b> is greater than the radius of curvature R<b>2</b>. In these embodiments, the outermost elongate trench <b>15</b>&#x2033; is asymmetric about a line of symmetry <b>30</b> extending along the midline of the length of the outermost elongate trench <b>15</b>&#x2033;.</p><p id="p-0083" num="0082">In some embodiments, in addition, the contour of the outermost elongate trench <b>15</b>&#x2033; differs from the contour of one, some or all of the inner trenches <b>15</b>&#x2032; of the plurality of trenches <b>15</b> in the active switching area provided by the cell field <b>13</b>. The outermost trenches <b>15</b>&#x2033; and some or the inner trenches <b>15</b>&#x2032; may not form part of the switching area. In these embodiments, the corners <b>31</b>, <b>32</b> of the inner elongate trenches <b>15</b>&#x2032; typically have substantially the same radius of curvature R<b>3</b>. Typically, the radius of curvature R<b>3</b> is less than the radius of curvature R<b>1</b> of the outer corner <b>28</b> of the outermost elongate trench <b>15</b>&#x2033;.</p><p id="p-0084" num="0083">In some embodiments, the radius of curvature R<b>1</b> of the outer corner <b>28</b> of the outermost elongate trench <b>15</b>&#x2033; is greater than the radius of curvature R<b>2</b> of the inner corner <b>29</b> of the outermost elongate trench <b>15</b>&#x2033; and radius of curvature R<b>2</b> is greater than the radius of curvature R<b>3</b> of the corners <b>31</b>, <b>32</b> of the inner elongate trenches <b>15</b>&#x2032;.</p><p id="p-0085" num="0084">Typically, the side walls of the edge trench <b>22</b> as well as the side walls of the elongate trenches <b>15</b> do not extends exactly perpendicularly to the first surface <b>12</b> into the semiconductor substrate <b>1</b>. Due to the etching process used to form the edge trench <b>22</b> and elongate trenches <b>25</b>, the edge trench <b>22</b> and elongate trenches <b>25</b> commonly have a slightly tapered form such that the width of the edge trench <b>22</b> and elongate trenches <b>15</b> is greater when measured at a position at the first major surface <b>12</b> than at the base of the respective trench.</p><p id="p-0086" num="0085">The edge trench <b>22</b> has a depth d<sub>T </sub>as indicated in the cross-sectional view of <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>. The radius of curvature R of the inner trench corner <b>35</b> of the edge trench <b>22</b> is greater than the width W of the edge mesa at least one position within the depth d<sub>T </sub>of the trench.</p><p id="p-0087" num="0086">In some embodiments, the position within the depth d<sub>T </sub>of the edge trench <b>22</b> in which the radius of curvature of the inner trench corner <b>35</b> of the edge trench <b>22</b> is greater than the width W of the edge mesa <b>25</b> is measured at a position of half of the depth of the edge trench, that is d<sub>T</sub>/2. In some embodiments, the radius of curvature R of the inner trench corner <b>36</b> of the edge trench <b>22</b> is greater than the width W of the edge mesa <b>25</b> over the entire depth d<sub>T </sub>of the edge trench <b>22</b>.</p><p id="p-0088" num="0087"><figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates a graph of breakdown voltage (BV) calculated for different radii of curvature R of the inner corner <b>35</b> of the edge trench <b>22</b> for a particular transistor device. It can be seen that the breakdown voltage increases as the radius of curvature R is increased and that there is a maximum in the curve for a radius of curvature R of around 0.9 &#x3bc;m to 2 &#x3bc;m, for this design of transistor device. As examples, the radius of curvature R of the inner trench corner <b>35</b> of the edge trench <b>22</b> is at least 1 &#x3bc;m. The width W of the edge mesa <b>25</b> may lie within the range of 0.1 &#x3bc;m to 2 &#x3bc;m, or 0.2 &#x3bc;m to 2 &#x3bc;m, and each of the elongate trenches <b>15</b> and the elongate mesas <b>16</b> has a width that lies in the range of 0.1 &#x3bc;m to 2 &#x3bc;m, or 0.2 &#x3bc;m to 2 &#x3bc;m.</p><p id="p-0089" num="0088"><figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates a schematic top view of a portion of a semiconductor device <b>10</b> prime according to a further embodiment. The transistor device <b>10</b>&#x2032; comprises two or more cell fields <b>13</b> each of which is laterally surrounded by an edge trench <b>22</b>. Each cell field <b>13</b> comprises a plurality of elongate trenches <b>15</b> with two outermost elongate trenches <b>15</b>&#x2033; being positioned on opposing sides of one or more inner elongate trenches <b>15</b>&#x2032;. The plurality of trenches <b>15</b> and associated mesas <b>16</b> forms a cell field <b>13</b> that is laterally surrounded by an edge trench <b>22</b>.</p><p id="p-0090" num="0089">Since each cell field <b>13</b> is laterally surrounded by an edge trench <b>22</b>, two portions, e.g. transverse portions <b>24</b>, of two edge trenches <b>22</b> are positioned between two cell fields <b>13</b>. The edge termination region <b>14</b> may include one or more further edge trenches <b>37</b> which also have a generally annular form and which laterally surround and enclose all of the two or more cell fields <b>13</b> and the outer portions of the edge trenches <b>22</b> of each cell field <b>13</b>. The outermost elongate trenches <b>15</b>&#x2033; of each cell field <b>13</b> may have a contour which differs from the inner elongate trenches <b>15</b>&#x2032; for example, and/or the inner corner <b>35</b> of the edge trench <b>22</b> of each cell field <b>13</b> may have a contour or radius according to any one of the embodiments described herein.</p><p id="p-0091" num="0090">The various arrangements of the edge trench <b>22</b>, edge mesa <b>25</b> and elongate trenches <b>15</b> may be used for transistor devices having various transistor structures.</p><p id="p-0092" num="0091">In some embodiments, such as that illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>, the plurality of elongate trenches <b>15</b> of the cell field <b>13</b> that provides the active portion of the transistor device <b>10</b> include an electrically conductive field plate <b>38</b> positioned in each elongate trench <b>15</b> which is electrically insulated from the semiconductor substrate <b>11</b> by dielectric material <b>39</b> which lines the sidewalls <b>26</b>, <b>27</b> and base <b>40</b> of the elongate trenches <b>15</b>. The edge trench <b>22</b> may also include an electrically conductive field plate <b>41</b> which may have a continuous annular shape in plan view. The edge field plate <b>41</b> is also electrically insulated from the semiconductor substrate <b>11</b> by a dielectric layer <b>42</b> which lines the sidewalls <b>33</b>, <b>34</b> and base <b>43</b> of the edge trench <b>22</b>. The edge field plate <b>41</b> may extend to the front surface <b>12</b> of the semiconductor substrate <b>11</b> and be electrically coupled to source potential, for example by a metallisation layer <b>44</b> positioned on the front surface <b>12</b> which extends from the edge field plate <b>41</b> to the n+-doped source regions <b>19</b>.</p><p id="p-0093" num="0092">In some embodiments, the transistor device <b>10</b> has a gate trench structure in which the gate electrode <b>45</b> is positioned in the elongate trenches <b>15</b> in the cell field <b>13</b> which form part of the switching area of the transistor device <b>10</b>. In some embodiments, the gate electrode <b>45</b> is positioned in each of the elongate trenches <b>15</b>. In some embodiments, the gate electrode <b>45</b> is omitted from some of the elongate trenches <b>15</b> so that these elongate trenches include only a field plate or a field plate and some other structure on top of the field plate.</p><p id="p-0094" num="0093">Referring to <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>, in some embodiments, the gate electrode <b>45</b> is positioned in the elongate trenches <b>15</b> above the field plate <b>38</b> in the elongate trenches <b>15</b>. The gate electrode is electrically insulated from the field plate <b>38</b> by an intervening dielectric layer <b>46</b> and is electrically insulated from the semiconductor substrate <b>11</b> by a dielectric layer <b>47</b> which lines the sidewalls <b>26</b>, <b>27</b> of the elongate trenches <b>15</b> in the upper portion. The dielectric layer <b>47</b> is typically thinner than the dielectric layer <b>39</b> insulating the field plate <b>38</b> from the semiconductor substrate <b>11</b> and forms the gate oxide of the MOSFET structure.</p><p id="p-0095" num="0094">In other embodiments, such as that illustrated in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, the transistor device <b>10</b> has a planar gate structure in which each of the elongate trenches <b>15</b> includes a field plate <b>38</b> which extends to or nearly to the front surface <b>12</b> of the semiconductor substrate <b>11</b>. The gate electrode <b>45</b> is positioned on the front surface <b>12</b> of the semiconductor substrate <b>11</b> on the mesas <b>16</b>. In these embodiments, the body region <b>18</b> and source region <b>19</b> have the form of wells positioned on each side of the elongate trenches <b>15</b>.</p><p id="p-0096" num="0095">In some embodiments, such as that illustrated in <figref idref="DRAWINGS">FIG. <b>8</b>B</figref>, the gate electrode <b>45</b> is positioned in a further gate trench <b>48</b> that is separate from the elongate trenches <b>15</b>. The gate trench <b>48</b> which is positioned in the mesa <b>16</b> between two elongate trenches <b>15</b> which comprise a field plate <b>38</b>. The gate trench <b>48</b> has an elongate form such that it extends substantially parallel to the elongate trenches <b>15</b>. The gate trench <b>48</b> has a depth which is less than the depth of the elongate trenches <b>15</b>. The gate trench <b>48</b> is lined with dielectric material <b>49</b> on its side walls <b>50</b>, which forms the gate oxide of the MOSFET, and on its base <b>51</b>.</p><p id="p-0097" num="0096">In some embodiments, the gate electrode <b>45</b> is positioned in two or more elongate trenches <b>15</b> and has a racetrack design.</p><p id="p-0098" num="0097">Spatially relative terms such as &#x201c;under&#x201d;, &#x201c;below&#x201d;, &#x201c;lower&#x201d;, &#x201c;over&#x201d;, &#x201c;upper&#x201d; and the like are used for ease of description to explain the positioning of one element relative to a second element. These terms are intended to encompass different orientations of the device in addition to different orientations than those depicted in the figures. Further, terms such as &#x201c;first&#x201d;, &#x201c;second&#x201d;, and the like, are also used to describe various elements, regions, sections, etc. and are also not intended to be limiting. Like terms refer to like elements throughout the description.</p><p id="p-0099" num="0098">As used herein, the terms &#x201c;having&#x201d;, &#x201c;containing&#x201d;, &#x201c;including&#x201d;, &#x201c;comprising&#x201d; and the like are open ended terms that indicate the presence of stated elements or features, but do not preclude additional elements or features. The articles &#x201c;a&#x201d;, &#x201c;an&#x201d; and &#x201c;the&#x201d; are intended to include the plural as well as the singular, unless the context clearly indicates otherwise. It is to be understood that the features of the various embodiments described herein may be combined with each other, unless specifically noted otherwise.</p><p id="p-0100" num="0099">Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A transistor device, comprising:<claim-text>a semiconductor substrate having a first major surface, a cell field, and an edge termination region laterally surrounding the cell field, wherein the cell field comprises:<claim-text>a plurality of elongate trenches that extend from the first major surface into the semiconductor substrate and that are positioned substantially parallel to one another such that one or more inner elongate trenches are arranged between two outermost elongate trenches; and</claim-text><claim-text>elongate mesas, each elongate mesa being formed between neighbouring elongate trenches, wherein the elongate mesas comprise a drift region, a body region on the drift region and a source region on the body region,</claim-text><claim-text>wherein in a top view, one or both of the outermost elongate trenches has a different contour from the one or more inner elongate trenches.</claim-text></claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The transistor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>,<claim-text>wherein the edge termination region comprises an edge trench that extends from the first major surface into the semiconductor substrate and that laterally surrounds the cell field,</claim-text><claim-text>wherein the edge trench comprises longitudinal trench portions and transverse trench portions that extend between the longitudinal trench portions such that an inner trench corner is formed at each intersection between an inner side wall of the longitudinal trench portion and an inner side wall of the transverse trench portion,</claim-text><claim-text>wherein an edge mesa is formed between the edge trench and the cell field, and</claim-text><claim-text>wherein the inner trench corner of the edge trench has a radius of curvature that is greater than the width of the edge mesa measured between the longitudinal trench portion and a longitudinal side wall of the outermost elongate trench and/or the inner trench corner of the edge trench has a radius of curvature that is greater than the width of the elongate mesa.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The transistor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the radius of curvature of the inner trench corner of the edge trench is at least 1 &#x3bc;m.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The transistor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the width of the edge mesa lies in a range of 0.1 &#x3bc;m and 2 &#x3bc;m and/or the elongate trenches and the elongate mesas have a width that lies in a range of 0.1 &#x3bc;m and 2 &#x3bc;m.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The transistor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the outermost elongate trench has an outer corner facing towards the edge termination region and an inner corner facing towards an inner elongate trench, and wherein the outer corner and the inner corner have a differing radius of curvature.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The transistor device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the outer corner has a radius of curvature R<sub>1 </sub>that is greater than a radius of curvature R<sub>2 </sub>of the inner corner.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The transistor device of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein in plan view, the corners of the inner elongate trenches have substantially a same radius of curvature R<sub>3</sub>.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The transistor device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein R<sub>1</sub>&#x3e;R<sub>3</sub>.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The transistor device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein R<sub>1</sub>&#x3e;R<sub>2</sub>&#x3e;R<sub>3</sub>.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The transistor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a further active cell field arranged laterally adjacent the cell field in the semiconductor substrate, wherein the further active cell field is surrounded by a further edge trench and a further edge mesa.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The transistor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a field plate positioned in each elongate trench.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The transistor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising elongate gate trenches that extend parallel to the elongate trenches and comprising a gate electrode, or a planar gate electrode positioned on one or more of the elongate mesas.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The transistor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a gate electrode positioned in each elongate trench, or a gate electrode positioned in two or more of the elongate gate trenches.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The transistor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a gate electrode arranged above and electrically insulated from the field plate.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. A transistor device, comprising:<claim-text>a semiconductor substrate having a first major surface, a cell field, and an edge termination region laterally surrounding the cell field, wherein the cell field comprises:<claim-text>a plurality of elongate trenches that extend from the first major surface into the semiconductor substrate and that are positioned substantially parallel to one another such that one or more inner elongate trenches are arranged between two outermost elongate trenches;</claim-text><claim-text>elongate mesas, each elongate mesa being formed between neighbouring elongate trenches, wherein the elongate mesas comprise a drift region, a body region on the drift region and a source region on the body region;</claim-text></claim-text><claim-text>wherein the edge termination region comprises an edge trench that extends from the first major surface into the semiconductor substrate and that laterally surrounds the cell field,</claim-text><claim-text>wherein the edge trench comprises longitudinal trench portions and transverse trench portions that extend between the longitudinal trench portions such that an inner trench corner is formed at each intersection between an inner side wall of the longitudinal trench portion and an inner side wall of the transverse trench portion,</claim-text><claim-text>wherein the inner trench corner of the edge trench has a radius of curvature and wherein an edge mesa is formed between the edge trench and the cell field,</claim-text><claim-text>wherein one or both of the outermost elongate trenches has an outer corner facing towards the edge termination region and an inner corner facing towards an inner elongate trench,</claim-text><claim-text>wherein a difference between a width of the edge mesa measured between the inner corner of the edge trench and the outer corner of the outermost elongate trench and a width of the edge mesa measured between the longitudinal trench portion and a longitudinal side wall of the outermost elongate trench is less than 10%.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The transistor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the outermost elongate trench has an outer corner facing towards the edge termination region and an inner corner facing towards an inner elongate trench, and wherein the outer corner and the inner corner have a differing radius of curvature.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The transistor device of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the outer corner has a radius of curvature R<sub>1 </sub>that is greater than a radius of curvature R<sub>2 </sub>of the inner corner.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The transistor device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein in plan view, the corners of the inner elongate trenches have substantially a same radius of curvature R<sub>3</sub>.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The transistor device of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein R<sub>1</sub>&#x3e;R<sub>3</sub>.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The transistor device of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein R<sub>1</sub>&#x3e;R<sub>2</sub>&#x3e;R<sub>3</sub>.</claim-text></claim><claim id="CLM-00021" num="00021"><claim-text><b>21</b>. The transistor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising a further active cell field arranged laterally adjacent the cell field in the semiconductor substrate, wherein the further active cell field is surrounded by a further edge trench and a further edge mesa.</claim-text></claim><claim id="CLM-00022" num="00022"><claim-text><b>22</b>. The transistor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising a field plate positioned in each elongate trench.</claim-text></claim><claim id="CLM-00023" num="00023"><claim-text><b>23</b>. The transistor device of <claim-ref idref="CLM-00022">claim 22</claim-ref>, further comprising elongate gate trenches that extend parallel to the elongate trenches and comprising a gate electrode, or a planar gate electrode positioned on one or more of the elongate mesas.</claim-text></claim><claim id="CLM-00024" num="00024"><claim-text><b>24</b>. The transistor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising a gate electrode positioned in each elongate trench, or a gate electrode positioned in two or more of the elongate gate trenches.</claim-text></claim><claim id="CLM-00025" num="00025"><claim-text><b>25</b>. The transistor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising a gate electrode arranged above and electrically insulated from the field plate.</claim-text></claim><claim id="CLM-00026" num="00026"><claim-text><b>26</b>. The transistor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein in a top view, one or both of the outermost elongate trenches has a different contour from the inner elongate trenches.</claim-text></claim></claims></us-patent-application>