
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000823                       # Number of seconds simulated
sim_ticks                                   822514500                       # Number of ticks simulated
final_tick                                  822514500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150246                       # Simulator instruction rate (inst/s)
host_op_rate                                   255316                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105296888                       # Simulator tick rate (ticks/s)
host_mem_usage                                 819332                       # Number of bytes of host memory used
host_seconds                                     7.81                       # Real time elapsed on the host
sim_insts                                     1173623                       # Number of instructions simulated
sim_ops                                       1994369                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           72192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          409600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             481792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        72192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         72192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7528                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           87769881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          497985142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             585755023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      87769881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         87769881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          87769881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         497985142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            585755023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7528                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 481792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  481792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     822430500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.253629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.748443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.704961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1115     47.61%     47.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          647     27.63%     75.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          216      9.22%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          110      4.70%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      2.99%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           33      1.41%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      0.90%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.77%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112      4.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2342                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    137193250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               278343250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37640000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18224.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36974.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       585.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    585.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5177                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     109249.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9896040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5237100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                30366420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             64999380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1598400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       285860700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        15588000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          2551140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              480634380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            584.347252                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            675803250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       803500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      27306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      8328000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     40582750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     118554000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    626940250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6890100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3650790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23383500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         65151840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             54918360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2165760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       302313750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        11814240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1201440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              471489780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            573.229400                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            696260000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2361000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27566000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      2704750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     30774250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      96148500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    662960000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  355783                       # Number of BP lookups
system.cpu.branchPred.condPredicted            355783                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             15778                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               314937                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   10776                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1421                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          314937                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             161672                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           153265                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         6490                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      347504                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      133534                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1581                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           241                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      131727                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           286                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    55                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       822514500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1645030                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             175327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1874257                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      355783                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             172448                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1368392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   31850                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         30                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           561                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    131609                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3653                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1560309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.058106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.192167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1042171     66.79%     66.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16737      1.07%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25419      1.63%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25130      1.61%     71.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   102143      6.55%     77.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    16927      1.08%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    29845      1.91%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    19456      1.25%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   282481     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1560309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.216278                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.139345                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   161753                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                963404                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    321717                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 97510                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  15925                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2983238                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  15925                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   193539                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  763493                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3496                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    358265                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                225591                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2908653                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 89514                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                   3391                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  91170                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              539                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             3947179                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7798514                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4721067                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2174                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2731889                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1215290                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                103                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            103                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    508540                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               398185                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146501                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             13905                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3784                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2793860                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 142                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2450788                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2300                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          799632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1456077                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             87                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1560309                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.570707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.154059                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              866067     55.51%     55.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               97857      6.27%     61.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              151447      9.71%     71.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              123208      7.90%     79.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              120932      7.75%     87.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               88453      5.67%     92.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               52760      3.38%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               38820      2.49%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               20765      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1560309                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15442     54.91%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5160     18.35%     73.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7323     26.04%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               193      0.69%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18147      0.74%      0.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1916482     78.20%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  108      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 24961      1.02%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 589      0.02%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               352789     14.39%     94.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              135532      5.53%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1758      0.07%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            422      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2450788                       # Type of FU issued
system.cpu.iq.rate                           1.489814                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28121                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011474                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6486536                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3591615                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2399350                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                5770                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2129                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1766                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2457780                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2982                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            27853                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       111581                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        39628                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1008                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           827                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  15925                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   98382                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12264                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2794002                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               697                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                398185                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146501                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                100                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12227                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            161                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7157                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        11454                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                18611                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2419738                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                347458                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             31050                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       480972                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   230844                       # Number of branches executed
system.cpu.iew.exec_stores                     133514                       # Number of stores executed
system.cpu.iew.exec_rate                     1.470939                       # Inst execution rate
system.cpu.iew.wb_sent                        2407924                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2401116                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1902923                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3413503                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.459618                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.557469                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          799645                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              55                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             15836                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1446002                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.379230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.264232                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       869203     60.11%     60.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       160834     11.12%     71.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65396      4.52%     75.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       158890     10.99%     86.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21935      1.52%     88.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60395      4.18%     92.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14443      1.00%     93.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9548      0.66%     94.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        85358      5.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1446002                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1173623                       # Number of instructions committed
system.cpu.commit.committedOps                1994369                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         393477                       # Number of memory references committed
system.cpu.commit.loads                        286604                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     210512                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1707                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1979798                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 6289                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13997      0.70%      0.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1563460     78.39%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              49      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            22824      1.14%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            562      0.03%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          285890     14.33%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         106453      5.34%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          714      0.04%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          420      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1994369                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 85358                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4154658                       # The number of ROB reads
system.cpu.rob.rob_writes                     5703393                       # The number of ROB writes
system.cpu.timesIdled                             719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1173623                       # Number of Instructions Simulated
system.cpu.committedOps                       1994369                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.401668                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.401668                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.713436                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.713436                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3722385                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2083356                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1920                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1324                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1365001                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1105644                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  992019                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              8049                       # number of replacements
system.cpu.dcache.tags.tagsinuse           939.419895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              394905                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9073                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.525295                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         242270500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   939.419895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.917402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.917402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            856373                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           856373                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       289356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          289356                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       105549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         105549                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        394905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           394905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       394905                       # number of overall hits
system.cpu.dcache.overall_hits::total          394905                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        27416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27416                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1329                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        28745                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28745                       # number of overall misses
system.cpu.dcache.overall_misses::total         28745                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1851818000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1851818000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     98086498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98086498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1949904498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1949904498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1949904498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1949904498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       316772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       316772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       106878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       106878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       423650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       423650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       423650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       423650                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.086548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.086548                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012435                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067851                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067851                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067851                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067851                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67545.156113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67545.156113                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73804.738901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73804.738901                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67834.562463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67834.562463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67834.562463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67834.562463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20335                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               275                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.945455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1638                       # number of writebacks
system.cpu.dcache.writebacks::total              1638                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        19636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19636                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        19672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        19672                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19672                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7780                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1293                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9073                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    515436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    515436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     94523498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     94523498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    609959998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    609959998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    609959998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    609959998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.024560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021416                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021416                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021416                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021416                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66251.478149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66251.478149                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73104.020108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73104.020108                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67228.039017                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67228.039017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67228.039017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67228.039017                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               782                       # number of replacements
system.cpu.icache.tags.tagsinuse           434.673922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              129890                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            101.476562                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   434.673922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.848973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.848973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            264498                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           264498                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       129890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          129890                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        129890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           129890                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       129890                       # number of overall hits
system.cpu.icache.overall_hits::total          129890                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1719                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1719                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1719                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1719                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1719                       # number of overall misses
system.cpu.icache.overall_misses::total          1719                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    128862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128862000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    128862000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128862000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    128862000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128862000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       131609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       131609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       131609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       131609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       131609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       131609                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.013061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013061                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.013061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.013061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013061                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74963.350785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74963.350785                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74963.350785                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74963.350785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74963.350785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74963.350785                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          782                       # number of writebacks
system.cpu.icache.writebacks::total               782                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          438                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          438                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          438                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          438                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          438                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          438                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1281                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1281                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     98849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     98849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     98849000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98849000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009733                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009733                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009733                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009733                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77165.495706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77165.495706                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77165.495706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77165.495706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77165.495706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77165.495706                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4338.190552                       # Cycle average of tags in use
system.l2.tags.total_refs                       11647                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.547157                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        608.984100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3729.206452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.018585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.113806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.132391                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.229736                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    160944                       # Number of tag accesses
system.l2.tags.data_accesses                   160944                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1638                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1638                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          776                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              776                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   270                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                151                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2403                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   151                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  2673                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2824                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  151                       # number of overall hits
system.l2.overall_hits::cpu.data                 2673                       # number of overall hits
system.l2.overall_hits::total                    2824                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1023                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1130                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         5377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5377                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1130                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6400                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7530                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1130                       # number of overall misses
system.l2.overall_misses::cpu.data               6400                       # number of overall misses
system.l2.overall_misses::total                  7530                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     89660500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      89660500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     95309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95309000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    478308500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    478308500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      95309000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     567969000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        663278000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     95309000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    567969000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       663278000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          776                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          776                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         7780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1281                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              9073                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10354                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1281                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             9073                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10354                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.791183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.791183                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.882123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882123                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.691131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.691131                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.882123                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.705390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.727255                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.882123                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.705390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.727255                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87644.672532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87644.672532                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84344.247788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84344.247788                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88954.528548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88954.528548                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84344.247788                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88745.156250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88084.727756                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84344.247788                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88745.156250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88084.727756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data         1023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1023                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1129                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         5377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5377                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7529                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     79430500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     79430500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     83954500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83954500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    424538500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    424538500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     83954500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    503969000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    587923500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     83954500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    503969000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    587923500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.791183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.791183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.881343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.691131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.691131                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.881343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.705390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.727159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.881343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.705390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.727159                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77644.672532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77644.672532                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74361.824624                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74361.824624                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78954.528548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78954.528548                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74361.824624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78745.156250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78087.860274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74361.824624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78745.156250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78087.860274                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          7528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6505                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1023                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6505                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        15056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       481792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       481792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  481792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7528                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8954000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40256750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        19185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         8834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    822514500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          782                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1293                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7780                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        26195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 29538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       131968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       685504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 817472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10354                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10343     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10354                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           12012500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1921996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          13609500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
