// Seed: 1785656183
module module_0 #(
    parameter id_1 = 32'd60,
    parameter id_2 = 32'd17
);
  logic _id_1;
  assign module_1.id_5 = 0;
  logic _id_2;
  ;
  wire [(  -1  )  <=  id_1 : id_2] id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd94,
    parameter id_6 = 32'd39
) (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    output tri id_3[id_4 : id_6],
    input uwire _id_4,
    input tri1 id_5,
    output supply1 _id_6
);
  logic id_8;
  ;
  module_0 modCall_1 ();
  parameter id_9 = 1;
  wire id_10;
endmodule
