{"Source Block": ["serv/rtl/serv_decode.v@259:271@HdlIdDef", "\n   reg go = 1'b0;\n   always @(posedge clk)\n     go <= i_wb_en;\n\n   wire cnt_en =\n        (state == RUN) |\n        (state == INIT);\n\n   wire cnt_done = cnt == 31;\n   assign running = (state == RUN);\n\n   always @(posedge clk) begin\n"], "Clone Blocks": [["serv/rtl/serv_decode.v@264:274", "   wire cnt_en =\n        (state == RUN) |\n        (state == INIT);\n\n   wire cnt_done = cnt == 31;\n   assign running = (state == RUN);\n\n   always @(posedge clk) begin\n      if (cnt_done)\n\to_ctrl_trap <= i_mem_misalign;\n      if (go)\n"], ["serv/rtl/serv_decode.v@263:273", "\n   wire cnt_en =\n        (state == RUN) |\n        (state == INIT);\n\n   wire cnt_done = cnt == 31;\n   assign running = (state == RUN);\n\n   always @(posedge clk) begin\n      if (cnt_done)\n\to_ctrl_trap <= i_mem_misalign;\n"]], "Diff Content": {"Delete": [[264, "   wire cnt_en =\n"], [265, "        (state == RUN) |\n"], [266, "        (state == INIT);\n"]], "Add": [[266, "   wire cnt_en = (state != IDLE);\n"]]}}