<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 481</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:14px;font-family:Times;color:#0860a8;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:8px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page481-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce481.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;14-15</p>
<p style="position:absolute;top:47px;left:619px;white-space:nowrap" class="ft01">POWER AND THERMAL MANAGEMENT</p>
<p style="position:absolute;top:285px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:286px;left:95px;white-space:nowrap" class="ft09"><b>HDC_Allow_Block&#160;(bit 0, R/W)</b>&#160;— Software sets this bit to&#160;allow&#160;this logical&#160;processors to honor the&#160;<br/>package-level IA32_PKG_HDC_CTL.HDC_PKG_Enable control.&#160;Clearing this&#160;bit prevents&#160;this logical processor&#160;<br/>from&#160;using the&#160;HDC.&#160;This bit is&#160;writable only&#160;if CPUID.06H:EAX[bit 13] = 1.&#160;Default = one&#160;(1).&#160;</p>
<p style="position:absolute;top:341px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:341px;left:95px;white-space:nowrap" class="ft04">Bits 63:1&#160;are reserved and must be zero.</p>
<p style="position:absolute;top:365px;left:69px;white-space:nowrap" class="ft09">Fine-grain OS&#160;control of HDC operation at&#160;the granularity of per-logical-processor&#160;is provided&#160;by&#160;IA32_PM_CTL1.&#160;<br/>At&#160;RESET,&#160;all&#160;logical&#160;processors&#160;are allowed to participate in HDC operation such&#160;that&#160;OS&#160;can manage&#160;HDC&#160;using&#160;<br/>the package-level&#160;IA32_PKG_HDC_CTL.<br/>Writes to&#160;IA32_PM_CTL1 complete with&#160;the latency that&#160;is typical to&#160;WRMSR to&#160;a Logical Processor level&#160;MSR.&#160;<br/>When the OS&#160;chooses to&#160;manage&#160;HDC operation at per-logical-processor granularity,&#160;it&#160;can write to IA32_PM_CTL1&#160;<br/>on&#160;one or more logical processors as desired. Each write&#160;to&#160;IA32_PM_CTL1&#160;must&#160;be&#160;done&#160;by&#160;code&#160;that&#160;executes&#160;on&#160;<br/>the&#160;logical processor targeted&#160;to be&#160;allowed into or&#160;blocked from HDC operation.&#160;<br/>Blocking&#160;one logical&#160;processor&#160;for HDC operation may&#160;have&#160;package level&#160;impact.&#160;For example,&#160;the&#160;processor&#160;may&#160;<br/>decide to&#160;stop duty&#160;cycling&#160;of&#160;all&#160;other Logical Processors as&#160;well.&#160;<br/>The propagation of IA32_PKG_HDC_CTL.HDC_PKG_Enable in&#160;a package takes longer than a&#160;WRMSR to&#160;<br/>IA32_PM_CTL1. The last&#160;completed write&#160;to IA32_PM_CTL1 on a logical processor will be honored when&#160;a ‘0’-to-’1’&#160;<br/>transition of IA32_PKG_HDC_CTL.HDC_PKG_Enable arrives to&#160;a logical processor.</p>
<p style="position:absolute;top:620px;left:69px;white-space:nowrap" class="ft05">14.5.4&#160;</p>
<p style="position:absolute;top:620px;left:150px;white-space:nowrap" class="ft05">HDC Residency Counters</p>
<p style="position:absolute;top:650px;left:69px;white-space:nowrap" class="ft09">There&#160;is&#160;a collection of&#160;counters&#160;available&#160;for software&#160;to track&#160;various residency metrics&#160;related&#160;to HDC operation.&#160;<br/>In general, HDC residency time&#160;is defined as&#160;the&#160;time&#160;in HDC forced idle&#160;state&#160;at&#160;the&#160;granularity&#160;of per-logical-<br/>processor,&#160;per-core,&#160;or&#160;package.&#160;At&#160;the granularity of per-core/package-level HDC residency,&#160;at least one&#160;of&#160;the&#160;<br/>logical processor in&#160;a&#160;core/package must be&#160;in&#160;the HDC forced idle state.</p>
<p style="position:absolute;top:744px;left:69px;white-space:nowrap" class="ft06">14.5.4.1 &#160;&#160;IA32_THREAD_STALL</p>
<p style="position:absolute;top:773px;left:69px;white-space:nowrap" class="ft09">Software&#160;can track&#160;per-logical-processor HDC residency using the&#160;architectural&#160;MSR IA32_THREAD_STALL.The&#160;<br/>layout of the IA32_THREAD_STALL&#160;MSR&#160;is&#160;shown in<a href="o_fe12b1e2a880e0ce-481.html">&#160;Figure&#160;14-14</a>. Each logical processor in&#160;a&#160;package has its own&#160;<br/>IA32_THREAD_STALL&#160;MSR.&#160;The bit fields&#160;are&#160;described&#160;below:&#160;</p>
<p style="position:absolute;top:987px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:988px;left:95px;white-space:nowrap" class="ft09"><b>Stall_Cycle_Cnt (bits 63:0, R/O)</b>&#160;— Stores accumulated HDC forced-idle cycle count&#160;of this&#160;processor&#160;core&#160;<br/>since&#160;last RESET.&#160;This&#160;counter increments&#160;at the&#160;same&#160;rate of&#160;the TSC.&#160;The count is&#160;updated&#160;only after the&#160;<br/>logical processor exits&#160;from the&#160;forced&#160;idled C-state.&#160;At&#160;each update,&#160;the number&#160;of&#160;cycles that&#160;the logical&#160;<br/>processor&#160;was stalled due to&#160;forced-idle will be added to&#160;the&#160;counter.&#160;This counter&#160;is available&#160;only&#160;if&#160;<br/>CPUID.06H:EAX[bit 13] = 1.&#160;Default = zero&#160;(0).&#160;</p>
<p style="position:absolute;top:232px;left:336px;white-space:nowrap" class="ft07">Figure&#160;14-13.&#160;&#160;IA32_PM_CTL1&#160;MSR</p>
<p style="position:absolute;top:921px;left:315px;white-space:nowrap" class="ft07">Figure&#160;14-14. &#160;IA32_THREAD_STALL&#160;MSR</p>
<p style="position:absolute;top:138px;left:268px;white-space:nowrap" class="ft08">63</p>
<p style="position:absolute;top:138px;left:667px;white-space:nowrap" class="ft08">0</p>
<p style="position:absolute;top:159px;left:438px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:138px;left:657px;white-space:nowrap" class="ft08">1</p>
<p style="position:absolute;top:192px;left:356px;white-space:nowrap" class="ft00">HDC_Allow_Block</p>
<p style="position:absolute;top:203px;left:249px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:854px;left:268px;white-space:nowrap" class="ft08">63</p>
<p style="position:absolute;top:854px;left:667px;white-space:nowrap" class="ft08">0</p>
<p style="position:absolute;top:875px;left:367px;white-space:nowrap" class="ft00">Stall_cycle_cnt</p>
</div>
</body>
</html>
