/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein
 * is confidential and proprietary to MediaTek Inc. and/or its licensors.
 * Without the prior written permission of MediaTek inc. and/or its licensors,
 * any reproduction, modification, use or disclosure of MediaTek Software,
 * and information contained herein, in whole or in part, shall be strictly prohibited.
 */
/* MediaTek Inc. (C) 2010. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
 * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
 * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
 * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
 * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
 * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
 * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
 * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
 * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
 * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
 * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
 * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
 * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("MediaTek Software")
 * have been modified by MediaTek Inc. All revisions are subject to any receiver's
 * applicable license agreements with MediaTek Inc.
 */

/********************************************************************************************
 *     LEGAL DISCLAIMER
 *
 *     (Header of MediaTek Software/Firmware Release or Documentation)
 *
 *     BY OPENING OR USING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 *     THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE") RECEIVED
 *     FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON AN "AS-IS" BASIS
 *     ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED,
 *     INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR
 *     A PARTICULAR PURPOSE OR NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY
 *     WHATSOEVER WITH RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 *     INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK
 *     ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
 *     NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S SPECIFICATION
 *     OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
 *
 *     BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE LIABILITY WITH
 *     RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION,
TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE
 *     FEES OR SERVICE CHARGE PAID BY BUYER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 *     THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE WITH THE LAWS
 *     OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF LAWS PRINCIPLES.
 ************************************************************************************************/
#define LOG_TAG "isp_mgr_nbc2"

#ifndef ENABLE_MY_LOG
    #define ENABLE_MY_LOG       (1)
#endif

#include <cutils/properties.h>
#include <aaa_types.h>
#include <aaa_error_code.h>
#include <mtkcam/utils/std/Log.h>
#include <camera_custom_nvram.h>
#include "isp_mgr.h"

namespace NSIspTuningv3
{

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
// NBC2
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ISP_MGR_NBC2_T&
ISP_MGR_NBC2_T::
getInstance(ESensorDev_T const eSensorDev)
{
    switch (eSensorDev)
    {
    case ESensorDev_Main: //  Main Sensor
        return  ISP_MGR_NBC2_DEV<ESensorDev_Main>::getInstance();
    case ESensorDev_MainSecond: //  Main Second Sensor
        return  ISP_MGR_NBC2_DEV<ESensorDev_MainSecond>::getInstance();
    case ESensorDev_Sub: //  Sub Sensor
        return  ISP_MGR_NBC2_DEV<ESensorDev_Sub>::getInstance();
    case ESensorDev_SubSecond: //  Main Second Sensor
        return  ISP_MGR_NBC2_DEV<ESensorDev_SubSecond>::getInstance();
    case ESensorDev_MainThird: //  Main Third Sensor
        return  ISP_MGR_NBC2_DEV<ESensorDev_MainThird>::getInstance();
    default:
        CAM_LOGE("eSensorDev = %d", eSensorDev);
        return  ISP_MGR_NBC2_DEV<ESensorDev_Main>::getInstance();
    }
}

template <>
ISP_MGR_NBC2_T&
ISP_MGR_NBC2_T::
put(ISP_NVRAM_ANR2_T const& rParam)
{
    PUT_REG_INFO(DIP_X_ANR2_CON1, con1);
    PUT_REG_INFO(DIP_X_ANR2_CON2, con2);
    PUT_REG_INFO(DIP_X_ANR2_YAD1, yad1);
    PUT_REG_INFO(DIP_X_ANR2_Y4LUT1, y4lut1);
    PUT_REG_INFO(DIP_X_ANR2_Y4LUT2, y4lut2);
    PUT_REG_INFO(DIP_X_ANR2_Y4LUT3, y4lut3);
    PUT_REG_INFO(DIP_X_ANR2_L4LUT1, l4lut1);
    PUT_REG_INFO(DIP_X_ANR2_L4LUT2, l4lut2);
    PUT_REG_INFO(DIP_X_ANR2_L4LUT3, l4lut3);
    PUT_REG_INFO(DIP_X_ANR2_CAD, cad);
    PUT_REG_INFO(DIP_X_ANR2_PTC, ptc);
    PUT_REG_INFO(DIP_X_ANR2_LCE, lce);
    PUT_REG_INFO(DIP_X_ANR2_MED1, med1);
    PUT_REG_INFO(DIP_X_ANR2_MED2, med2);
    PUT_REG_INFO(DIP_X_ANR2_MED3, med3);
    PUT_REG_INFO(DIP_X_ANR2_MED4, med4);
    PUT_REG_INFO(DIP_X_ANR2_MED5, med5);
    PUT_REG_INFO(DIP_X_ANR2_ACTC, actc);

    return  (*this);
}

template <>
MBOOL
ISP_MGR_NBC2_T::
get(ISP_NVRAM_ANR2_T& rParam, const dip_x_reg_t* pReg) const
{
    if (pReg)
    {
        GET_REG_INFO_BUF(DIP_X_ANR2_CON1, con1);
        GET_REG_INFO_BUF(DIP_X_ANR2_CON2, con2);
        GET_REG_INFO_BUF(DIP_X_ANR2_YAD1, yad1);
        GET_REG_INFO_BUF(DIP_X_ANR2_Y4LUT1, y4lut1);
        GET_REG_INFO_BUF(DIP_X_ANR2_Y4LUT2, y4lut2);
        GET_REG_INFO_BUF(DIP_X_ANR2_Y4LUT3, y4lut3);
        GET_REG_INFO_BUF(DIP_X_ANR2_L4LUT1, l4lut1);
        GET_REG_INFO_BUF(DIP_X_ANR2_L4LUT2, l4lut2);
        GET_REG_INFO_BUF(DIP_X_ANR2_L4LUT3, l4lut3);
        GET_REG_INFO_BUF(DIP_X_ANR2_CAD, cad);
        GET_REG_INFO_BUF(DIP_X_ANR2_PTC, ptc);
        GET_REG_INFO_BUF(DIP_X_ANR2_LCE, lce);
        GET_REG_INFO_BUF(DIP_X_ANR2_MED1, med1);
        GET_REG_INFO_BUF(DIP_X_ANR2_MED2, med2);
        GET_REG_INFO_BUF(DIP_X_ANR2_MED3, med3);
        GET_REG_INFO_BUF(DIP_X_ANR2_MED4, med4);
        GET_REG_INFO_BUF(DIP_X_ANR2_MED5, med5);
        GET_REG_INFO_BUF(DIP_X_ANR2_ACTC, actc);
    }
    return MTRUE;
}

template <>
ISP_MGR_NBC2_T&
ISP_MGR_NBC2_T::
put(ISP_NVRAM_CCR_T const& rParam)
{
    PUT_REG_INFO(DIP_X_CCR_CON, con);
    PUT_REG_INFO(DIP_X_CCR_YLUT, ylut);
    PUT_REG_INFO(DIP_X_CCR_UVLUT, uvlut);
    PUT_REG_INFO(DIP_X_CCR_YLUT2, ylut2);
    PUT_REG_INFO(DIP_X_CCR_SAT_CTRL, sat_ctrl);
    PUT_REG_INFO(DIP_X_CCR_UVLUT_SP, uvlut_sp);
    PUT_REG_INFO(DIP_X_CCR_HUE1, hue1);
    PUT_REG_INFO(DIP_X_CCR_HUE2, hue2);
    PUT_REG_INFO(DIP_X_CCR_HUE3, hue3);
    PUT_REG_INFO(DIP_X_CCR_L4LUT1, l4lut1);
    PUT_REG_INFO(DIP_X_CCR_L4LUT2, l4lut2);
    PUT_REG_INFO(DIP_X_CCR_L4LUT3, l4lut3);

    return  (*this);
}

template <>
MBOOL
ISP_MGR_NBC2_T::
get(ISP_NVRAM_CCR_T& rParam, const dip_x_reg_t* pReg) const
{
    if (pReg)
    {
        GET_REG_INFO_BUF(DIP_X_CCR_CON, con);
        GET_REG_INFO_BUF(DIP_X_CCR_YLUT, ylut);
        GET_REG_INFO_BUF(DIP_X_CCR_UVLUT, uvlut);
        GET_REG_INFO_BUF(DIP_X_CCR_YLUT2, ylut2);
        GET_REG_INFO_BUF(DIP_X_CCR_SAT_CTRL, sat_ctrl);
        GET_REG_INFO_BUF(DIP_X_CCR_UVLUT_SP, uvlut_sp);
        GET_REG_INFO_BUF(DIP_X_CCR_HUE1, hue1);
        GET_REG_INFO_BUF(DIP_X_CCR_HUE2, hue2);
        GET_REG_INFO_BUF(DIP_X_CCR_HUE3, hue3);
        GET_REG_INFO_BUF(DIP_X_CCR_L4LUT1, l4lut1);
        GET_REG_INFO_BUF(DIP_X_CCR_L4LUT2, l4lut2);
        GET_REG_INFO_BUF(DIP_X_CCR_L4LUT3, l4lut3);
    }
    return MTRUE;
}



template <>
ISP_MGR_NBC2_T&
ISP_MGR_NBC2_T::
put(ISP_NVRAM_BOK_T const& rParam)
{
    PUT_REG_INFO(DIP_X_BOK_CON, con);
    PUT_REG_INFO(DIP_X_BOK_TUN, tun);
    PUT_REG_INFO(DIP_X_BOK_OFF, off);

    return  (*this);
}

template <>
MBOOL
ISP_MGR_NBC2_T::
get(ISP_NVRAM_BOK_T& rParam, const dip_x_reg_t* pReg) const
{
    if (pReg)
    {
        GET_REG_INFO_BUF(DIP_X_BOK_CON, con);
        GET_REG_INFO_BUF(DIP_X_BOK_TUN, tun);
        GET_REG_INFO_BUF(DIP_X_BOK_OFF, off);
    }
    return MTRUE;
}

MBOOL
ISP_MGR_NBC2_T::
apply(EIspProfile_T /*eIspProfile*/, dip_x_reg_t* pReg)
{
    MBOOL bANR2_ENC = ((reinterpret_cast<ISP_DIP_X_ANR2_CON1_T*>(REG_INFO_VALUE_PTR(DIP_X_ANR2_CON1))->ANR2_ENC) & isANR2Enable());
    MBOOL bANR2_ENY = ((reinterpret_cast<ISP_DIP_X_ANR2_CON1_T*>(REG_INFO_VALUE_PTR(DIP_X_ANR2_CON1))->ANR2_ENY) & isANR2Enable());

    MBOOL bCCR_EN = ((reinterpret_cast<ISP_DIP_X_CCR_CON_T*>(REG_INFO_VALUE_PTR(DIP_X_CCR_CON))->CCR_EN) & isCCREnable());

    MBOOL bNBC2_EN = ( bANR2_ENC | bANR2_ENY | bCCR_EN);
                       //isBOKEnable());

   reinterpret_cast<ISP_DIP_X_ANR2_CON1_T*>(REG_INFO_VALUE_PTR(DIP_X_ANR2_CON1))->ANR2_ENY = bANR2_ENY;
   reinterpret_cast<ISP_DIP_X_ANR2_CON1_T*>(REG_INFO_VALUE_PTR(DIP_X_ANR2_CON1))->ANR2_ENC = bANR2_ENC;
   reinterpret_cast<ISP_DIP_X_CCR_CON_T*>(REG_INFO_VALUE_PTR(DIP_X_CCR_CON))->CCR_EN = bCCR_EN;

    // TOP
    ISP_WRITE_ENABLE_BITS(pReg, DIP_X_CTL_YUV_EN, NBC2_EN, bNBC2_EN);

    // Register setting
    writeRegs(static_cast<RegInfo_T*>(m_pRegInfo), m_u4RegInfoNum, pReg);

    dumpRegInfo("NBC2");

    return  MTRUE;
}
}
