Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Tue Jun  9 15:46:45 2020
| Host             : JacobOffersen running 64-bit Ubuntu 19.10
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7s25ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.540        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.478        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |       10 |       --- |             --- |
| Slice Logic             |     0.002 |     1013 |       --- |             --- |
|   LUT as Logic          |     0.002 |      429 |     14600 |            2.94 |
|   Register              |    <0.001 |      338 |     29200 |            1.16 |
|   LUT as Shift Register |    <0.001 |       19 |      5000 |            0.38 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   CARRY4                |    <0.001 |       40 |      3650 |            1.10 |
|   F7/F8 Muxes           |    <0.001 |        4 |     14600 |            0.03 |
|   Others                |     0.000 |       49 |       --- |             --- |
| Signals                 |     0.002 |      868 |       --- |             --- |
| Block RAM               |     0.004 |        3 |        45 |            6.67 |
| MMCM                    |     0.318 |        3 |         3 |          100.00 |
| I/O                     |     0.149 |       15 |       100 |           15.00 |
| Static Power            |     0.062 |          |           |                 |
| Total                   |     0.540 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.014 |      0.005 |
| Vccaux    |       1.800 |     0.186 |       0.176 |      0.009 |
| Vcco33    |       3.300 |     0.045 |       0.044 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+-------------------------------------------------------------------------+-----------------+
| Clock                      | Domain                                                                  | Constraint (ns) |
+----------------------------+-------------------------------------------------------------------------+-----------------+
| CLKFBIN                    | FPGA1_inst/clocking_1_inst/CLKFBIN                                      |            10.0 |
| CLK_SPI_O                  | FPGA1_inst/clocking_1_inst/CLK_SPI_O                                    |            10.0 |
| clk_A                      | FPGA1_inst/clocking_1_inst/clk_A                                        |            62.4 |
| clk_feedback               | FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clk_feedback             |            10.0 |
| clk_feedback_1             | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/clk_feedback             |            13.3 |
| clock_pixel_unbuffered     | FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered   |            13.3 |
| clock_x5pixel_unbuffered_1 | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/clock_x5pixel_unbuffered |             2.7 |
| sys_clk_pin                | CLK100MHZ                                                               |            10.0 |
+----------------------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| top                                              |     0.478 |
|   FPGA1_inst                                     |     0.128 |
|     QLINK1                                       |    <0.001 |
|       DECODE                                     |    <0.001 |
|       ENCODE                                     |    <0.001 |
|     RAM_inst0                                    |     0.002 |
|     SpiTx                                        |    <0.001 |
|       spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst |    <0.001 |
|     clocking_1_inst                              |     0.124 |
|   FPGA2_inst                                     |     0.335 |
|     RAM_inst1                                    |     0.002 |
|     SpiRx                                        |     0.003 |
|       spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst |     0.003 |
|     clocking_2_inst                              |     0.195 |
|       clock_eng_1280_720A                        |     0.101 |
|       clock_eng_1280_720B                        |     0.094 |
|     hdmi_driver_inst                             |     0.136 |
|       Inst_vga_gen                               |    <0.001 |
|       dvid_1                                     |     0.002 |
|         OSERDES_B                                |    <0.001 |
|         OSERDES_CLK                              |    <0.001 |
|         OSERDES_G                                |    <0.001 |
|         OSERDES_R                                |    <0.001 |
|         TDMS_encoder_blue                        |    <0.001 |
|         TDMS_encoder_green                       |    <0.001 |
|         TDMS_encoder_red                         |    <0.001 |
|       image_driver_inst                          |    <0.001 |
|   RAM_spi_debug                                  |    <0.001 |
+--------------------------------------------------+-----------+


