{
  "module_name": "pinctrl-meson8b.c",
  "hash_id": "c5900067ee63b9baab77cbdd1a28e61eb239f7791554129d779967d438c53b77",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/meson/pinctrl-meson8b.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/gpio/meson8b-gpio.h>\n#include \"pinctrl-meson.h\"\n#include \"pinctrl-meson8-pmx.h\"\n\nstatic const struct pinctrl_pin_desc meson8b_cbus_pins[] = {\n\tMESON_PIN(GPIOX_0),\n\tMESON_PIN(GPIOX_1),\n\tMESON_PIN(GPIOX_2),\n\tMESON_PIN(GPIOX_3),\n\tMESON_PIN(GPIOX_4),\n\tMESON_PIN(GPIOX_5),\n\tMESON_PIN(GPIOX_6),\n\tMESON_PIN(GPIOX_7),\n\tMESON_PIN(GPIOX_8),\n\tMESON_PIN(GPIOX_9),\n\tMESON_PIN(GPIOX_10),\n\tMESON_PIN(GPIOX_11),\n\tMESON_PIN(GPIOX_16),\n\tMESON_PIN(GPIOX_17),\n\tMESON_PIN(GPIOX_18),\n\tMESON_PIN(GPIOX_19),\n\tMESON_PIN(GPIOX_20),\n\tMESON_PIN(GPIOX_21),\n\n\tMESON_PIN(GPIOY_0),\n\tMESON_PIN(GPIOY_1),\n\tMESON_PIN(GPIOY_3),\n\tMESON_PIN(GPIOY_6),\n\tMESON_PIN(GPIOY_7),\n\tMESON_PIN(GPIOY_8),\n\tMESON_PIN(GPIOY_9),\n\tMESON_PIN(GPIOY_10),\n\tMESON_PIN(GPIOY_11),\n\tMESON_PIN(GPIOY_12),\n\tMESON_PIN(GPIOY_13),\n\tMESON_PIN(GPIOY_14),\n\n\tMESON_PIN(GPIODV_9),\n\tMESON_PIN(GPIODV_24),\n\tMESON_PIN(GPIODV_25),\n\tMESON_PIN(GPIODV_26),\n\tMESON_PIN(GPIODV_27),\n\tMESON_PIN(GPIODV_28),\n\tMESON_PIN(GPIODV_29),\n\n\tMESON_PIN(GPIOH_0),\n\tMESON_PIN(GPIOH_1),\n\tMESON_PIN(GPIOH_2),\n\tMESON_PIN(GPIOH_3),\n\tMESON_PIN(GPIOH_4),\n\tMESON_PIN(GPIOH_5),\n\tMESON_PIN(GPIOH_6),\n\tMESON_PIN(GPIOH_7),\n\tMESON_PIN(GPIOH_8),\n\tMESON_PIN(GPIOH_9),\n\n\tMESON_PIN(CARD_0),\n\tMESON_PIN(CARD_1),\n\tMESON_PIN(CARD_2),\n\tMESON_PIN(CARD_3),\n\tMESON_PIN(CARD_4),\n\tMESON_PIN(CARD_5),\n\tMESON_PIN(CARD_6),\n\n\tMESON_PIN(BOOT_0),\n\tMESON_PIN(BOOT_1),\n\tMESON_PIN(BOOT_2),\n\tMESON_PIN(BOOT_3),\n\tMESON_PIN(BOOT_4),\n\tMESON_PIN(BOOT_5),\n\tMESON_PIN(BOOT_6),\n\tMESON_PIN(BOOT_7),\n\tMESON_PIN(BOOT_8),\n\tMESON_PIN(BOOT_9),\n\tMESON_PIN(BOOT_10),\n\tMESON_PIN(BOOT_11),\n\tMESON_PIN(BOOT_12),\n\tMESON_PIN(BOOT_13),\n\tMESON_PIN(BOOT_14),\n\tMESON_PIN(BOOT_15),\n\tMESON_PIN(BOOT_16),\n\tMESON_PIN(BOOT_17),\n\tMESON_PIN(BOOT_18),\n\n\tMESON_PIN(DIF_0_P),\n\tMESON_PIN(DIF_0_N),\n\tMESON_PIN(DIF_1_P),\n\tMESON_PIN(DIF_1_N),\n\tMESON_PIN(DIF_2_P),\n\tMESON_PIN(DIF_2_N),\n\tMESON_PIN(DIF_3_P),\n\tMESON_PIN(DIF_3_N),\n\tMESON_PIN(DIF_4_P),\n\tMESON_PIN(DIF_4_N),\n};\n\nstatic const struct pinctrl_pin_desc meson8b_aobus_pins[] = {\n\tMESON_PIN(GPIOAO_0),\n\tMESON_PIN(GPIOAO_1),\n\tMESON_PIN(GPIOAO_2),\n\tMESON_PIN(GPIOAO_3),\n\tMESON_PIN(GPIOAO_4),\n\tMESON_PIN(GPIOAO_5),\n\tMESON_PIN(GPIOAO_6),\n\tMESON_PIN(GPIOAO_7),\n\tMESON_PIN(GPIOAO_8),\n\tMESON_PIN(GPIOAO_9),\n\tMESON_PIN(GPIOAO_10),\n\tMESON_PIN(GPIOAO_11),\n\tMESON_PIN(GPIOAO_12),\n\tMESON_PIN(GPIOAO_13),\n\n\t \n\tMESON_PIN(GPIO_BSD_EN),\n\tMESON_PIN(GPIO_TEST_N),\n};\n\n \nstatic const unsigned int sd_d0_a_pins[]\t= { GPIOX_0 };\nstatic const unsigned int sd_d1_a_pins[]\t= { GPIOX_1 };\nstatic const unsigned int sd_d2_a_pins[]\t= { GPIOX_2 };\nstatic const unsigned int sd_d3_a_pins[]\t= { GPIOX_3 };\nstatic const unsigned int sdxc_d0_0_a_pins[]\t= { GPIOX_4 };\nstatic const unsigned int sdxc_d47_a_pins[]\t= { GPIOX_4, GPIOX_5,\n\t\t\t\t\t\t    GPIOX_6, GPIOX_7 };\nstatic const unsigned int sdxc_d13_0_a_pins[]\t= { GPIOX_5, GPIOX_6,\n\t\t\t\t\t\t    GPIOX_7 };\nstatic const unsigned int sd_clk_a_pins[]\t= { GPIOX_8 };\nstatic const unsigned int sd_cmd_a_pins[]\t= { GPIOX_9 };\nstatic const unsigned int xtal_32k_out_pins[]\t= { GPIOX_10 };\nstatic const unsigned int xtal_24m_out_pins[]\t= { GPIOX_11 };\nstatic const unsigned int uart_tx_b0_pins[]\t= { GPIOX_16 };\nstatic const unsigned int uart_rx_b0_pins[]\t= { GPIOX_17 };\nstatic const unsigned int uart_cts_b0_pins[]\t= { GPIOX_18 };\nstatic const unsigned int uart_rts_b0_pins[]\t= { GPIOX_19 };\n\nstatic const unsigned int sdxc_d0_1_a_pins[]\t= { GPIOX_0 };\nstatic const unsigned int sdxc_d13_1_a_pins[]\t= { GPIOX_1, GPIOX_2,\n\t\t\t\t\t\t    GPIOX_3 };\nstatic const unsigned int pcm_out_a_pins[]\t= { GPIOX_4 };\nstatic const unsigned int pcm_in_a_pins[]\t= { GPIOX_5 };\nstatic const unsigned int pcm_fs_a_pins[]\t= { GPIOX_6 };\nstatic const unsigned int pcm_clk_a_pins[]\t= { GPIOX_7 };\nstatic const unsigned int sdxc_clk_a_pins[]\t= { GPIOX_8 };\nstatic const unsigned int sdxc_cmd_a_pins[]\t= { GPIOX_9 };\nstatic const unsigned int pwm_vs_0_pins[]\t= { GPIOX_10 };\nstatic const unsigned int pwm_e_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int pwm_vs_1_pins[]\t= { GPIOX_11 };\n\nstatic const unsigned int uart_tx_a_pins[]\t= { GPIOX_4 };\nstatic const unsigned int uart_rx_a_pins[]\t= { GPIOX_5 };\nstatic const unsigned int uart_cts_a_pins[]\t= { GPIOX_6 };\nstatic const unsigned int uart_rts_a_pins[]\t= { GPIOX_7 };\nstatic const unsigned int uart_tx_b1_pins[]\t= { GPIOX_8 };\nstatic const unsigned int uart_rx_b1_pins[]\t= { GPIOX_9 };\nstatic const unsigned int uart_cts_b1_pins[]\t= { GPIOX_10 };\nstatic const unsigned int uart_rts_b1_pins[]\t= { GPIOX_20 };\n\nstatic const unsigned int iso7816_0_clk_pins[]\t= { GPIOX_6 };\nstatic const unsigned int iso7816_0_data_pins[]\t= { GPIOX_7 };\nstatic const unsigned int spi_sclk_0_pins[]\t= { GPIOX_8 };\nstatic const unsigned int spi_miso_0_pins[]\t= { GPIOX_9 };\nstatic const unsigned int spi_mosi_0_pins[]\t= { GPIOX_10 };\nstatic const unsigned int iso7816_det_pins[]\t= { GPIOX_16 };\nstatic const unsigned int iso7816_reset_pins[]\t= { GPIOX_17 };\nstatic const unsigned int iso7816_1_clk_pins[]\t= { GPIOX_18 };\nstatic const unsigned int iso7816_1_data_pins[]\t= { GPIOX_19 };\nstatic const unsigned int spi_ss0_0_pins[]\t= { GPIOX_20 };\n\nstatic const unsigned int tsin_clk_b_pins[]\t= { GPIOX_8 };\nstatic const unsigned int tsin_sop_b_pins[]\t= { GPIOX_9 };\nstatic const unsigned int tsin_d0_b_pins[]\t= { GPIOX_10 };\nstatic const unsigned int pwm_b_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int i2c_sda_d0_pins[]\t= { GPIOX_16 };\nstatic const unsigned int i2c_sck_d0_pins[]\t= { GPIOX_17 };\nstatic const unsigned int tsin_d_valid_b_pins[] = { GPIOX_20 };\n\n \nstatic const unsigned int tsin_d_valid_a_pins[] = { GPIOY_0 };\nstatic const unsigned int tsin_sop_a_pins[]\t= { GPIOY_1 };\nstatic const unsigned int tsin_d17_a_pins[] = {\n\tGPIOY_6, GPIOY_7, GPIOY_10, GPIOY_11, GPIOY_12, GPIOY_13, GPIOY_14,\n};\nstatic const unsigned int tsin_clk_a_pins[]\t= { GPIOY_8 };\nstatic const unsigned int tsin_d0_a_pins[]\t= { GPIOY_9 };\n\nstatic const unsigned int spdif_out_0_pins[]\t= { GPIOY_3 };\n\nstatic const unsigned int xtal_24m_pins[]\t= { GPIOY_3 };\nstatic const unsigned int iso7816_2_clk_pins[]\t= { GPIOY_13 };\nstatic const unsigned int iso7816_2_data_pins[] = { GPIOY_14 };\n\n \nstatic const unsigned int pwm_d_pins[]\t\t= { GPIODV_28 };\nstatic const unsigned int pwm_c0_pins[]\t\t= { GPIODV_29 };\n\nstatic const unsigned int pwm_vs_2_pins[]\t= { GPIODV_9 };\nstatic const unsigned int pwm_vs_3_pins[]\t= { GPIODV_28 };\nstatic const unsigned int pwm_vs_4_pins[]\t= { GPIODV_29 };\n\nstatic const unsigned int xtal24_out_pins[]\t= { GPIODV_29 };\n\nstatic const unsigned int uart_tx_c_pins[]\t= { GPIODV_24 };\nstatic const unsigned int uart_rx_c_pins[]\t= { GPIODV_25 };\nstatic const unsigned int uart_cts_c_pins[]\t= { GPIODV_26 };\nstatic const unsigned int uart_rts_c_pins[]\t= { GPIODV_27 };\n\nstatic const unsigned int pwm_c1_pins[]\t\t= { GPIODV_9 };\n\nstatic const unsigned int i2c_sda_a_pins[]\t= { GPIODV_24 };\nstatic const unsigned int i2c_sck_a_pins[]\t= { GPIODV_25 };\nstatic const unsigned int i2c_sda_b0_pins[]\t= { GPIODV_26 };\nstatic const unsigned int i2c_sck_b0_pins[]\t= { GPIODV_27 };\nstatic const unsigned int i2c_sda_c0_pins[]\t= { GPIODV_28 };\nstatic const unsigned int i2c_sck_c0_pins[]\t= { GPIODV_29 };\n\n \nstatic const unsigned int hdmi_hpd_pins[]\t= { GPIOH_0 };\nstatic const unsigned int hdmi_sda_pins[]\t= { GPIOH_1 };\nstatic const unsigned int hdmi_scl_pins[]\t= { GPIOH_2 };\nstatic const unsigned int hdmi_cec_0_pins[]\t= { GPIOH_3 };\nstatic const unsigned int eth_txd1_0_pins[]\t= { GPIOH_5 };\nstatic const unsigned int eth_txd0_0_pins[]\t= { GPIOH_6 };\nstatic const unsigned int eth_rxd3_h_pins[]\t= { GPIOH_5 };\nstatic const unsigned int eth_rxd2_h_pins[]\t= { GPIOH_6 };\nstatic const unsigned int clk_24m_out_pins[]\t= { GPIOH_9 };\n\nstatic const unsigned int spi_ss1_pins[]\t= { GPIOH_0 };\nstatic const unsigned int spi_ss2_pins[]\t= { GPIOH_1 };\nstatic const unsigned int spi_ss0_1_pins[]\t= { GPIOH_3 };\nstatic const unsigned int spi_miso_1_pins[]\t= { GPIOH_4 };\nstatic const unsigned int spi_mosi_1_pins[]\t= { GPIOH_5 };\nstatic const unsigned int spi_sclk_1_pins[]\t= { GPIOH_6 };\n\nstatic const unsigned int eth_txd3_pins[]\t= { GPIOH_7 };\nstatic const unsigned int eth_txd2_pins[]\t= { GPIOH_8 };\nstatic const unsigned int eth_tx_clk_pins[]\t= { GPIOH_9 };\n\nstatic const unsigned int i2c_sda_b1_pins[]\t= { GPIOH_3 };\nstatic const unsigned int i2c_sck_b1_pins[]\t= { GPIOH_4 };\nstatic const unsigned int i2c_sda_c1_pins[]\t= { GPIOH_5 };\nstatic const unsigned int i2c_sck_c1_pins[]\t= { GPIOH_6 };\nstatic const unsigned int i2c_sda_d1_pins[]\t= { GPIOH_7 };\nstatic const unsigned int i2c_sck_d1_pins[]\t= { GPIOH_8 };\n\n \nstatic const unsigned int nand_io_pins[] = {\n\tBOOT_0, BOOT_1, BOOT_2, BOOT_3, BOOT_4, BOOT_5, BOOT_6, BOOT_7\n};\nstatic const unsigned int nand_io_ce0_pins[]\t= { BOOT_8 };\nstatic const unsigned int nand_io_ce1_pins[]\t= { BOOT_9 };\nstatic const unsigned int nand_io_rb0_pins[]\t= { BOOT_10 };\nstatic const unsigned int nand_ale_pins[]\t= { BOOT_11 };\nstatic const unsigned int nand_cle_pins[]\t= { BOOT_12 };\nstatic const unsigned int nand_wen_clk_pins[]\t= { BOOT_13 };\nstatic const unsigned int nand_ren_clk_pins[]\t= { BOOT_14 };\nstatic const unsigned int nand_dqs_15_pins[]\t= { BOOT_15 };\nstatic const unsigned int nand_dqs_18_pins[]\t= { BOOT_18 };\n\nstatic const unsigned int sdxc_d0_c_pins[]\t= { BOOT_0};\nstatic const unsigned int sdxc_d13_c_pins[]\t= { BOOT_1, BOOT_2,\n\t\t\t\t\t\t    BOOT_3 };\nstatic const unsigned int sdxc_d47_c_pins[]\t= { BOOT_4, BOOT_5,\n\t\t\t\t\t\t    BOOT_6, BOOT_7 };\nstatic const unsigned int sdxc_clk_c_pins[]\t= { BOOT_8 };\nstatic const unsigned int sdxc_cmd_c_pins[]\t= { BOOT_10 };\nstatic const unsigned int nor_d_pins[]\t\t= { BOOT_11 };\nstatic const unsigned int nor_q_pins[]\t\t= { BOOT_12 };\nstatic const unsigned int nor_c_pins[]\t\t= { BOOT_13 };\nstatic const unsigned int nor_cs_pins[]\t\t= { BOOT_18 };\n\nstatic const unsigned int sd_d0_c_pins[]\t= { BOOT_0 };\nstatic const unsigned int sd_d1_c_pins[]\t= { BOOT_1 };\nstatic const unsigned int sd_d2_c_pins[]\t= { BOOT_2 };\nstatic const unsigned int sd_d3_c_pins[]\t= { BOOT_3 };\nstatic const unsigned int sd_cmd_c_pins[]\t= { BOOT_8 };\nstatic const unsigned int sd_clk_c_pins[]\t= { BOOT_10 };\n\n \nstatic const unsigned int sd_d1_b_pins[]\t= { CARD_0 };\nstatic const unsigned int sd_d0_b_pins[]\t= { CARD_1 };\nstatic const unsigned int sd_clk_b_pins[]\t= { CARD_2 };\nstatic const unsigned int sd_cmd_b_pins[]\t= { CARD_3 };\nstatic const unsigned int sd_d3_b_pins[]\t= { CARD_4 };\nstatic const unsigned int sd_d2_b_pins[]\t= { CARD_5 };\n\nstatic const unsigned int sdxc_d13_b_pins[]\t= { CARD_0,  CARD_4,\n\t\t\t\t\t\t    CARD_5 };\nstatic const unsigned int sdxc_d0_b_pins[]\t= { CARD_1 };\nstatic const unsigned int sdxc_clk_b_pins[]\t= { CARD_2 };\nstatic const unsigned int sdxc_cmd_b_pins[]\t= { CARD_3 };\n\n \nstatic const unsigned int uart_tx_ao_a_pins[]\t= { GPIOAO_0 };\nstatic const unsigned int uart_rx_ao_a_pins[]\t= { GPIOAO_1 };\nstatic const unsigned int uart_cts_ao_a_pins[]\t= { GPIOAO_2 };\nstatic const unsigned int uart_rts_ao_a_pins[]\t= { GPIOAO_3 };\nstatic const unsigned int i2c_mst_sck_ao_pins[] = { GPIOAO_4 };\nstatic const unsigned int i2c_mst_sda_ao_pins[] = { GPIOAO_5 };\nstatic const unsigned int clk_32k_in_out_pins[]\t= { GPIOAO_6 };\nstatic const unsigned int remote_input_pins[]\t= { GPIOAO_7 };\nstatic const unsigned int hdmi_cec_1_pins[]\t= { GPIOAO_12 };\nstatic const unsigned int ir_blaster_pins[]\t= { GPIOAO_13 };\n\nstatic const unsigned int pwm_c2_pins[]\t\t= { GPIOAO_3 };\nstatic const unsigned int i2c_sck_ao_pins[]\t= { GPIOAO_4 };\nstatic const unsigned int i2c_sda_ao_pins[]\t= { GPIOAO_5 };\nstatic const unsigned int ir_remote_out_pins[]\t= { GPIOAO_7 };\nstatic const unsigned int i2s_am_clk_out_pins[]\t= { GPIOAO_8 };\nstatic const unsigned int i2s_ao_clk_out_pins[]\t= { GPIOAO_9 };\nstatic const unsigned int i2s_lr_clk_out_pins[]\t= { GPIOAO_10 };\nstatic const unsigned int i2s_out_01_pins[]\t= { GPIOAO_11 };\n\nstatic const unsigned int uart_tx_ao_b0_pins[]\t= { GPIOAO_0 };\nstatic const unsigned int uart_rx_ao_b0_pins[]\t= { GPIOAO_1 };\nstatic const unsigned int uart_cts_ao_b_pins[]\t= { GPIOAO_2 };\nstatic const unsigned int uart_rts_ao_b_pins[]\t= { GPIOAO_3 };\nstatic const unsigned int uart_tx_ao_b1_pins[]\t= { GPIOAO_4 };\nstatic const unsigned int uart_rx_ao_b1_pins[]\t= { GPIOAO_5 };\nstatic const unsigned int spdif_out_1_pins[]\t= { GPIOAO_6 };\n\nstatic const unsigned int i2s_in_ch01_pins[]\t= { GPIOAO_6 };\nstatic const unsigned int i2s_ao_clk_in_pins[]\t= { GPIOAO_9 };\nstatic const unsigned int i2s_lr_clk_in_pins[]\t= { GPIOAO_10 };\n\n \nstatic const unsigned int eth_rxd1_pins[]\t= { DIF_0_P };\nstatic const unsigned int eth_rxd0_pins[]\t= { DIF_0_N };\nstatic const unsigned int eth_rx_dv_pins[]\t= { DIF_1_P };\nstatic const unsigned int eth_rx_clk_pins[]\t= { DIF_1_N };\nstatic const unsigned int eth_txd0_1_pins[]\t= { DIF_2_P };\nstatic const unsigned int eth_txd1_1_pins[]\t= { DIF_2_N };\nstatic const unsigned int eth_rxd3_pins[]\t= { DIF_2_P };\nstatic const unsigned int eth_rxd2_pins[]\t= { DIF_2_N };\nstatic const unsigned int eth_tx_en_pins[]\t= { DIF_3_P };\nstatic const unsigned int eth_ref_clk_pins[]\t= { DIF_3_N };\nstatic const unsigned int eth_mdc_pins[]\t= { DIF_4_P };\nstatic const unsigned int eth_mdio_en_pins[]\t= { DIF_4_N };\n\nstatic struct meson_pmx_group meson8b_cbus_groups[] = {\n\tGPIO_GROUP(GPIOX_0),\n\tGPIO_GROUP(GPIOX_1),\n\tGPIO_GROUP(GPIOX_2),\n\tGPIO_GROUP(GPIOX_3),\n\tGPIO_GROUP(GPIOX_4),\n\tGPIO_GROUP(GPIOX_5),\n\tGPIO_GROUP(GPIOX_6),\n\tGPIO_GROUP(GPIOX_7),\n\tGPIO_GROUP(GPIOX_8),\n\tGPIO_GROUP(GPIOX_9),\n\tGPIO_GROUP(GPIOX_10),\n\tGPIO_GROUP(GPIOX_11),\n\tGPIO_GROUP(GPIOX_16),\n\tGPIO_GROUP(GPIOX_17),\n\tGPIO_GROUP(GPIOX_18),\n\tGPIO_GROUP(GPIOX_19),\n\tGPIO_GROUP(GPIOX_20),\n\tGPIO_GROUP(GPIOX_21),\n\n\tGPIO_GROUP(GPIOY_0),\n\tGPIO_GROUP(GPIOY_1),\n\tGPIO_GROUP(GPIOY_3),\n\tGPIO_GROUP(GPIOY_6),\n\tGPIO_GROUP(GPIOY_7),\n\tGPIO_GROUP(GPIOY_8),\n\tGPIO_GROUP(GPIOY_9),\n\tGPIO_GROUP(GPIOY_10),\n\tGPIO_GROUP(GPIOY_11),\n\tGPIO_GROUP(GPIOY_12),\n\tGPIO_GROUP(GPIOY_13),\n\tGPIO_GROUP(GPIOY_14),\n\n\tGPIO_GROUP(GPIODV_9),\n\tGPIO_GROUP(GPIODV_24),\n\tGPIO_GROUP(GPIODV_25),\n\tGPIO_GROUP(GPIODV_26),\n\tGPIO_GROUP(GPIODV_27),\n\tGPIO_GROUP(GPIODV_28),\n\tGPIO_GROUP(GPIODV_29),\n\n\tGPIO_GROUP(GPIOH_0),\n\tGPIO_GROUP(GPIOH_1),\n\tGPIO_GROUP(GPIOH_2),\n\tGPIO_GROUP(GPIOH_3),\n\tGPIO_GROUP(GPIOH_4),\n\tGPIO_GROUP(GPIOH_5),\n\tGPIO_GROUP(GPIOH_6),\n\tGPIO_GROUP(GPIOH_7),\n\tGPIO_GROUP(GPIOH_8),\n\tGPIO_GROUP(GPIOH_9),\n\n\tGPIO_GROUP(CARD_0),\n\tGPIO_GROUP(CARD_1),\n\tGPIO_GROUP(CARD_2),\n\tGPIO_GROUP(CARD_3),\n\tGPIO_GROUP(CARD_4),\n\tGPIO_GROUP(CARD_5),\n\tGPIO_GROUP(CARD_6),\n\n\tGPIO_GROUP(BOOT_0),\n\tGPIO_GROUP(BOOT_1),\n\tGPIO_GROUP(BOOT_2),\n\tGPIO_GROUP(BOOT_3),\n\tGPIO_GROUP(BOOT_4),\n\tGPIO_GROUP(BOOT_5),\n\tGPIO_GROUP(BOOT_6),\n\tGPIO_GROUP(BOOT_7),\n\tGPIO_GROUP(BOOT_8),\n\tGPIO_GROUP(BOOT_9),\n\tGPIO_GROUP(BOOT_10),\n\tGPIO_GROUP(BOOT_11),\n\tGPIO_GROUP(BOOT_12),\n\tGPIO_GROUP(BOOT_13),\n\tGPIO_GROUP(BOOT_14),\n\tGPIO_GROUP(BOOT_15),\n\tGPIO_GROUP(BOOT_16),\n\tGPIO_GROUP(BOOT_17),\n\tGPIO_GROUP(BOOT_18),\n\n\tGPIO_GROUP(DIF_0_P),\n\tGPIO_GROUP(DIF_0_N),\n\tGPIO_GROUP(DIF_1_P),\n\tGPIO_GROUP(DIF_1_N),\n\tGPIO_GROUP(DIF_2_P),\n\tGPIO_GROUP(DIF_2_N),\n\tGPIO_GROUP(DIF_3_P),\n\tGPIO_GROUP(DIF_3_N),\n\tGPIO_GROUP(DIF_4_P),\n\tGPIO_GROUP(DIF_4_N),\n\n\t \n\tGROUP(sd_d0_a,\t\t8,\t5),\n\tGROUP(sd_d1_a,\t\t8,\t4),\n\tGROUP(sd_d2_a,\t\t8,\t3),\n\tGROUP(sd_d3_a,\t\t8,\t2),\n\tGROUP(sdxc_d0_0_a,\t5,\t29),\n\tGROUP(sdxc_d47_a,\t5,\t12),\n\tGROUP(sdxc_d13_0_a,\t5,\t28),\n\tGROUP(sd_clk_a,\t\t8,\t1),\n\tGROUP(sd_cmd_a,\t\t8,\t0),\n\tGROUP(xtal_32k_out,\t3,\t22),\n\tGROUP(xtal_24m_out,\t3,\t20),\n\tGROUP(uart_tx_b0,\t4,\t9),\n\tGROUP(uart_rx_b0,\t4,\t8),\n\tGROUP(uart_cts_b0,\t4,\t7),\n\tGROUP(uart_rts_b0,\t4,\t6),\n\tGROUP(sdxc_d0_1_a,\t5,\t14),\n\tGROUP(sdxc_d13_1_a,\t5,\t13),\n\tGROUP(pcm_out_a,\t3,\t30),\n\tGROUP(pcm_in_a,\t\t3,\t29),\n\tGROUP(pcm_fs_a,\t\t3,\t28),\n\tGROUP(pcm_clk_a,\t3,\t27),\n\tGROUP(sdxc_clk_a,\t5,\t11),\n\tGROUP(sdxc_cmd_a,\t5,\t10),\n\tGROUP(pwm_vs_0,\t\t7,\t31),\n\tGROUP(pwm_e,\t\t9,\t19),\n\tGROUP(pwm_vs_1,\t\t7,\t30),\n\tGROUP(uart_tx_a,\t4,\t17),\n\tGROUP(uart_rx_a,\t4,\t16),\n\tGROUP(uart_cts_a,\t4,\t15),\n\tGROUP(uart_rts_a,\t4,\t14),\n\tGROUP(uart_tx_b1,\t6,\t19),\n\tGROUP(uart_rx_b1,\t6,\t18),\n\tGROUP(uart_cts_b1,\t6,\t17),\n\tGROUP(uart_rts_b1,\t6,\t16),\n\tGROUP(iso7816_0_clk,\t5,\t9),\n\tGROUP(iso7816_0_data,\t5,\t8),\n\tGROUP(spi_sclk_0,\t4,\t22),\n\tGROUP(spi_miso_0,\t4,\t24),\n\tGROUP(spi_mosi_0,\t4,\t23),\n\tGROUP(iso7816_det,\t4,\t21),\n\tGROUP(iso7816_reset,\t4,\t20),\n\tGROUP(iso7816_1_clk,\t4,\t19),\n\tGROUP(iso7816_1_data,\t4,\t18),\n\tGROUP(spi_ss0_0,\t4,\t25),\n\tGROUP(tsin_clk_b,\t3,\t6),\n\tGROUP(tsin_sop_b,\t3,\t7),\n\tGROUP(tsin_d0_b,\t3,\t8),\n\tGROUP(pwm_b,\t\t2,\t3),\n\tGROUP(i2c_sda_d0,\t4,\t5),\n\tGROUP(i2c_sck_d0,\t4,\t4),\n\tGROUP(tsin_d_valid_b,\t3,\t9),\n\n\t \n\tGROUP(tsin_d_valid_a,\t3,\t2),\n\tGROUP(tsin_sop_a,\t3,\t1),\n\tGROUP(tsin_d17_a,\t3,\t5),\n\tGROUP(tsin_clk_a,\t3,\t0),\n\tGROUP(tsin_d0_a,\t3,\t4),\n\tGROUP(spdif_out_0,\t1,\t7),\n\tGROUP(xtal_24m,\t\t3,\t18),\n\tGROUP(iso7816_2_clk,\t5,\t7),\n\tGROUP(iso7816_2_data,\t5,\t6),\n\n\t \n\tGROUP(pwm_d,\t\t3,\t26),\n\tGROUP(pwm_c0,\t\t3,\t25),\n\tGROUP(pwm_vs_2,\t\t7,\t28),\n\tGROUP(pwm_vs_3,\t\t7,\t27),\n\tGROUP(pwm_vs_4,\t\t7,\t26),\n\tGROUP(xtal24_out,\t7,\t25),\n\tGROUP(uart_tx_c,\t6,\t23),\n\tGROUP(uart_rx_c,\t6,\t22),\n\tGROUP(uart_cts_c,\t6,\t21),\n\tGROUP(uart_rts_c,\t6,\t20),\n\tGROUP(pwm_c1,\t\t3,\t24),\n\tGROUP(i2c_sda_a,\t9,\t31),\n\tGROUP(i2c_sck_a,\t9,\t30),\n\tGROUP(i2c_sda_b0,\t9,\t29),\n\tGROUP(i2c_sck_b0,\t9,\t28),\n\tGROUP(i2c_sda_c0,\t9,\t27),\n\tGROUP(i2c_sck_c0,\t9,\t26),\n\n\t \n\tGROUP(hdmi_hpd,\t\t1,\t26),\n\tGROUP(hdmi_sda,\t\t1,\t25),\n\tGROUP(hdmi_scl,\t\t1,\t24),\n\tGROUP(hdmi_cec_0,\t1,\t23),\n\tGROUP(eth_txd1_0,\t7,\t21),\n\tGROUP(eth_txd0_0,\t7,\t20),\n\tGROUP(clk_24m_out,\t4,\t1),\n\tGROUP(spi_ss1,\t\t8,\t11),\n\tGROUP(spi_ss2,\t\t8,\t12),\n\tGROUP(spi_ss0_1,\t9,\t13),\n\tGROUP(spi_miso_1,\t9,\t12),\n\tGROUP(spi_mosi_1,\t9,\t11),\n\tGROUP(spi_sclk_1,\t9,\t10),\n\tGROUP(eth_rxd3_h,\t6,\t15),\n\tGROUP(eth_rxd2_h,\t6,\t14),\n\tGROUP(eth_txd3,\t\t6,\t13),\n\tGROUP(eth_txd2,\t\t6,\t12),\n\tGROUP(eth_tx_clk,\t6,\t11),\n\tGROUP(i2c_sda_b1,\t5,\t27),\n\tGROUP(i2c_sck_b1,\t5,\t26),\n\tGROUP(i2c_sda_c1,\t5,\t25),\n\tGROUP(i2c_sck_c1,\t5,\t24),\n\tGROUP(i2c_sda_d1,\t4,\t3),\n\tGROUP(i2c_sck_d1,\t4,\t2),\n\n\t \n\tGROUP(nand_io,\t\t2,\t26),\n\tGROUP(nand_io_ce0,\t2,\t25),\n\tGROUP(nand_io_ce1,\t2,\t24),\n\tGROUP(nand_io_rb0,\t2,\t17),\n\tGROUP(nand_ale,\t\t2,\t21),\n\tGROUP(nand_cle,\t\t2,\t20),\n\tGROUP(nand_wen_clk,\t2,\t19),\n\tGROUP(nand_ren_clk,\t2,\t18),\n\tGROUP(nand_dqs_15,\t2,\t27),\n\tGROUP(nand_dqs_18,\t2,\t28),\n\tGROUP(sdxc_d0_c,\t4,\t30),\n\tGROUP(sdxc_d13_c,\t4,\t29),\n\tGROUP(sdxc_d47_c,\t4,\t28),\n\tGROUP(sdxc_clk_c,\t7,\t19),\n\tGROUP(sdxc_cmd_c,\t7,\t18),\n\tGROUP(nor_d,\t\t5,\t1),\n\tGROUP(nor_q,\t\t5,\t3),\n\tGROUP(nor_c,\t\t5,\t2),\n\tGROUP(nor_cs,\t\t5,\t0),\n\tGROUP(sd_d0_c,\t\t6,\t29),\n\tGROUP(sd_d1_c,\t\t6,\t28),\n\tGROUP(sd_d2_c,\t\t6,\t27),\n\tGROUP(sd_d3_c,\t\t6,\t26),\n\tGROUP(sd_cmd_c,\t\t6,\t30),\n\tGROUP(sd_clk_c,\t\t6,\t31),\n\n\t \n\tGROUP(sd_d1_b,\t\t2,\t14),\n\tGROUP(sd_d0_b,\t\t2,\t15),\n\tGROUP(sd_clk_b,\t\t2,\t11),\n\tGROUP(sd_cmd_b,\t\t2,\t10),\n\tGROUP(sd_d3_b,\t\t2,\t12),\n\tGROUP(sd_d2_b,\t\t2,\t13),\n\tGROUP(sdxc_d13_b,\t2,\t6),\n\tGROUP(sdxc_d0_b,\t2,\t7),\n\tGROUP(sdxc_clk_b,\t2,\t5),\n\tGROUP(sdxc_cmd_b,\t2,\t4),\n\n\t \n\tGROUP(eth_rxd1,\t\t6,\t0),\n\tGROUP(eth_rxd0,\t\t6,\t1),\n\tGROUP(eth_rx_dv,\t6,\t2),\n\tGROUP(eth_rx_clk,\t6,\t3),\n\tGROUP(eth_txd0_1,\t6,\t4),\n\tGROUP(eth_txd1_1,\t6,\t5),\n\tGROUP(eth_tx_en,\t6,\t6),\n\tGROUP(eth_ref_clk,\t6,\t8),\n\tGROUP(eth_mdc,\t\t6,\t9),\n\tGROUP(eth_mdio_en,\t6,\t10),\n\tGROUP(eth_rxd3,\t\t7,\t22),\n\tGROUP(eth_rxd2,\t\t7,\t23),\n};\n\nstatic struct meson_pmx_group meson8b_aobus_groups[] = {\n\tGPIO_GROUP(GPIOAO_0),\n\tGPIO_GROUP(GPIOAO_1),\n\tGPIO_GROUP(GPIOAO_2),\n\tGPIO_GROUP(GPIOAO_3),\n\tGPIO_GROUP(GPIOAO_4),\n\tGPIO_GROUP(GPIOAO_5),\n\tGPIO_GROUP(GPIOAO_6),\n\tGPIO_GROUP(GPIOAO_7),\n\tGPIO_GROUP(GPIOAO_8),\n\tGPIO_GROUP(GPIOAO_9),\n\tGPIO_GROUP(GPIOAO_10),\n\tGPIO_GROUP(GPIOAO_11),\n\tGPIO_GROUP(GPIOAO_12),\n\tGPIO_GROUP(GPIOAO_13),\n\tGPIO_GROUP(GPIO_BSD_EN),\n\tGPIO_GROUP(GPIO_TEST_N),\n\n\t \n\tGROUP(uart_tx_ao_a,\t0,\t12),\n\tGROUP(uart_rx_ao_a,\t0,\t11),\n\tGROUP(uart_cts_ao_a,\t0,\t10),\n\tGROUP(uart_rts_ao_a,\t0,\t9),\n\tGROUP(i2c_mst_sck_ao,\t0,\t6),\n\tGROUP(i2c_mst_sda_ao,\t0,\t5),\n\tGROUP(clk_32k_in_out,\t0,\t18),\n\tGROUP(remote_input,\t0,\t0),\n\tGROUP(hdmi_cec_1,\t0,\t17),\n\tGROUP(ir_blaster,\t0,\t31),\n\tGROUP(pwm_c2,\t\t0,\t22),\n\tGROUP(i2c_sck_ao,\t0,\t2),\n\tGROUP(i2c_sda_ao,\t0,\t1),\n\tGROUP(ir_remote_out,\t0,\t21),\n\tGROUP(i2s_am_clk_out,\t0,\t30),\n\tGROUP(i2s_ao_clk_out,\t0,\t29),\n\tGROUP(i2s_lr_clk_out,\t0,\t28),\n\tGROUP(i2s_out_01,\t0,\t27),\n\tGROUP(uart_tx_ao_b0,\t0,\t26),\n\tGROUP(uart_rx_ao_b0,\t0,\t25),\n\tGROUP(uart_cts_ao_b,\t0,\t8),\n\tGROUP(uart_rts_ao_b,\t0,\t7),\n\tGROUP(uart_tx_ao_b1,\t0,\t24),\n\tGROUP(uart_rx_ao_b1,\t0,\t23),\n\tGROUP(spdif_out_1,\t0,\t16),\n\tGROUP(i2s_in_ch01,\t0,\t13),\n\tGROUP(i2s_ao_clk_in,\t0,\t15),\n\tGROUP(i2s_lr_clk_in,\t0,\t14),\n};\n\nstatic const char * const gpio_periphs_groups[] = {\n\t\"GPIOX_0\", \"GPIOX_1\", \"GPIOX_2\", \"GPIOX_3\", \"GPIOX_4\",\n\t\"GPIOX_5\", \"GPIOX_6\", \"GPIOX_7\", \"GPIOX_8\", \"GPIOX_9\",\n\t\"GPIOX_10\", \"GPIOX_11\", \"GPIOX_16\", \"GPIOX_17\", \"GPIOX_18\",\n\t\"GPIOX_19\", \"GPIOX_20\", \"GPIOX_21\",\n\n\t\"GPIOY_0\", \"GPIOY_1\", \"GPIOY_3\", \"GPIOY_6\", \"GPIOY_7\",\n\t\"GPIOY_8\", \"GPIOY_9\", \"GPIOY_10\", \"GPIOY_11\", \"GPIOY_12\",\n\t\"GPIOY_13\", \"GPIOY_14\",\n\n\t\"GPIODV_9\", \"GPIODV_24\", \"GPIODV_25\", \"GPIODV_26\",\n\t\"GPIODV_27\", \"GPIODV_28\", \"GPIODV_29\",\n\n\t\"GPIOH_0\", \"GPIOH_1\", \"GPIOH_2\", \"GPIOH_3\", \"GPIOH_4\",\n\t\"GPIOH_5\", \"GPIOH_6\", \"GPIOH_7\", \"GPIOH_8\", \"GPIOH_9\",\n\n\t\"CARD_0\", \"CARD_1\", \"CARD_2\", \"CARD_3\", \"CARD_4\",\n\t\"CARD_5\", \"CARD_6\",\n\n\t\"BOOT_0\", \"BOOT_1\", \"BOOT_2\", \"BOOT_3\", \"BOOT_4\",\n\t\"BOOT_5\", \"BOOT_6\", \"BOOT_7\", \"BOOT_8\", \"BOOT_9\",\n\t\"BOOT_10\", \"BOOT_11\", \"BOOT_12\", \"BOOT_13\", \"BOOT_14\",\n\t\"BOOT_15\", \"BOOT_16\", \"BOOT_17\", \"BOOT_18\",\n\n\t\"DIF_0_P\", \"DIF_0_N\", \"DIF_1_P\", \"DIF_1_N\",\n\t\"DIF_2_P\", \"DIF_2_N\", \"DIF_3_P\", \"DIF_3_N\",\n\t\"DIF_4_P\", \"DIF_4_N\"\n};\n\nstatic const char * const gpio_aobus_groups[] = {\n\t\"GPIOAO_0\", \"GPIOAO_1\", \"GPIOAO_2\", \"GPIOAO_3\",\n\t\"GPIOAO_4\", \"GPIOAO_5\", \"GPIOAO_6\", \"GPIOAO_7\",\n\t\"GPIOAO_8\", \"GPIOAO_9\", \"GPIOAO_10\", \"GPIOAO_11\",\n\t\"GPIOAO_12\", \"GPIOAO_13\", \"GPIO_BSD_EN\", \"GPIO_TEST_N\"\n};\n\nstatic const char * const sd_a_groups[] = {\n\t\"sd_d0_a\", \"sd_d1_a\", \"sd_d2_a\", \"sd_d3_a\", \"sd_clk_a\",\n\t\"sd_cmd_a\"\n};\n\nstatic const char * const sdxc_a_groups[] = {\n\t\"sdxc_d0_0_a\", \"sdxc_d13_0_a\", \"sdxc_d47_a\", \"sdxc_clk_a\",\n\t\"sdxc_cmd_a\", \"sdxc_d0_1_a\", \"sdxc_d13_1_a\"\n};\n\nstatic const char * const pcm_a_groups[] = {\n\t\"pcm_out_a\", \"pcm_in_a\", \"pcm_fs_a\", \"pcm_clk_a\"\n};\n\nstatic const char * const uart_a_groups[] = {\n\t\"uart_tx_a\", \"uart_rx_a\", \"uart_cts_a\", \"uart_rts_a\"\n};\n\nstatic const char * const uart_b_groups[] = {\n\t\"uart_tx_b0\", \"uart_rx_b0\", \"uart_cts_b0\", \"uart_rts_b0\",\n\t\"uart_tx_b1\", \"uart_rx_b1\", \"uart_cts_b1\", \"uart_rts_b1\"\n};\n\nstatic const char * const iso7816_groups[] = {\n\t\"iso7816_det\", \"iso7816_reset\", \"iso7816_0_clk\", \"iso7816_0_data\",\n\t\"iso7816_1_clk\", \"iso7816_1_data\", \"iso7816_2_clk\", \"iso7816_2_data\"\n};\n\nstatic const char * const i2c_d_groups[] = {\n\t\"i2c_sda_d0\", \"i2c_sck_d0\", \"i2c_sda_d1\", \"i2c_sck_d1\"\n};\n\nstatic const char * const xtal_groups[] = {\n\t\"xtal_32k_out\", \"xtal_24m_out\", \"xtal_24m\", \"xtal24_out\"\n};\n\nstatic const char * const uart_c_groups[] = {\n\t\"uart_tx_c\", \"uart_rx_c\", \"uart_cts_c\", \"uart_rts_c\"\n};\n\nstatic const char * const i2c_c_groups[] = {\n\t\"i2c_sda_c0\", \"i2c_sck_c0\", \"i2c_sda_c1\", \"i2c_sck_c1\"\n};\n\nstatic const char * const hdmi_groups[] = {\n\t\"hdmi_hpd\", \"hdmi_sda\", \"hdmi_scl\", \"hdmi_cec_0\"\n};\n\nstatic const char * const hdmi_cec_groups[] = {\n\t\"hdmi_cec_1\"\n};\n\nstatic const char * const spi_groups[] = {\n\t\"spi_ss0_0\", \"spi_miso_0\", \"spi_mosi_0\", \"spi_sclk_0\",\n\t\"spi_ss0_1\", \"spi_ss1\", \"spi_sclk_1\", \"spi_mosi_1\",\n\t\"spi_miso_1\", \"spi_ss2\"\n};\n\nstatic const char * const ethernet_groups[] = {\n\t\"eth_tx_clk\", \"eth_tx_en\", \"eth_txd1_0\", \"eth_txd1_1\",\n\t\"eth_txd0_0\", \"eth_txd0_1\", \"eth_rx_clk\", \"eth_rx_dv\",\n\t\"eth_rxd1\", \"eth_rxd0\", \"eth_mdio_en\", \"eth_mdc\", \"eth_ref_clk\",\n\t\"eth_txd2\", \"eth_txd3\", \"eth_rxd3\", \"eth_rxd2\",\n\t\"eth_rxd3_h\", \"eth_rxd2_h\"\n};\n\nstatic const char * const i2c_a_groups[] = {\n\t\"i2c_sda_a\", \"i2c_sck_a\",\n};\n\nstatic const char * const i2c_b_groups[] = {\n\t\"i2c_sda_b0\", \"i2c_sck_b0\", \"i2c_sda_b1\", \"i2c_sck_b1\"\n};\n\nstatic const char * const sd_c_groups[] = {\n\t\"sd_d0_c\", \"sd_d1_c\", \"sd_d2_c\", \"sd_d3_c\",\n\t\"sd_cmd_c\", \"sd_clk_c\"\n};\n\nstatic const char * const sdxc_c_groups[] = {\n\t\"sdxc_d0_c\", \"sdxc_d13_c\", \"sdxc_d47_c\", \"sdxc_cmd_c\",\n\t\"sdxc_clk_c\"\n};\n\nstatic const char * const nand_groups[] = {\n\t\"nand_io\", \"nand_io_ce0\", \"nand_io_ce1\",\n\t\"nand_io_rb0\", \"nand_ale\", \"nand_cle\",\n\t\"nand_wen_clk\", \"nand_ren_clk\", \"nand_dqs_15\",\n\t\"nand_dqs_18\"\n};\n\nstatic const char * const nor_groups[] = {\n\t\"nor_d\", \"nor_q\", \"nor_c\", \"nor_cs\"\n};\n\nstatic const char * const sd_b_groups[] = {\n\t\"sd_d1_b\", \"sd_d0_b\", \"sd_clk_b\", \"sd_cmd_b\",\n\t\"sd_d3_b\", \"sd_d2_b\"\n};\n\nstatic const char * const sdxc_b_groups[] = {\n\t\"sdxc_d13_b\", \"sdxc_d0_b\", \"sdxc_clk_b\", \"sdxc_cmd_b\"\n};\n\nstatic const char * const uart_ao_groups[] = {\n\t\"uart_tx_ao_a\", \"uart_rx_ao_a\", \"uart_cts_ao_a\", \"uart_rts_ao_a\"\n};\n\nstatic const char * const remote_groups[] = {\n\t\"remote_input\", \"ir_blaster\", \"ir_remote_out\"\n};\n\nstatic const char * const i2c_slave_ao_groups[] = {\n\t\"i2c_sck_ao\", \"i2c_sda_ao\"\n};\n\nstatic const char * const uart_ao_b_groups[] = {\n\t\"uart_tx_ao_b0\", \"uart_rx_ao_b0\", \"uart_tx_ao_b1\", \"uart_rx_ao_b1\",\n\t\"uart_cts_ao_b\", \"uart_rts_ao_b\"\n};\n\nstatic const char * const i2c_mst_ao_groups[] = {\n\t\"i2c_mst_sck_ao\", \"i2c_mst_sda_ao\"\n};\n\nstatic const char * const clk_24m_groups[] = {\n\t\"clk_24m_out\"\n};\n\nstatic const char * const clk_32k_groups[] = {\n\t\"clk_32k_in_out\"\n};\n\nstatic const char * const spdif_0_groups[] = {\n\t\"spdif_out_0\"\n};\n\nstatic const char * const spdif_1_groups[] = {\n\t\"spdif_out_1\"\n};\n\nstatic const char * const i2s_groups[] = {\n\t\"i2s_am_clk_out\", \"i2s_ao_clk_out\", \"i2s_lr_clk_out\",\n\t\"i2s_out_01\", \"i2s_in_ch01\", \"i2s_ao_clk_in\",\n\t\"i2s_lr_clk_in\"\n};\n\nstatic const char * const pwm_b_groups[] = {\n\t\"pwm_b\"\n};\n\nstatic const char * const pwm_c_groups[] = {\n\t\"pwm_c0\", \"pwm_c1\"\n};\n\nstatic const char * const pwm_c_ao_groups[] = {\n\t\"pwm_c2\"\n};\n\nstatic const char * const pwm_d_groups[] = {\n\t\"pwm_d\"\n};\n\nstatic const char * const pwm_e_groups[] = {\n\t\"pwm_e\"\n};\n\nstatic const char * const pwm_vs_groups[] = {\n\t\"pwm_vs_0\", \"pwm_vs_1\", \"pwm_vs_2\",\n\t\"pwm_vs_3\", \"pwm_vs_4\"\n};\n\nstatic const char * const tsin_a_groups[] = {\n\t\"tsin_d0_a\", \"tsin_d17_a\", \"tsin_clk_a\", \"tsin_sop_a\",\n\t\"tsin_d_valid_a\"\n};\n\nstatic const char * const tsin_b_groups[] = {\n\t\"tsin_d0_b\", \"tsin_clk_b\", \"tsin_sop_b\", \"tsin_d_valid_b\"\n};\n\nstatic struct meson_pmx_func meson8b_cbus_functions[] = {\n\tFUNCTION(gpio_periphs),\n\tFUNCTION(sd_a),\n\tFUNCTION(sdxc_a),\n\tFUNCTION(pcm_a),\n\tFUNCTION(uart_a),\n\tFUNCTION(uart_b),\n\tFUNCTION(iso7816),\n\tFUNCTION(i2c_d),\n\tFUNCTION(xtal),\n\tFUNCTION(uart_c),\n\tFUNCTION(i2c_c),\n\tFUNCTION(hdmi),\n\tFUNCTION(spi),\n\tFUNCTION(ethernet),\n\tFUNCTION(i2c_a),\n\tFUNCTION(i2c_b),\n\tFUNCTION(sd_c),\n\tFUNCTION(sdxc_c),\n\tFUNCTION(nand),\n\tFUNCTION(nor),\n\tFUNCTION(sd_b),\n\tFUNCTION(sdxc_b),\n\tFUNCTION(spdif_0),\n\tFUNCTION(pwm_b),\n\tFUNCTION(pwm_c),\n\tFUNCTION(pwm_d),\n\tFUNCTION(pwm_e),\n\tFUNCTION(pwm_vs),\n\tFUNCTION(tsin_a),\n\tFUNCTION(tsin_b),\n\tFUNCTION(clk_24m),\n};\n\nstatic struct meson_pmx_func meson8b_aobus_functions[] = {\n\tFUNCTION(gpio_aobus),\n\tFUNCTION(uart_ao),\n\tFUNCTION(uart_ao_b),\n\tFUNCTION(i2c_slave_ao),\n\tFUNCTION(i2c_mst_ao),\n\tFUNCTION(i2s),\n\tFUNCTION(remote),\n\tFUNCTION(clk_32k),\n\tFUNCTION(pwm_c_ao),\n\tFUNCTION(spdif_1),\n\tFUNCTION(hdmi_cec),\n};\n\nstatic struct meson_bank meson8b_cbus_banks[] = {\n\t \n\tBANK(\"X0..11\",\t GPIOX_0,\tGPIOX_11,   97, 108,  4,  0,   4,  0,   0,  0,   1,  0,   2,  0),\n\tBANK(\"X16..21\",\t GPIOX_16,\tGPIOX_21,  113, 118,  4, 16,   4, 16,   0, 16,   1, 16,   2, 16),\n\tBANK(\"Y0..1\",\t GPIOY_0,\tGPIOY_1,    80,  81,  3,  0,   3,  0,   3,  0,   4,  0,   5,  0),\n\tBANK(\"Y3\",\t GPIOY_3,\tGPIOY_3,    83,  83,  3,  3,   3,  3,   3,  3,   4,  3,   5,  3),\n\tBANK(\"Y6..14\",\t GPIOY_6,\tGPIOY_14,   86,  94,  3,  6,   3,  6,   3,  6,   4,  6,   5,  6),\n\tBANK(\"DV9\",\t GPIODV_9,\tGPIODV_9,   59,  59,  0,  9,   0,  9,   7,  9,   8,  9,   9,  9),\n\tBANK(\"DV24..29\", GPIODV_24,\tGPIODV_29,  74,  79,  0, 24,   0, 24,   7, 24,   8, 24,   9, 24),\n\tBANK(\"H\",\t GPIOH_0,\tGPIOH_9,    14,  23,  1, 16,   1, 16,   9, 19,  10, 19,  11, 19),\n\tBANK(\"CARD\",\t CARD_0,\tCARD_6,     43,  49,  2, 20,   2, 20,   0, 22,   1, 22,   2, 22),\n\tBANK(\"BOOT\",\t BOOT_0,\tBOOT_18,    24,  42,  2,  0,   2,  0,   9,  0,  10,  0,  11,  0),\n\n\t \n\tBANK(\"DIF\",\t DIF_0_P,\tDIF_4_N,    -1,  -1,  5,  8,   5,  8,  12, 12,  13, 12,  14, 12),\n};\n\nstatic struct meson_bank meson8b_aobus_banks[] = {\n\t \n\tBANK(\"AO\",   GPIOAO_0, GPIO_TEST_N, 0, 13, 0,  16, 0, 0,  0,  0,  0, 16,  1,  0),\n};\n\nstatic struct meson_pinctrl_data meson8b_cbus_pinctrl_data = {\n\t.name\t\t= \"cbus-banks\",\n\t.pins\t\t= meson8b_cbus_pins,\n\t.groups\t\t= meson8b_cbus_groups,\n\t.funcs\t\t= meson8b_cbus_functions,\n\t.banks\t\t= meson8b_cbus_banks,\n\t.num_pins\t= ARRAY_SIZE(meson8b_cbus_pins),\n\t.num_groups\t= ARRAY_SIZE(meson8b_cbus_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson8b_cbus_functions),\n\t.num_banks\t= ARRAY_SIZE(meson8b_cbus_banks),\n\t.pmx_ops\t= &meson8_pmx_ops,\n};\n\nstatic struct meson_pinctrl_data meson8b_aobus_pinctrl_data = {\n\t.name\t\t= \"aobus-banks\",\n\t.pins\t\t= meson8b_aobus_pins,\n\t.groups\t\t= meson8b_aobus_groups,\n\t.funcs\t\t= meson8b_aobus_functions,\n\t.banks\t\t= meson8b_aobus_banks,\n\t.num_pins\t= ARRAY_SIZE(meson8b_aobus_pins),\n\t.num_groups\t= ARRAY_SIZE(meson8b_aobus_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson8b_aobus_functions),\n\t.num_banks\t= ARRAY_SIZE(meson8b_aobus_banks),\n\t.pmx_ops\t= &meson8_pmx_ops,\n\t.parse_dt\t= &meson8_aobus_parse_dt_extra,\n};\n\nstatic const struct of_device_id meson8b_pinctrl_dt_match[] = {\n\t{\n\t\t.compatible = \"amlogic,meson8b-cbus-pinctrl\",\n\t\t.data = &meson8b_cbus_pinctrl_data,\n\t},\n\t{\n\t\t.compatible = \"amlogic,meson8b-aobus-pinctrl\",\n\t\t.data = &meson8b_aobus_pinctrl_data,\n\t},\n\t{ },\n};\n\nstatic struct platform_driver meson8b_pinctrl_driver = {\n\t.probe\t\t= meson_pinctrl_probe,\n\t.driver = {\n\t\t.name\t= \"meson8b-pinctrl\",\n\t\t.of_match_table = meson8b_pinctrl_dt_match,\n\t},\n};\nbuiltin_platform_driver(meson8b_pinctrl_driver);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}