$date
	Tue Oct 11 14:48:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux8x1_tb $end
$var wire 1 ! Y $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$var reg 1 % I3 $end
$var reg 1 & I4 $end
$var reg 1 ' I5 $end
$var reg 1 ( I6 $end
$var reg 1 ) I7 $end
$var reg 1 * S0 $end
$var reg 1 + S1 $end
$var reg 1 , S2 $end
$scope module Instance0 $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var wire 1 % I3 $end
$var wire 1 & I4 $end
$var wire 1 ' I5 $end
$var wire 1 ( I6 $end
$var wire 1 ) I7 $end
$var wire 1 * S0 $end
$var wire 1 + S1 $end
$var wire 1 , S2 $end
$var wire 1 ! Y $end
$var wire 1 - w0 $end
$var wire 1 . w1 $end
$var wire 1 / w2 $end
$var wire 1 0 w3 $end
$var wire 1 1 w4 $end
$var wire 1 2 w5 $end
$var wire 1 3 w6 $end
$var wire 1 4 w7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
03
02
01
00
0/
0.
1-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#1
1.
0-
1#
0"
1*
#2
1/
0.
1$
0#
0*
1+
#3
10
0/
1%
0$
1*
#4
11
00
1&
0%
0*
0+
1,
#5
12
01
1'
0&
1*
#6
13
02
1(
0'
0*
1+
#7
14
03
1)
0(
1*
#8
