$date
	Thu Aug 29 20:10:11 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_memoria $end
$var wire 32 ! out2 [31:0] $end
$var wire 32 " out1 [31:0] $end
$var reg 1 # beta $end
$var reg 1 $ clock $end
$var reg 10 % ind1 [9:0] $end
$var reg 10 & ind2 [9:0] $end
$var reg 32 ' x [31:0] $end
$scope module memoria $end
$var wire 1 # beta $end
$var wire 1 $ clock $end
$var wire 32 ( in [31:0] $end
$var wire 10 ) ind1 [9:0] $end
$var wire 10 * ind2 [9:0] $end
$var wire 32 + out1 [31:0] $end
$var wire 32 , out2 [31:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000 -
bx ,
bx +
bx *
bx )
b0 (
b0 '
bx &
bx %
1$
0#
bx "
bx !
$end
#1
0$
#4
b0 &
b0 *
b0 %
b0 )
b101010 '
b101010 (
1#
#12
b0 !
b0 ,
b0 "
b0 +
#41
1$
#42
0$
#50
b101010 "
b101010 +
b101010 !
b101010 ,
#82
1$
#83
0$
#104
b1111111111 &
b1111111111 *
b10000000 '
b10000000 (
#112
b0 !
b0 ,
#120
b100000000 '
b100000000 (
b1111111111 %
b1111111111 )
#123
1$
#124
0$
#132
b100000000 "
b100000000 +
b100000000 !
b100000000 ,
#164
1$
#165
0$
#205
1$
#206
0$
#220
