-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             dirren@lapsrv6.epfl.ch                              
-- Generated date:           Wed Mar 08 16:26:41 CET 2023                        

Solution Settings: main.v6
  Current state: schedule
  Project: Catapult_histogram
  
  Design Input Files Specified
    $PROJECT_HOME/Catapult_histogram/histogram.cpp
      $MGC_HOME/shared/include/ac_std_float.h
        $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_fixed.h
            $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /main/histogram/core                    1561     463        465            0  0        ? 
    /main/main:core/core                      91     100        302            0  0          
    Design Total:                           1652     563        465            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks                  
    ------------ ------ ------ ----------------- ----------- -----------------------------------------
    clk          rising  5.000             20.00    0.000000 /main/histogram/core /main/main:core/core 
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    return:rsc.dat       OUT  Unsigned        32                                     
    return:rsc.triosy:lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /main/histogram/feature:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /main/histogram/feature    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/histogram/weight:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /main/histogram/weight    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/histogram/hist:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /main/histogram/hist    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/histogram/n:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /main/histogram/n    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/histogram/out:rsc
      Memory Component: ccs_out_wait                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /main/histogram/out    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/main:core/return:rsc
      Memory Component: ccs_out                      Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /main/main:core/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/main:core/feature:cns
      Memory Component: ccs_out_wait                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /main/main:core/feature    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/main:core/weight:cns
      Memory Component: ccs_out_wait                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /main/main:core/weight    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/main:core/hist:cns
      Memory Component: ccs_out_wait                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /main/main:core/hist    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/main:core/out:cns
      Memory Component: ccs_in_wait                  Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /main/main:core/out    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/return:rsc
      Memory Component: ccs_out                      Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /main/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/feature:cns
      Memory Component: ccs_pipe                     Size:         1 x 32
      External:         false                        Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /main/feature    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/weight:cns
      Memory Component: ccs_pipe                     Size:         1 x 32
      External:         false                        Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /main/weight    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/hist:cns
      Memory Component: ccs_pipe                     Size:         1 x 32
      External:         false                        Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /main/hist    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /main/out:cns
      Memory Component: ccs_pipe                     Size:         1 x 32
      External:         false                        Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /main/out    0:31 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    Unable to generate report: can't read "hash_by_LOC(c8726453-cf07-4aed-a82d-21d67ca7f3b7-1088)": no such variable

    Multi-Cycle (Combinational) Component Usage
      Instance Component Name Delay 
      -------- -------------- -----
      
    Loops
      Process              Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
      -------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
      /main/histogram/core core:rlp           Infinite       0        465 ?    2.33 us                       
      /main/histogram/core  main              Infinite       4        465 ?    2.33 us                       
      /main/histogram/core   while                 101       2        202 ?    1.01 us                       
      /main/histogram/core   for                     ?       1          1 ?    5.00 ns                       
      /main/histogram/core   for#1                 129       2        258 ?    1.29 us                       
      /main/main:core/core core:rlp           Infinite       0          302    1.51 us                       
      /main/main:core/core  main              Infinite       2          302    1.51 us                       
      /main/main:core/core   for                   100       2          200    1.00 us                       
      /main/main:core/core   for#1                 100       1          100  500.00 ns                       
      
    Loop Execution Profile
      Process              Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
      -------------------- ---------------- ------------ -------------------------- ----------------- --------
      /main/histogram/core core:rlp                 0 ?                        0.00            465 ?           
      /main/histogram/core  main                    4 ?                        0.86            465 ?           
      /main/histogram/core   while                202 ?                       43.44            202 ?           
      /main/histogram/core   for                    1 ?                        0.22              1 ?           
      /main/histogram/core   for#1                258 ?                       55.48            258 ?           
      /main/main:core/core core:rlp                   0                        0.00              302           
      /main/main:core/core  main                      2                        0.66              302           
      /main/main:core/core   for                    200                       66.23              200           
      /main/main:core/core   for#1                  100                       33.11              100           
      
    End of Report
