// Seed: 2743616621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_11, id_12;
  assign id_11 = 1 / id_6;
  assign module_1.id_0 = 0;
  wire id_13, id_14;
endmodule
module module_1 (
    input supply1 id_0
    , id_2
);
  assign id_2 = ~id_2;
  tri1 id_3;
  wire id_4, id_5, id_6;
  always id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6
  );
endmodule
