INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Himanshu/Documents/GitHub/ese345-final-project/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/register_file_sim/new/register_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file_tb
