#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul 14 16:09:37 2021
# Process ID: 20621
# Current directory: /media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/kernel/xsim_script.tcl}
# Log file: /media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/xsim.log
# Journal file: /media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/kernel/xsim_script.tcl
# xsim {kernel} -autoloadwcfg -tclbatch {kernel.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "5265000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5305 ns : File "/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel.autotb.v" Line 737
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 14 16:09:43 2021...
