PowerPlay Early Power Estimator File Generator report for Mod_Teste
Thu Oct 10 22:02:21 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. PowerPlay Early Power Estimator File Generator Summary
  3. PowerPlay Early Power Estimator File Generator Settings
  4. Indeterminate Toggle Rates
  5. PowerPlay Early Power Estimator File Generator Generated Files
  6. Confidence Metric Details
  7. Signal Activities
  8. PowerPlay Early Power Estimator File Generator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Summary                                                   ;
+-------------------------------------------------------+--------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Status ; Successful - Thu Oct 10 22:02:21 2024            ;
; Quartus II 64-Bit Version                             ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition  ;
; Revision Name                                         ; Mod_Teste                                        ;
; Top-level Entity Name                                 ; Mod_Teste                                        ;
; Family                                                ; Cyclone II                                       ;
; Device                                                ; EP2C35F672C6                                     ;
; Power Estimation Confidence                           ; Low: user provided insufficient toggle rate data ;
+-------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Settings                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                     ; Setting                               ; Default Value ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                                      ; Off                                   ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                                ; Off                                   ; Off           ;
; Preset Cooling Solution                                                    ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                                        ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                                  ; 12.5%                                 ; 12.5%         ;
; Default Power Input I/O Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                                  ; On                                    ; On            ;
; Use Input Files                                                            ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                                         ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                                      ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                                    ; Off                                   ; Off           ;
; Device Power Characteristics                                               ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                                 ; On                                    ; On            ;
; Specified Junction Temperature                                             ; 25                                    ; 25            ;
; Ambient Temperature                                                        ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                                ; Off                                   ; Off           ;
; Board Temperature                                                          ; 25                                    ; 25            ;
; Enable HPS                                                                 ; Off                                   ; Off           ;
; Processor Frequency                                                        ; 0.0                                   ; 0.0           ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+


+-------------------------------------------+
; Indeterminate Toggle Rates                ;
+-------------+-----------------------------+
; Node        ; Reason                      ;
+-------------+-----------------------------+
; LCD_DATA[0] ; No valid clock domain found ;
; LCD_DATA[1] ; No valid clock domain found ;
; LCD_DATA[2] ; No valid clock domain found ;
; LCD_DATA[3] ; No valid clock domain found ;
; LCD_DATA[4] ; No valid clock domain found ;
; LCD_DATA[5] ; No valid clock domain found ;
; LCD_DATA[6] ; No valid clock domain found ;
; LCD_DATA[7] ; No valid clock domain found ;
; GPIO_0[0]   ; No valid clock domain found ;
; GPIO_0[1]   ; No valid clock domain found ;
; GPIO_0[2]   ; No valid clock domain found ;
; GPIO_0[3]   ; No valid clock domain found ;
; GPIO_0[4]   ; No valid clock domain found ;
; GPIO_0[5]   ; No valid clock domain found ;
; GPIO_0[6]   ; No valid clock domain found ;
; GPIO_0[7]   ; No valid clock domain found ;
; GPIO_0[8]   ; No valid clock domain found ;
; GPIO_0[9]   ; No valid clock domain found ;
; GPIO_0[10]  ; No valid clock domain found ;
; GPIO_0[11]  ; No valid clock domain found ;
; GPIO_0[12]  ; No valid clock domain found ;
; GPIO_0[13]  ; No valid clock domain found ;
; GPIO_0[14]  ; No valid clock domain found ;
; GPIO_0[15]  ; No valid clock domain found ;
; GPIO_0[16]  ; No valid clock domain found ;
; GPIO_0[17]  ; No valid clock domain found ;
; GPIO_0[18]  ; No valid clock domain found ;
; GPIO_0[19]  ; No valid clock domain found ;
; GPIO_0[20]  ; No valid clock domain found ;
; GPIO_0[21]  ; No valid clock domain found ;
; GPIO_0[22]  ; No valid clock domain found ;
; GPIO_0[23]  ; No valid clock domain found ;
; GPIO_0[24]  ; No valid clock domain found ;
; GPIO_0[25]  ; No valid clock domain found ;
; GPIO_0[26]  ; No valid clock domain found ;
; GPIO_0[27]  ; No valid clock domain found ;
; GPIO_0[28]  ; No valid clock domain found ;
; GPIO_0[29]  ; No valid clock domain found ;
; GPIO_0[30]  ; No valid clock domain found ;
; GPIO_0[31]  ; No valid clock domain found ;
; GPIO_0[32]  ; No valid clock domain found ;
; GPIO_0[33]  ; No valid clock domain found ;
; GPIO_0[34]  ; No valid clock domain found ;
; GPIO_0[35]  ; No valid clock domain found ;
; GPIO_1[0]   ; No valid clock domain found ;
; GPIO_1[1]   ; No valid clock domain found ;
; GPIO_1[2]   ; No valid clock domain found ;
; GPIO_1[3]   ; No valid clock domain found ;
; GPIO_1[4]   ; No valid clock domain found ;
; GPIO_1[5]   ; No valid clock domain found ;
; GPIO_1[6]   ; No valid clock domain found ;
; GPIO_1[7]   ; No valid clock domain found ;
; GPIO_1[8]   ; No valid clock domain found ;
; GPIO_1[9]   ; No valid clock domain found ;
; GPIO_1[10]  ; No valid clock domain found ;
; GPIO_1[11]  ; No valid clock domain found ;
; GPIO_1[12]  ; No valid clock domain found ;
; GPIO_1[13]  ; No valid clock domain found ;
; GPIO_1[14]  ; No valid clock domain found ;
; GPIO_1[15]  ; No valid clock domain found ;
; GPIO_1[16]  ; No valid clock domain found ;
; GPIO_1[17]  ; No valid clock domain found ;
; GPIO_1[18]  ; No valid clock domain found ;
; GPIO_1[19]  ; No valid clock domain found ;
; GPIO_1[20]  ; No valid clock domain found ;
; GPIO_1[21]  ; No valid clock domain found ;
; GPIO_1[22]  ; No valid clock domain found ;
; GPIO_1[23]  ; No valid clock domain found ;
; GPIO_1[24]  ; No valid clock domain found ;
; GPIO_1[25]  ; No valid clock domain found ;
; GPIO_1[26]  ; No valid clock domain found ;
; GPIO_1[27]  ; No valid clock domain found ;
; GPIO_1[28]  ; No valid clock domain found ;
; GPIO_1[29]  ; No valid clock domain found ;
; GPIO_1[30]  ; No valid clock domain found ;
; GPIO_1[31]  ; No valid clock domain found ;
; GPIO_1[32]  ; No valid clock domain found ;
; GPIO_1[33]  ; No valid clock domain found ;
; GPIO_1[34]  ; No valid clock domain found ;
; GPIO_1[35]  ; No valid clock domain found ;
; CLOCK_27    ; No valid clock domain found ;
; KEY[1]      ; No valid clock domain found ;
; KEY[3]      ; No valid clock domain found ;
; SW[8]       ; No valid clock domain found ;
; SW[9]       ; No valid clock domain found ;
; SW[10]      ; No valid clock domain found ;
; SW[11]      ; No valid clock domain found ;
; SW[12]      ; No valid clock domain found ;
; SW[13]      ; No valid clock domain found ;
; SW[14]      ; No valid clock domain found ;
; SW[15]      ; No valid clock domain found ;
; SW[16]      ; No valid clock domain found ;
; SW[17]      ; No valid clock domain found ;
; UART_RXD    ; No valid clock domain found ;
; KEY[2]      ; No valid clock domain found ;
; CLOCK_50    ; No valid clock domain found ;
; KEY[0]      ; No valid clock domain found ;
; SW[3]       ; No valid clock domain found ;
; SW[1]       ; No valid clock domain found ;
; SW[0]       ; No valid clock domain found ;
; SW[2]       ; No valid clock domain found ;
; SW[4]       ; No valid clock domain found ;
; SW[7]       ; No valid clock domain found ;
; SW[6]       ; No valid clock domain found ;
; SW[5]       ; No valid clock domain found ;
+-------------+-----------------------------+


+------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Generated Files                           ;
+----------------------------------------------------------------+-------------------------+
; Description                                                    ; Filename                ;
+----------------------------------------------------------------+-------------------------+
; Design summary for PowerPlay Early Power Estimator spreadsheet ; Mod_Teste_early_pwr.csv ;
+----------------------------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                           ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Data Source                                                                            ; Total        ; Pin         ; Registered    ; Combinational ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Simulation (from file)                                                                 ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Node, entity or clock assignment                                                       ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Vectorless estimation                                                                  ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 5074 (97.9%) ; 170 (61.4%) ; 2206 (100.0%) ; 2698 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 112 (2.2%)   ; 108 (39.0%) ; 0 (0.0%)      ; 4 (0.1%)      ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 5074 (97.9%) ; 170 (61.4%) ; 2206 (100.0%) ; 2698 (100.0%) ;
;                                                                                        ;              ;             ;               ;               ;
; Default assignment                                                                     ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 107 (2.1%)   ; 107 (38.6%) ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Assumed 0                                                                              ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 107 (2.1%)   ; 107 (38.6%) ; 0 (0.0%)      ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+---------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Messages ;
+---------------------------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit PowerPlay Early Power Estimator File Generator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 10 22:02:17 2024
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste --estimate_power=off --output_epe=Mod_Teste_early_pwr.csv
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: Div_Freq:div_freq|Clk_3Hz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332068): No clocks defined in design.
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (214002): Created PowerPlay Early Power Estimation file "Mod_Teste_early_pwr.csv"
Info (215029): No power estimate will be produced.
Info (215049): Average toggle rate for this design is 0.000 millions of transitions / sec
Info: Quartus II 64-Bit PowerPlay Early Power Estimator File Generator was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4608 megabytes
    Info: Processing ended: Thu Oct 10 22:02:21 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


