// Seed: 3330821406
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  tri  id_3,
    output tri0 id_4,
    input  tri  id_5,
    input  wor  id_6,
    output tri1 id_7,
    input  wire id_8
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    input uwire id_8,
    input wire id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri id_13,
    output wire id_14,
    input tri id_15,
    input tri0 id_16,
    input wand id_17,
    input tri0 id_18,
    input wor id_19,
    input uwire id_20,
    input tri1 id_21,
    input wor id_22,
    output supply0 id_23,
    input wand id_24,
    input tri0 id_25,
    output wor id_26,
    output tri0 id_27,
    input uwire id_28,
    input tri id_29
);
  assign id_13 = id_17;
  wire [1 'h0 : 1] id_31, id_32;
  logic id_33;
  ;
  wire id_34, id_35, id_36;
  module_0 modCall_1 (
      id_8,
      id_29,
      id_16,
      id_25,
      id_27,
      id_19,
      id_4,
      id_5,
      id_11
  );
  logic id_37;
  ;
endmodule
