# Unit 4: Combinational CMOS Logic

## ğŸ“‹ Unit Overview

**Combinational CMOS logic circuits** produce outputs that depend only on the current input valuesâ€”there is no memory or feedback. This unit covers the design of static CMOS gates, complementary logic structures, complex gate synthesis, and advanced logic styles like pseudo-NMOS and pass-transistor logic.

---

## ğŸ¯ Unit Objectives

After completing this unit, you will be able to:
- Design static CMOS gates using pull-up and pull-down networks
- Apply complementary logic principles for arbitrary functions
- Synthesize complex gates from Boolean expressions
- Compare different CMOS logic styles and their trade-offs
- Analyze timing and power for combinational circuits

---

## ğŸ“š Chapters in This Unit

| Chapter | Title | Key Topics |
|---------|-------|------------|
| 4.1 | [Static CMOS Gates](01-static-cmos-gates.md) | NAND, NOR, complex gates, PDN/PUN |
| 4.2 | [Complementary Logic Design](02-complementary-logic-design.md) | Duality, series-parallel networks |
| 4.3 | [Complex Gate Synthesis](03-complex-gate-synthesis.md) | AOI, OAI, compound functions |
| 4.4 | [Pseudo-NMOS Logic](04-pseudo-nmos-logic.md) | Ratioed logic, static power trade-off |
| 4.5 | [Pass Transistor Logic](05-pass-transistor-logic.md) | Transmission gates, CPL, threshold loss |

---

## ğŸ”‘ Key Concepts Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STATIC CMOS GATE STRUCTURE                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                         VDD                                          â”‚
â”‚                          â”‚                                           â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                â”‚
â”‚               â”‚                     â”‚                                â”‚
â”‚               â”‚  PULL-UP NETWORK    â”‚                                â”‚
â”‚               â”‚      (PUN)          â”‚                                â”‚
â”‚               â”‚   PMOS transistors  â”‚                                â”‚
â”‚               â”‚   Conducts for      â”‚                                â”‚
â”‚               â”‚   F = 1 (HIGH)      â”‚                                â”‚
â”‚               â”‚                     â”‚                                â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                          â”‚                                           â”‚
â”‚   Inputs â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Output (F)              â”‚
â”‚                          â”‚                                           â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                â”‚
â”‚               â”‚                     â”‚                                â”‚
â”‚               â”‚  PULL-DOWN NETWORK  â”‚                                â”‚
â”‚               â”‚      (PDN)          â”‚                                â”‚
â”‚               â”‚   NMOS transistors  â”‚                                â”‚
â”‚               â”‚   Conducts for      â”‚                                â”‚
â”‚               â”‚   F = 0 (LOW)       â”‚                                â”‚
â”‚               â”‚                     â”‚                                â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                          â”‚                                           â”‚
â”‚                         GND                                          â”‚
â”‚                                                                      â”‚
â”‚   Key Properties:                                                   â”‚
â”‚   â€¢ PUN and PDN are complementary (duals of each other)            â”‚
â”‚   â€¢ One network ON, other OFF (no static current)                  â”‚
â”‚   â€¢ Full rail-to-rail output swing                                 â”‚
â”‚   â€¢ Inverted output by default (NAND, NOR, NOT)                    â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Logic Style Comparison

| Style | Speed | Power | Area | Noise Margin | Static Power |
|-------|-------|-------|------|--------------|--------------|
| Static CMOS | Good | Low | Large | Excellent | ~Zero |
| Pseudo-NMOS | Fast | High | Small | Reduced | Yes |
| Pass Transistor | Fast | Low | Small | Reduced | ~Zero |
| Transmission Gate | Good | Low | Medium | Good | ~Zero |

---

## ğŸ”Œ Duality Principle

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PDN â†” PUN DUALITY                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   PDN (NMOS)                    PUN (PMOS)                          â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                          â”‚
â”‚                                                                      â”‚
â”‚   Series connection      â†â†’     Parallel connection                 â”‚
â”‚                                                                      â”‚
â”‚      A                              A â”€â”€â”€â”¬â”€â”€â”€ B                     â”‚
â”‚      â”‚                                   â”‚                          â”‚
â”‚      B                                  â”€â”´â”€                         â”‚
â”‚      â”‚                                                              â”‚
â”‚                                                                      â”‚
â”‚   Parallel connection    â†â†’     Series connection                   â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â”€â”¬â”€â”€â”€ B                       A                               â”‚
â”‚        â”‚                            â”‚                               â”‚
â”‚       â”€â”´â”€                           B                               â”‚
â”‚                                     â”‚                               â”‚
â”‚                                                                      â”‚
â”‚   NMOS (input X)         â†â†’     PMOS (input XÌ„)                     â”‚
â”‚                                 (same input, complementary)         â”‚
â”‚                                                                      â”‚
â”‚   Example: 2-input NAND                                             â”‚
â”‚                                                                      â”‚
â”‚   PDN: A series B        â†â†’     PUN: A parallel B                   â”‚
â”‚   (both must be ON              (either can be ON                   â”‚
â”‚    to pull down)                 to pull up)                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Quick Reference: Common Gates

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STANDARD CMOS GATES                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   INVERTER       2-NAND          2-NOR                              â”‚
â”‚                                                                      â”‚
â”‚     VDD            VDD            VDD                               â”‚
â”‚      â”‚              â”‚              â”‚                                â”‚
â”‚   â”Œâ”€â”€â”´â”€â”€â”      â”€â”¬â”€â”€â”€â”´â”€â”€â”€â”¬â”€        â”‚                                â”‚
â”‚   â”‚PMOS â”‚      â”‚       â”‚       â”Œâ”€â”€â”´â”€â”€â”                              â”‚
â”‚   â””â”€â”€â”¬â”€â”€â”˜    â”Œâ”€â”´â”€â”   â”Œâ”€â”´â”€â”     â”‚     â”‚                              â”‚
â”‚      â”‚       â”‚ P â”‚   â”‚ P â”‚     â”‚  P  â”‚                              â”‚
â”‚      â”œâ”€out   â””â”€â”¬â”€â”˜   â””â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”€â”˜                              â”‚
â”‚      â”‚         â””â”€â”€â”€â”¬â”€â”€â”€â”˜          â”‚                                 â”‚
â”‚   â”Œâ”€â”€â”´â”€â”€â”          â”‚           â”Œâ”€â”€â”´â”€â”€â”                              â”‚
â”‚   â”‚NMOS â”‚          â”œâ”€out       â”‚  P  â”‚                              â”‚
â”‚   â””â”€â”€â”¬â”€â”€â”˜          â”‚           â””â”€â”€â”¬â”€â”€â”˜                              â”‚
â”‚      â”‚          â”Œâ”€â”€â”´â”€â”€â”           â”‚                                 â”‚
â”‚     GND         â”‚  N  â”‚           â”œâ”€out                             â”‚
â”‚                 â””â”€â”€â”¬â”€â”€â”˜           â”‚                                 â”‚
â”‚                    â”‚           â”€â”¬â”€â”´â”€â”¬â”€                              â”‚
â”‚                 â”Œâ”€â”€â”´â”€â”€â”        â”‚   â”‚                                â”‚
â”‚                 â”‚  N  â”‚      â”Œâ”€â”´â”€â” â”Œâ”€â”´â”€â”                            â”‚
â”‚                 â””â”€â”€â”¬â”€â”€â”˜      â”‚ N â”‚ â”‚ N â”‚                            â”‚
â”‚                    â”‚         â””â”€â”¬â”€â”˜ â””â”€â”¬â”€â”˜                            â”‚
â”‚                   GND          â””â”€â”€â”¬â”€â”€â”˜                              â”‚
â”‚                                   â”‚                                 â”‚
â”‚                                  GND                                â”‚
â”‚                                                                      â”‚
â”‚   F = A'         F = (AB)'        F = (A+B)'                        â”‚
â”‚   1 NMOS         2 NMOS series    2 NMOS parallel                   â”‚
â”‚   1 PMOS         2 PMOS parallel  2 PMOS series                     â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”— Navigation

| Previous Unit | Course Home | Next Unit |
|--------------|-------------|-----------|
| â† [Unit 3: CMOS Inverter](../03-CMOS-Inverter/README.md) | [Course Overview](../README.md) | [Unit 5: Sequential Circuits â†’](../05-Sequential-CMOS-Circuits/README.md) |
