<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>csi2txss: XCsi2TxSs_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">csi2txss
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_csi2_tx_ss___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XCsi2TxSs_Config Struct Reference<div class="ingroups"><a class="el" href="group__csi2txss__v1__5.html">Csi2txss_v1_5</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>MIPI CSI Tx Subsystem configuration structure.  
 <a href="struct_x_csi2_tx_ss___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa81e5cafcc000adaca1699fa0a585fe9"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#aa81e5cafcc000adaca1699fa0a585fe9">DeviceId</a></td></tr>
<tr class="memdesc:aa81e5cafcc000adaca1699fa0a585fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeviceId is the unique ID of the device.  <a href="#aa81e5cafcc000adaca1699fa0a585fe9">More...</a><br/></td></tr>
<tr class="separator:aa81e5cafcc000adaca1699fa0a585fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d81ca026f814b36aaa4f640886fb9b"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#a81d81ca026f814b36aaa4f640886fb9b">BaseAddr</a></td></tr>
<tr class="memdesc:a81d81ca026f814b36aaa4f640886fb9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">BaseAddress is the physical base address of the subsystem address range.  <a href="#a81d81ca026f814b36aaa4f640886fb9b">More...</a><br/></td></tr>
<tr class="separator:a81d81ca026f814b36aaa4f640886fb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3d185b3246a66d9fa0c87be4d76170"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#a7e3d185b3246a66d9fa0c87be4d76170">HighAddr</a></td></tr>
<tr class="memdesc:a7e3d185b3246a66d9fa0c87be4d76170"><td class="mdescLeft">&#160;</td><td class="mdescRight">HighAddress is the physical MAX address of the subsystem address range.  <a href="#a7e3d185b3246a66d9fa0c87be4d76170">More...</a><br/></td></tr>
<tr class="separator:a7e3d185b3246a66d9fa0c87be4d76170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ee5c2c2b06e24f427cf41d4fc9de81"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#a39ee5c2c2b06e24f427cf41d4fc9de81">LanesPresent</a></td></tr>
<tr class="memdesc:a39ee5c2c2b06e24f427cf41d4fc9de81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active Lanes programming optimization enabled.  <a href="#a39ee5c2c2b06e24f427cf41d4fc9de81">More...</a><br/></td></tr>
<tr class="separator:a39ee5c2c2b06e24f427cf41d4fc9de81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa783a6306cb5026589bc4ea1b100367d"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#aa783a6306cb5026589bc4ea1b100367d">PixelFormat</a></td></tr>
<tr class="memdesc:aa783a6306cb5026589bc4ea1b100367d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment"> 1 - Single pixel per beat
</pre><p> 2 - Dual pixels per beat 4 - Quad pixels per beat  <a href="#aa783a6306cb5026589bc4ea1b100367d">More...</a><br/></td></tr>
<tr class="separator:aa783a6306cb5026589bc4ea1b100367d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941dcb9a60baa61a24bcb28260689183"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#a941dcb9a60baa61a24bcb28260689183">CsiBuffDepth</a></td></tr>
<tr class="memdesc:a941dcb9a60baa61a24bcb28260689183"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line buffer Depth set.  <a href="#a941dcb9a60baa61a24bcb28260689183">More...</a><br/></td></tr>
<tr class="separator:a941dcb9a60baa61a24bcb28260689183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df2677fd796d73da2e0c226ef1d1ef8"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#a8df2677fd796d73da2e0c226ef1d1ef8">DphyLineRate</a></td></tr>
<tr class="memdesc:a8df2677fd796d73da2e0c226ef1d1ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY Line Rate ranging from 80-1500 Mbps.  <a href="#a8df2677fd796d73da2e0c226ef1d1ef8">More...</a><br/></td></tr>
<tr class="separator:a8df2677fd796d73da2e0c226ef1d1ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8364cfcd48d9087a1657c96241dad16e"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#a8364cfcd48d9087a1657c96241dad16e">IsDphyRegIntfcPresent</a></td></tr>
<tr class="memdesc:a8364cfcd48d9087a1657c96241dad16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag for DPHY register interface presence.  <a href="#a8364cfcd48d9087a1657c96241dad16e">More...</a><br/></td></tr>
<tr class="separator:a8364cfcd48d9087a1657c96241dad16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad372aabbf5a19e00a4add55dcf18c455"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#ad372aabbf5a19e00a4add55dcf18c455">FEGenEnabled</a></td></tr>
<tr class="memdesc:ad372aabbf5a19e00a4add55dcf18c455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame End Generation enabled flag.  <a href="#ad372aabbf5a19e00a4add55dcf18c455">More...</a><br/></td></tr>
<tr class="separator:ad372aabbf5a19e00a4add55dcf18c455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f1614d0982366c88534f12b5676b52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_sub_core_csi2_tx.html">SubCoreCsi2Tx</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#ac1f1614d0982366c88534f12b5676b52">CsiInfo</a></td></tr>
<tr class="memdesc:ac1f1614d0982366c88534f12b5676b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSI sub-core configuration.  <a href="#ac1f1614d0982366c88534f12b5676b52">More...</a><br/></td></tr>
<tr class="separator:ac1f1614d0982366c88534f12b5676b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7815d15cd570324a809f44db56f550"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_sub_core_csi2_tx.html">SubCoreCsi2Tx</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi2_tx_ss___config.html#a5d7815d15cd570324a809f44db56f550">DphyInfo</a></td></tr>
<tr class="memdesc:a5d7815d15cd570324a809f44db56f550"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY sub-core configuration.  <a href="#a5d7815d15cd570324a809f44db56f550">More...</a><br/></td></tr>
<tr class="separator:a5d7815d15cd570324a809f44db56f550"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MIPI CSI Tx Subsystem configuration structure. </p>
<p>Each subsystem device should have a configuration structure associated that defines the MAX supported sub-cores within subsystem </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a81d81ca026f814b36aaa4f640886fb9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XCsi2TxSs_Config::BaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BaseAddress is the physical base address of the subsystem address range. </p>

<p>Referenced by <a class="el" href="group__csi2txss__v1__0.html#ga4f003f0f154d0a6f6d7c06498ff3c655">Csi2TxSs_IntrExample()</a>, <a class="el" href="group__csi2txss__v1__0.html#ga1e0a474f9469d041cee3f863c5a6de97">Csi2TxSs_SelfTestExample()</a>, and <a class="el" href="group__csi2txss__v1__5.html#ga05a335318d3ee341c8288279cf4d8683">XCsi2TxSs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a941dcb9a60baa61a24bcb28260689183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi2TxSs_Config::CsiBuffDepth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line buffer Depth set. </p>

</div>
</div>
<a class="anchor" id="ac1f1614d0982366c88534f12b5676b52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_sub_core_csi2_tx.html">SubCoreCsi2Tx</a> XCsi2TxSs_Config::CsiInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSI sub-core configuration. </p>

</div>
</div>
<a class="anchor" id="aa81e5cafcc000adaca1699fa0a585fe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi2TxSs_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DeviceId is the unique ID of the device. </p>

</div>
</div>
<a class="anchor" id="a5d7815d15cd570324a809f44db56f550"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_sub_core_csi2_tx.html">SubCoreCsi2Tx</a> XCsi2TxSs_Config::DphyInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY sub-core configuration. </p>

</div>
</div>
<a class="anchor" id="a8df2677fd796d73da2e0c226ef1d1ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi2TxSs_Config::DphyLineRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY Line Rate ranging from 80-1500 Mbps. </p>

</div>
</div>
<a class="anchor" id="ad372aabbf5a19e00a4add55dcf18c455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi2TxSs_Config::FEGenEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame End Generation enabled flag. </p>

<p>Referenced by <a class="el" href="group__csi2txss__v1__5.html#ga20a5a3fc9695ca1ac7fdbea4300da836">XCsi2TxSs_Configure()</a>, <a class="el" href="group__csi2txss__v1__5.html#ga655b4f5658f8e8dc4ebc550fc4c6e8f0">XCsi2TxSs_GetLineCountForVC()</a>, <a class="el" href="group__csi2txss__v1__5.html#ga05e607ece4b52c59fa349f5f2e42976f">XCsi2TxSs_IntrDisable()</a>, and <a class="el" href="group__csi2txss__v1__5.html#ga66c4f55bd50f54c8712fd8b2c2d70c0b">XCsi2TxSs_SetLineCountForVC()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e3d185b3246a66d9fa0c87be4d76170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XCsi2TxSs_Config::HighAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HighAddress is the physical MAX address of the subsystem address range. </p>

</div>
</div>
<a class="anchor" id="a8364cfcd48d9087a1657c96241dad16e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi2TxSs_Config::IsDphyRegIntfcPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag for DPHY register interface presence. </p>

<p>Referenced by <a class="el" href="group__csi2txss__v1__5.html#gac74b7b2f7be7e695c3034f45d681c8ed">XCsi2TxSs_Activate()</a>, <a class="el" href="group__csi2txss__v1__5.html#ga05a335318d3ee341c8288279cf4d8683">XCsi2TxSs_CfgInitialize()</a>, and <a class="el" href="group__csi2txss__v1__5.html#gad5067597d1a3f39b5be158ce026e3f8c">XCsi2TxSs_ReportCoreInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a39ee5c2c2b06e24f427cf41d4fc9de81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi2TxSs_Config::LanesPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Active Lanes programming optimization enabled. </p>

</div>
</div>
<a class="anchor" id="aa783a6306cb5026589bc4ea1b100367d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi2TxSs_Config::PixelFormat</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment"> 1 - Single pixel per beat
</pre><p> 2 - Dual pixels per beat 4 - Quad pixels per beat </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
