Added

* Abort Vivado build if synthesis or implementation CDC timing report contains any
  critical violation.
* Find VHDL simulation subset that depends on generated register artifacts
  in :class:`.GitSimulationSubset`.
