Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Aug 19 14:50:25 2021
| Host         : chromatic running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.029       -0.029                      1                21170        0.022        0.000                      0                21170        1.424        0.000                       0                  7111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_0  {-1.000 1.000}       4.000           250.000         
  clk_out3_system_pll_0_0  {0.000 2.000}        4.000           250.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        0.176        0.000                      0                20792        0.022        0.000                      0                20792        3.020        0.000                       0                  7047  
  clk_out2_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     4  
  clk_out3_system_pll_0_0        0.271        0.000                      0                  269        0.190        0.000                      0                  269        1.424        0.000                       0                    56  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_system_pll_0_0  clk_out1_system_pll_0_0        0.162        0.000                      0                  131        0.178        0.000                      0                  131  
clk_out1_system_pll_0_0  clk_out3_system_pll_0_0        0.106        0.000                      0                  114        0.145        0.000                      0                  114  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_0  clk_out3_system_pll_0_0       -0.029       -0.029                      1                    2        0.404        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[13].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 1.732ns (24.533%)  route 5.328ns (75.467%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.183     2.049    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.173 r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.594     3.766    system_i/system_configuration/cfg_0/inst/int_ce_wire_67
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.150     3.916 r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.519     4.436    system_i/system_configuration/cfg_0/inst/CE0485_out
    SLICE_X29Y81         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[13].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.479     5.634    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X29Y81         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[13].FDRE_inst/C
                         clock pessimism             -0.544     5.090    
                         clock uncertainty           -0.069     5.020    
    SLICE_X29Y81         FDRE (Setup_fdre_C_CE)      -0.409     4.611    system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[13].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[9].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 1.732ns (24.533%)  route 5.328ns (75.467%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.183     2.049    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.173 r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.594     3.766    system_i/system_configuration/cfg_0/inst/int_ce_wire_67
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.150     3.916 r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.519     4.436    system_i/system_configuration/cfg_0/inst/CE0485_out
    SLICE_X29Y81         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[9].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.479     5.634    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X29Y81         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[9].FDRE_inst/C
                         clock pessimism             -0.544     5.090    
                         clock uncertainty           -0.069     5.020    
    SLICE_X29Y81         FDRE (Setup_fdre_C_CE)      -0.409     4.611    system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[9].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[28].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 1.706ns (23.463%)  route 5.565ns (76.537%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 5.640 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.183     2.049    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.173 r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.670     3.842    system_i/system_configuration/cfg_0/inst/int_ce_wire_67
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.680     4.647    system_i/system_configuration/cfg_0/inst/CE0489_out
    SLICE_X34Y86         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[28].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.485     5.640    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X34Y86         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[28].FDRE_inst/C
                         clock pessimism             -0.544     5.096    
                         clock uncertainty           -0.069     5.026    
    SLICE_X34Y86         FDRE (Setup_fdre_C_CE)      -0.169     4.857    system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[28].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[30].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 1.706ns (23.463%)  route 5.565ns (76.537%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 5.640 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.183     2.049    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X15Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.173 r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.670     3.842    system_i/system_configuration/cfg_0/inst/int_ce_wire_67
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.680     4.647    system_i/system_configuration/cfg_0/inst/CE0489_out
    SLICE_X34Y86         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[30].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.485     5.640    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X34Y86         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[30].FDRE_inst/C
                         clock pessimism             -0.544     5.096    
                         clock uncertainty           -0.069     5.026    
    SLICE_X34Y86         FDRE (Setup_fdre_C_CE)      -0.169     4.857    system_i/system_configuration/cfg_0/inst/WORDS[67].BITS[30].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[24].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.698ns (24.206%)  route 5.317ns (75.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.177     2.043    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X19Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.167 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.491     3.658    system_i/system_configuration/cfg_0/inst/int_ce_wire_118
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.116     3.774 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.616     4.391    system_i/system_configuration/cfg_0/inst/CE081_out
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[24].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.479     5.634    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[24].FDRE_inst/C
                         clock pessimism             -0.544     5.090    
                         clock uncertainty           -0.069     5.020    
    SLICE_X35Y79         FDRE (Setup_fdre_C_CE)      -0.409     4.611    system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[25].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.698ns (24.206%)  route 5.317ns (75.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.177     2.043    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X19Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.167 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.491     3.658    system_i/system_configuration/cfg_0/inst/int_ce_wire_118
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.116     3.774 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.616     4.391    system_i/system_configuration/cfg_0/inst/CE081_out
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[25].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.479     5.634    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[25].FDRE_inst/C
                         clock pessimism             -0.544     5.090    
                         clock uncertainty           -0.069     5.020    
    SLICE_X35Y79         FDRE (Setup_fdre_C_CE)      -0.409     4.611    system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[25].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[26].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.698ns (24.206%)  route 5.317ns (75.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.177     2.043    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X19Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.167 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.491     3.658    system_i/system_configuration/cfg_0/inst/int_ce_wire_118
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.116     3.774 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.616     4.391    system_i/system_configuration/cfg_0/inst/CE081_out
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[26].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.479     5.634    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[26].FDRE_inst/C
                         clock pessimism             -0.544     5.090    
                         clock uncertainty           -0.069     5.020    
    SLICE_X35Y79         FDRE (Setup_fdre_C_CE)      -0.409     4.611    system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[26].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[27].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.698ns (24.206%)  route 5.317ns (75.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.177     2.043    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X19Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.167 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.491     3.658    system_i/system_configuration/cfg_0/inst/int_ce_wire_118
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.116     3.774 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.616     4.391    system_i/system_configuration/cfg_0/inst/CE081_out
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[27].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.479     5.634    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[27].FDRE_inst/C
                         clock pessimism             -0.544     5.090    
                         clock uncertainty           -0.069     5.020    
    SLICE_X35Y79         FDRE (Setup_fdre_C_CE)      -0.409     4.611    system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[27].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[28].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.698ns (24.206%)  route 5.317ns (75.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.177     2.043    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X19Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.167 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.491     3.658    system_i/system_configuration/cfg_0/inst/int_ce_wire_118
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.116     3.774 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.616     4.391    system_i/system_configuration/cfg_0/inst/CE081_out
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[28].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.479     5.634    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[28].FDRE_inst/C
                         clock pessimism             -0.544     5.090    
                         clock uncertainty           -0.069     5.020    
    SLICE_X35Y79         FDRE (Setup_fdre_C_CE)      -0.409     4.611    system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[28].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[29].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.698ns (24.206%)  route 5.317ns (75.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.032    -0.258    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.134 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.177     2.043    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X19Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.167 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.491     3.658    system_i/system_configuration/cfg_0/inst/int_ce_wire_118
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.116     3.774 r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.616     4.391    system_i/system_configuration/cfg_0/inst/CE081_out
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[29].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.479     5.634    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X35Y79         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[29].FDRE_inst/C
                         clock pessimism             -0.544     5.090    
                         clock uncertainty           -0.069     5.020    
    SLICE_X35Y79         FDRE (Setup_fdre_C_CE)      -0.409     4.611    system_i/system_configuration/cfg_0/inst/WORDS[118].BITS[29].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.909%)  route 0.221ns (61.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.550    -0.320    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y21         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[24]/Q
                         net (fo=1, routed)           0.221     0.042    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac_n_39
    SLICE_X17Y20         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.820    -0.239    system_i/fir_poly_0/inst/aclk
    SLICE_X17Y20         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][24]/C
                         clock pessimism              0.184    -0.055    
    SLICE_X17Y20         FDRE (Hold_fdre_C_D)         0.075     0.020    system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][24]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.909%)  route 0.221ns (61.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.555    -0.315    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y16         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[4]/Q
                         net (fo=1, routed)           0.221     0.047    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac_n_59
    SLICE_X17Y15         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.825    -0.234    system_i/fir_poly_0/inst/aclk
    SLICE_X17Y15         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][4]/C
                         clock pessimism              0.184    -0.050    
    SLICE_X17Y15         FDRE (Hold_fdre_C_D)         0.075     0.025    system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_C_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_D_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.327%)  route 0.174ns (57.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.560    -0.310    system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/aclk
    SLICE_X18Y37         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_C_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.182 r  system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_C_reg[8]/Q
                         net (fo=1, routed)           0.174    -0.008    system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_C_reg_n_0_[8]
    SLICE_X22Y36         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.823    -0.236    system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/aclk
    SLICE_X22Y36         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_D_reg[8]/C
                         clock pessimism              0.184    -0.052    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.017    -0.035    system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_D_reg[8]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.277%)  route 0.218ns (60.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.556    -0.314    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y15         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[2]/Q
                         net (fo=1, routed)           0.218     0.045    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac_n_61
    SLICE_X18Y14         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.826    -0.233    system_i/fir_poly_0/inst/aclk
    SLICE_X18Y14         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][2]/C
                         clock pessimism              0.184    -0.049    
    SLICE_X18Y14         FDRE (Hold_fdre_C_D)         0.066     0.017    system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.555    -0.315    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y16         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[6]/Q
                         net (fo=1, routed)           0.223     0.049    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac_n_57
    SLICE_X18Y15         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.825    -0.234    system_i/fir_poly_0/inst/aclk
    SLICE_X18Y15         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][6]/C
                         clock pessimism              0.184    -0.050    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.070     0.020    system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.190%)  route 0.228ns (61.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.552    -0.318    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y19         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.177 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[16]/Q
                         net (fo=1, routed)           0.228     0.051    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac_n_47
    SLICE_X17Y19         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.821    -0.238    system_i/fir_poly_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][16]/C
                         clock pessimism              0.184    -0.054    
    SLICE_X17Y19         FDRE (Hold_fdre_C_D)         0.075     0.021    system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][16]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.469%)  route 0.235ns (62.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.556    -0.314    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y15         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[1]/Q
                         net (fo=1, routed)           0.235     0.062    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac_n_62
    SLICE_X18Y14         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.826    -0.233    system_i/fir_poly_0/inst/aclk
    SLICE_X18Y14         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][1]/C
                         clock pessimism              0.184    -0.049    
    SLICE_X18Y14         FDRE (Hold_fdre_C_D)         0.070     0.021    system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.809%)  route 0.232ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.555    -0.315    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y16         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[7]/Q
                         net (fo=1, routed)           0.232     0.058    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac_n_56
    SLICE_X18Y15         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.825    -0.234    system_i/fir_poly_0/inst/aclk
    SLICE_X18Y15         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][7]/C
                         clock pessimism              0.184    -0.050    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.066     0.016    system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.079%)  route 0.239ns (62.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.552    -0.318    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y19         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.177 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_out_reg[19]/Q
                         net (fo=1, routed)           0.239     0.062    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac_n_44
    SLICE_X18Y19         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.821    -0.238    system_i/fir_poly_0/inst/aclk
    SLICE_X18Y19         FDRE                                         r  system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][19]/C
                         clock pessimism              0.184    -0.054    
    SLICE_X18Y19         FDRE (Hold_fdre_C_D)         0.070     0.016    system_i/fir_poly_0/inst/genblk6[0].sum_reg[0][0][19]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_C_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_D_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.550    -0.320    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X14Y24         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_C_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_C_reg[13]/Q
                         net (fo=1, routed)           0.241     0.062    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_C_reg_n_0_[13]
    SLICE_X22Y23         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_D_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.813    -0.246    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/aclk
    SLICE_X22Y23         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_D_reg[13]/C
                         clock pessimism              0.184    -0.062    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.070     0.008    system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_D_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y8      system_i/fir_poly_0/inst/macc_piece[0].macc_order[2].mac/macc_mult_A_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y11     system_i/fir_poly_0/inst/macc_piece[0].macc_order[3].mac/macc_mult_A_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y13     system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_mult_A_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y17     system_i/fir_poly_0/inst/macc_piece[1].macc_order[3].mac/macc_mult_A_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y20     system_i/fir_poly_0/inst/macc_piece[2].macc_order[2].mac/macc_mult_A_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y14     system_i/fir_poly_0/inst/macc_piece[2].macc_order[3].mac/macc_mult_A_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y18     system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/macc_mult_A_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y23     system_i/fir_poly_0/inst/macc_piece[2].macc_order[1].mac/macc_mult_A_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y5      system_i/fir_poly_0/inst/macc_piece[0].macc_order[1].mac/macc_mult_A_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y18    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y37     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y37     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y37    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y37    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y37    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y37     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y37     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y37    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y35    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y35    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y35    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y35     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y35    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y35     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y37     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y35     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y35    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y37     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y37    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_0
  To Clock:  clk_out2_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_0
Waveform(ns):       { -1.000 1.000 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 1.401ns (46.141%)  route 1.635ns (53.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 1.687 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.617    -0.647    system_i/writer_0/inst/m_axi_wready
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124    -0.523 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          1.019     0.496    system_i/writer_0/inst/int_rden_wire
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.532     1.687    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.430     1.257    
                         clock uncertainty           -0.063     1.194    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427     0.767    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.289ns (36.655%)  route 2.228ns (63.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 1.701 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715    -2.673    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041    -1.632 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.519    -0.113    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.124     0.011 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_i_2/O
                         net (fo=1, routed)           0.708     0.719    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_i_2_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     0.843 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_i_1/O
                         net (fo=1, routed)           0.000     0.843    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.545     1.701    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X3Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg/C
                         clock pessimism             -0.430     1.271    
                         clock uncertainty           -0.063     1.208    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)        0.029     1.237    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg
  -------------------------------------------------------------------
                         required time                          1.237    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.358ns (50.311%)  route 1.341ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( 1.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.544ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.844    -2.544    system_i/ps_0/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP1ACLK_SAXIHP1WREADY)
                                                      1.234    -1.310 r  system_i/ps_0/inst/PS7_i/SAXIHP1WREADY
                         net (fo=2, routed)           0.505    -0.806    system_i/writer_1/inst/m_axi_wready
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.124    -0.682 r  system_i/writer_1/inst/int_addr_reg[3]_i_2/O
                         net (fo=5, routed)           0.837     0.155    system_i/writer_1/inst/int_rden_wire
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.526     1.681    system_i/writer_1/inst/aclk
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/RDCLK
                         clock pessimism             -0.430     1.251    
                         clock uncertainty           -0.063     1.188    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427     0.761    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0AWADDR[25]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 1.220ns (49.873%)  route 1.226ns (50.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.726    -2.663    system_i/writer_0/inst/aclk
    SLICE_X5Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/writer_0/inst/int_addr_reg_reg[20]/Q
                         net (fo=3, routed)           0.522    -1.685    system_i/writer_0/inst/sts_data[20]
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    -0.921 r  system_i/writer_0/inst/m_axi_awaddr[22]_INST_0/O[3]
                         net (fo=1, routed)           0.705    -0.217    system_i/ps_0/inst/S_AXI_HP0_AWADDR[25]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0AWADDR[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.430     1.399    
                         clock uncertainty           -0.063     1.335    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0AWADDR[25])
                                                     -0.915     0.420    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[11]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.882ns (34.851%)  route 1.649ns (65.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.712    -2.676    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[11])
                                                      0.882    -1.794 r  system_i/writer_0/inst/fifo_0/DO[11]
                         net (fo=1, routed)           1.649    -0.146    system_i/ps_0/inst/S_AXI_HP0_WDATA[11]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.430     1.399    
                         clock uncertainty           -0.063     1.335    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[11])
                                                     -0.779     0.556    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0AWADDR[24]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 1.160ns (48.828%)  route 1.216ns (51.172%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.726    -2.663    system_i/writer_0/inst/aclk
    SLICE_X5Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/writer_0/inst/int_addr_reg_reg[20]/Q
                         net (fo=3, routed)           0.522    -1.685    system_i/writer_0/inst/sts_data[20]
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    -0.981 r  system_i/writer_0/inst/m_axi_awaddr[22]_INST_0/O[2]
                         net (fo=1, routed)           0.694    -0.287    system_i/ps_0/inst/S_AXI_HP0_AWADDR[24]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0AWADDR[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.430     1.399    
                         clock uncertainty           -0.063     1.335    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0AWADDR[24])
                                                     -0.911     0.424    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0AWADDR[9]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.186ns (50.626%)  route 1.157ns (49.374%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.728    -2.661    system_i/writer_0/inst/aclk
    SLICE_X5Y4           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456    -2.205 r  system_i/writer_0/inst/int_addr_reg_reg[3]/Q
                         net (fo=5, routed)           0.600    -1.604    system_i/writer_0/inst/sts_data[3]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    -0.874 r  system_i/writer_0/inst/m_axi_awaddr[6]_INST_0/O[3]
                         net (fo=1, routed)           0.556    -0.318    system_i/ps_0/inst/S_AXI_HP0_AWADDR[9]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0AWADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.430     1.399    
                         clock uncertainty           -0.063     1.335    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0AWADDR[9])
                                                     -0.915     0.420    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0AWADDR[17]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.186ns (50.644%)  route 1.156ns (49.356%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.728    -2.661    system_i/writer_0/inst/aclk
    SLICE_X5Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -2.205 r  system_i/writer_0/inst/int_addr_reg_reg[11]/Q
                         net (fo=3, routed)           0.600    -1.605    system_i/writer_0/inst/sts_data[11]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    -0.875 r  system_i/writer_0/inst/m_axi_awaddr[14]_INST_0/O[3]
                         net (fo=1, routed)           0.556    -0.319    system_i/ps_0/inst/S_AXI_HP0_AWADDR[17]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0AWADDR[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.430     1.399    
                         clock uncertainty           -0.063     1.335    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0AWADDR[17])
                                                     -0.915     0.420    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[45]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.882ns (35.640%)  route 1.593ns (64.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.712    -2.676    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[45])
                                                      0.882    -1.794 r  system_i/writer_0/inst/fifo_0/DO[45]
                         net (fo=1, routed)           1.593    -0.202    system_i/ps_0/inst/S_AXI_HP0_WDATA[45]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.430     1.399    
                         clock uncertainty           -0.063     1.335    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[45])
                                                     -0.779     0.556    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[3]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.882ns (35.673%)  route 1.590ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.712    -2.676    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.882    -1.794 r  system_i/writer_0/inst/fifo_0/DO[3]
                         net (fo=1, routed)           1.590    -0.204    system_i/ps_0/inst/S_AXI_HP0_WDATA[3]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.673     1.828    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.430     1.399    
                         clock uncertainty           -0.063     1.335    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[3])
                                                     -0.779     0.556    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[20]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.415%)  route 0.393ns (73.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X5Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/writer_0/inst/int_addr_reg_reg[20]/Q
                         net (fo=3, routed)           0.393     0.247    system_i/writer_1/inst/s_axis_tdata[20]
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.864    -0.195    system_i/writer_1/inst/aclk
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.239    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[20])
                                                      0.296     0.057    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.582    -0.288    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/m_axis_aclk
    SLICE_X1Y9           FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.160 f  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/Q
                         net (fo=1, routed)           0.054    -0.106    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/posedge_finder_first
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.099    -0.007 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/SAMPLE_CYCLE_EARLY0/O
                         net (fo=1, routed)           0.000    -0.007    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sync_ck_conv.sample_cycle_early
    SLICE_X1Y9           FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.850    -0.209    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/m_axis_aclk
    SLICE_X1Y9           FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/C
                         clock pessimism             -0.079    -0.288    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.091    -0.197    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_wid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WID[3]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.179%)  route 0.219ns (60.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.083ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.583    -0.287    system_i/writer_0/inst/aclk
    SLICE_X1Y4           FDRE                                         r  system_i/writer_0/inst/int_wid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/writer_0/inst/int_wid_reg_reg[3]/Q
                         net (fo=5, routed)           0.219     0.073    system_i/ps_0/inst/S_AXI_HP0_WID[3]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.976    -0.083    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.063    -0.146    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0WID[3])
                                                      0.000    -0.146    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_awvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0AWVALID
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.752%)  route 0.243ns (63.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.083ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.585    -0.285    system_i/writer_0/inst/aclk
    SLICE_X2Y4           FDRE                                         r  system_i/writer_0/inst/int_awvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.144 r  system_i/writer_0/inst/int_awvalid_reg_reg/Q
                         net (fo=3, routed)           0.243     0.098    system_i/ps_0/inst/S_AXI_HP0_AWVALID
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0AWVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.976    -0.083    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.044    -0.127    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0AWVALID)
                                                      0.000    -0.127    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_wid_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP0WID[4]
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.787%)  route 0.232ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.083ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.583    -0.287    system_i/writer_0/inst/aclk
    SLICE_X1Y4           FDRE                                         r  system_i/writer_0/inst/int_wid_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/writer_0/inst/int_wid_reg_reg[4]/Q
                         net (fo=4, routed)           0.232     0.086    system_i/ps_0/inst/S_AXI_HP0_WID[4]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0WID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.976    -0.083    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.063    -0.146    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0WID[4])
                                                      0.000    -0.146    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[21]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.487%)  route 0.435ns (75.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X5Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/writer_0/inst/int_addr_reg_reg[21]/Q
                         net (fo=3, routed)           0.435     0.289    system_i/writer_1/inst/s_axis_tdata[21]
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.864    -0.195    system_i/writer_1/inst/aclk
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.239    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[21])
                                                      0.296     0.057    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/writer_1/inst/int_wvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/SAXIHP1WVALID
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.728%)  route 0.233ns (62.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.087ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.580    -0.290    system_i/writer_1/inst/aclk
    SLICE_X1Y12          FDRE                                         r  system_i/writer_1/inst/int_wvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.149 r  system_i/writer_1/inst/int_wvalid_reg_reg/Q
                         net (fo=4, routed)           0.233     0.083    system_i/ps_0/inst/S_AXI_HP1_WVALID
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP1WVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.972    -0.087    system_i/ps_0/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism             -0.063    -0.150    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP1ACLK_SAXIHP1WVALID)
                                                      0.000    -0.150    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_wid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_wid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.688%)  route 0.174ns (48.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.585    -0.285    system_i/writer_0/inst/aclk
    SLICE_X3Y4           FDRE                                         r  system_i/writer_0/inst/int_wid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.144 r  system_i/writer_0/inst/int_wid_reg_reg[0]/Q
                         net (fo=8, routed)           0.174     0.030    system_i/writer_0/inst/m_axi_wid[0]
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.045     0.075 r  system_i/writer_0/inst/int_wid_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.075    system_i/writer_0/inst/p_0_in[4]
    SLICE_X1Y4           FDRE                                         r  system_i/writer_0/inst/int_wid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.851    -0.208    system_i/writer_0/inst/aclk
    SLICE_X1Y4           FDRE                                         r  system_i/writer_0/inst/int_wid_reg_reg[4]/C
                         clock pessimism             -0.044    -0.252    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.092    -0.160    system_i/writer_0/inst/int_wid_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 system_i/writer_1/inst/int_wid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/int_wid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.411%)  route 0.144ns (43.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/writer_1/inst/aclk
    SLICE_X1Y10          FDRE                                         r  system_i/writer_1/inst/int_wid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/writer_1/inst/int_wid_reg_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.005    system_i/writer_1/inst/m_axi_wid[0]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.040 r  system_i/writer_1/inst/int_wid_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.040    system_i/writer_1/inst/p_0_in__0[2]
    SLICE_X1Y10          FDRE                                         r  system_i/writer_1/inst/int_wid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.849    -0.210    system_i/writer_1/inst/aclk
    SLICE_X1Y10          FDRE                                         r  system_i/writer_1/inst/int_wid_reg_reg[2]/C
                         clock pessimism             -0.079    -0.289    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.092    -0.197    system_i/writer_1/inst/int_wid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_wid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_wid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.260%)  route 0.177ns (48.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.585    -0.285    system_i/writer_0/inst/aclk
    SLICE_X3Y4           FDRE                                         r  system_i/writer_0/inst/int_wid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.144 r  system_i/writer_0/inst/int_wid_reg_reg[0]/Q
                         net (fo=8, routed)           0.177     0.033    system_i/writer_0/inst/m_axi_wid[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.045     0.078 r  system_i/writer_0/inst/int_wid_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     0.078    system_i/writer_0/inst/p_0_in[5]
    SLICE_X1Y4           FDRE                                         r  system_i/writer_0/inst/int_wid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.851    -0.208    system_i/writer_0/inst/aclk
    SLICE_X1Y4           FDRE                                         r  system_i/writer_0/inst/int_wid_reg_reg[5]/C
                         clock pessimism             -0.044    -0.252    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.092    -0.160    system_i/writer_0/inst/int_wid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_pll_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y3     system_i/writer_0/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y3     system_i/writer_0/inst/fifo_0/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y4     system_i/writer_1/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y4     system_i/writer_1/inst/fifo_0/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_second_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X0Y13     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_awvalid_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wvalid_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_second_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X0Y13     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X5Y13     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y15     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X5Y4      system_i/writer_0/inst/int_addr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X5Y6      system_i/writer_0/inst/int_addr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_awvalid_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wvalid_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_second_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_second_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y9      system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X0Y13     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X5Y13     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.334ns  (logic 0.580ns (17.394%)  route 2.754ns (82.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.297ns = ( 5.703 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( 1.334 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.723     1.334    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     1.790 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          2.754     4.545    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.124     4.669 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[48]_i_1/O
                         net (fo=1, routed)           0.000     4.669    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[48]
    SLICE_X5Y12          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.547     5.703    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y12          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/C
                         clock pessimism             -0.714     4.989    
                         clock uncertainty           -0.189     4.799    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.031     4.830    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]
  -------------------------------------------------------------------
                         required time                          4.830    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.308ns  (logic 0.580ns (17.531%)  route 2.728ns (82.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( 1.334 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.723     1.334    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     1.790 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          2.728     4.519    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.124     4.643 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[56]_i_1/O
                         net (fo=1, routed)           0.000     4.643    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[56]
    SLICE_X4Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.546     5.702    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/C
                         clock pessimism             -0.714     4.988    
                         clock uncertainty           -0.189     4.798    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.079     4.877    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]
  -------------------------------------------------------------------
                         required time                          4.877    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.040ns  (logic 1.165ns (38.324%)  route 1.875ns (61.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.093     3.461    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.585 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=53, routed)          0.781     4.366    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.545     5.701    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[21]/C
                         clock pessimism             -0.714     4.987    
                         clock uncertainty           -0.189     4.797    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169     4.628    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[21]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.040ns  (logic 1.165ns (38.324%)  route 1.875ns (61.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.093     3.461    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.585 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=53, routed)          0.781     4.366    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.545     5.701    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/C
                         clock pessimism             -0.714     4.987    
                         clock uncertainty           -0.189     4.797    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169     4.628    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.040ns  (logic 1.165ns (38.324%)  route 1.875ns (61.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.093     3.461    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.585 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=53, routed)          0.781     4.366    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.545     5.701    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[29]/C
                         clock pessimism             -0.714     4.987    
                         clock uncertainty           -0.189     4.797    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169     4.628    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[29]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.040ns  (logic 1.165ns (38.324%)  route 1.875ns (61.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.093     3.461    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.585 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=53, routed)          0.781     4.366    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.545     5.701    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/C
                         clock pessimism             -0.714     4.987    
                         clock uncertainty           -0.189     4.797    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169     4.628    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.991ns  (logic 1.165ns (38.944%)  route 1.826ns (61.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 5.700 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.093     3.461    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.585 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=53, routed)          0.733     4.318    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X5Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.544     5.700    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]/C
                         clock pessimism             -0.714     4.986    
                         clock uncertainty           -0.189     4.796    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     4.591    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]
  -------------------------------------------------------------------
                         required time                          4.591    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.990ns  (logic 1.165ns (38.957%)  route 1.825ns (61.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.093     3.461    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.585 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=53, routed)          0.732     4.317    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X5Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.546     5.702    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/C
                         clock pessimism             -0.714     4.988    
                         clock uncertainty           -0.189     4.798    
    SLICE_X5Y14          FDRE (Setup_fdre_C_CE)      -0.205     4.593    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]
  -------------------------------------------------------------------
                         required time                          4.593    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.990ns  (logic 1.165ns (38.957%)  route 1.825ns (61.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.093     3.461    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.585 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=53, routed)          0.732     4.317    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X5Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.546     5.702    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[38]/C
                         clock pessimism             -0.714     4.988    
                         clock uncertainty           -0.189     4.798    
    SLICE_X5Y14          FDRE (Setup_fdre_C_CE)      -0.205     4.593    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[38]
  -------------------------------------------------------------------
                         required time                          4.593    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.990ns  (logic 1.165ns (38.957%)  route 1.825ns (61.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          1.093     3.461    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.585 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=53, routed)          0.732     4.317    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X5Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.546     5.702    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[3]/C
                         clock pessimism             -0.714     4.988    
                         clock uncertainty           -0.189     4.798    
    SLICE_X5Y14          FDRE (Setup_fdre_C_CE)      -0.205     4.593    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[3]
  -------------------------------------------------------------------
                         required time                          4.593    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.096%)  route 0.619ns (76.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          0.619     0.471    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.516 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[41]_i_1/O
                         net (fo=1, routed)           0.000     0.516    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[41]
    SLICE_X0Y12          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.847    -0.212    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X0Y12          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[41]/C
                         clock pessimism              0.239     0.027    
                         clock uncertainty            0.189     0.217    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.121     0.338    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.311ns (40.660%)  route 0.454ns (59.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          0.454     0.453    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X7Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.498 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[15]_i_1/O
                         net (fo=1, routed)           0.000     0.498    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[15]
    SLICE_X7Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.829    -0.230    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X7Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[15]/C
                         clock pessimism              0.239     0.009    
                         clock uncertainty            0.189     0.199    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.092     0.291    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.311ns (40.714%)  route 0.453ns (59.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          0.453     0.452    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X7Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.497 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[14]_i_1/O
                         net (fo=1, routed)           0.000     0.497    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[14]
    SLICE_X7Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.829    -0.230    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X7Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[14]/C
                         clock pessimism              0.239     0.009    
                         clock uncertainty            0.189     0.199    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.091     0.290    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.051%)  route 0.621ns (76.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          0.621     0.473    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X1Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.518 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[9]_i_1/O
                         net (fo=1, routed)           0.000     0.518    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[9]
    SLICE_X1Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.846    -0.213    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[9]/C
                         clock pessimism              0.239     0.026    
                         clock uncertainty            0.189     0.216    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.092     0.308    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.298ns (36.673%)  route 0.515ns (63.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 f  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          0.351     0.203    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.248 f  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.s_ready_r_i_2/O
                         net (fo=2, routed)           0.163     0.411    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_sample__0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.112     0.523 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.523    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[3]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.848    -0.211    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]/C
                         clock pessimism              0.239     0.028    
                         clock uncertainty            0.189     0.218    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.092     0.310    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.620%)  route 0.636ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          0.636     0.488    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.533 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[13]_i_1/O
                         net (fo=1, routed)           0.000     0.533    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[13]
    SLICE_X3Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.848    -0.211    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[13]/C
                         clock pessimism              0.239     0.028    
                         clock uncertainty            0.189     0.218    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     0.310    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          0.638     0.490    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X1Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.535 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[37]_i_1/O
                         net (fo=1, routed)           0.000     0.535    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[37]
    SLICE_X1Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.846    -0.213    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/C
                         clock pessimism              0.239     0.026    
                         clock uncertainty            0.189     0.216    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091     0.307    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.509%)  route 0.640ns (77.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          0.640     0.492    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X1Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.537 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[61]_i_1/O
                         net (fo=1, routed)           0.000     0.537    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[61]
    SLICE_X1Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.846    -0.213    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[61]/C
                         clock pessimism              0.239     0.026    
                         clock uncertainty            0.189     0.216    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.092     0.308    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.298ns (35.874%)  route 0.533ns (64.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X5Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=70, routed)          0.351     0.203    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.248 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.s_ready_r_i_2/O
                         net (fo=2, routed)           0.182     0.429    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_sample__0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.112     0.541 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.541    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.848    -0.211    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism              0.239     0.028    
                         clock uncertainty            0.189     0.218    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.092     0.310    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.311ns (39.023%)  route 0.486ns (60.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=72, routed)          0.486     0.485    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.045     0.530 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[17]_i_1/O
                         net (fo=1, routed)           0.000     0.530    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[17]
    SLICE_X9Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.829    -0.230    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X9Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[17]/C
                         clock pessimism              0.239     0.009    
                         clock uncertainty            0.189     0.199    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.091     0.290    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[34]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.456ns (17.441%)  route 2.159ns (82.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.664ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.725    -2.664    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y11          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -2.208 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/Q
                         net (fo=1, routed)           2.159    -0.049    system_i/writer_0/inst/s_axis_tdata[34]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[34])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.518ns (20.180%)  route 2.049ns (79.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.724    -2.665    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y12          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.518    -2.147 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[10]/Q
                         net (fo=1, routed)           2.049    -0.098    system_i/writer_0/inst/s_axis_tdata[10]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[10])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[42]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.456ns (17.885%)  route 2.094ns (82.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.724    -2.665    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y12          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[42]/Q
                         net (fo=1, routed)           2.094    -0.115    system_i/writer_0/inst/s_axis_tdata[42]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[42])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[57]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.518ns (20.325%)  route 2.031ns (79.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.724    -2.665    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y12          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.518    -2.147 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[57]/Q
                         net (fo=1, routed)           2.031    -0.116    system_i/writer_0/inst/s_axis_tdata[57]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[57]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[57])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[47]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.413%)  route 2.020ns (79.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.666ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.723    -2.666    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.518    -2.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[47]/Q
                         net (fo=1, routed)           2.020    -0.128    system_i/writer_0/inst/s_axis_tdata[47]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[47])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.518ns (20.437%)  route 2.017ns (79.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.666ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.723    -2.666    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.518    -2.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[1]/Q
                         net (fo=1, routed)           2.017    -0.131    system_i/writer_0/inst/s_axis_tdata[1]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[1])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[35]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.456ns (18.032%)  route 2.073ns (81.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.664ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.725    -2.664    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y11          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    -2.208 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[35]/Q
                         net (fo=1, routed)           2.073    -0.135    system_i/writer_0/inst/s_axis_tdata[35]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[35])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[51]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.518ns (20.478%)  route 2.012ns (79.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.666ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.723    -2.666    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.518    -2.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[51]/Q
                         net (fo=1, routed)           2.012    -0.136    system_i/writer_0/inst/s_axis_tdata[51]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[51]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[51])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[12]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.456ns (18.037%)  route 2.072ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.666ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.723    -2.666    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456    -2.210 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[12]/Q
                         net (fo=1, routed)           2.072    -0.138    system_i/writer_0/inst/s_axis_tdata[12]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[12])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.518ns (20.521%)  route 2.006ns (79.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.666ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.723    -2.666    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.518    -2.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[6]/Q
                         net (fo=1, routed)           2.006    -0.142    system_i/writer_0/inst/s_axis_tdata[6]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[6])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/pulse_gen_0/inst/pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.254ns (31.756%)  route 0.546ns (68.244%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.556    -0.314    system_i/pulse_gen_0/inst/clk
    SLICE_X8Y21          FDRE                                         r  system_i/pulse_gen_0/inst/pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.150 r  system_i/pulse_gen_0/inst/pulse_reg[0]/Q
                         net (fo=2, routed)           0.177     0.027    system_i/util_vector_logic_0/Op1[0]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.045     0.072 r  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.168     0.241    system_i/writer_1/inst/s_axis_tvalid
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  system_i/writer_1/inst/fifo_0_i_1/O
                         net (fo=1, routed)           0.200     0.486    system_i/writer_1/inst/fifo_0_i_1_n_0
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.864    -0.195    system_i/writer_1/inst/aclk
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.045    
                         clock uncertainty            0.189     0.234    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.107     0.341    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[31]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.164ns (16.692%)  route 0.818ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[31]/Q
                         net (fo=1, routed)           0.818     0.693    system_i/writer_0/inst/s_axis_tdata[31]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[31])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.308%)  route 0.844ns (85.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[3]/Q
                         net (fo=1, routed)           0.844     0.696    system_i/writer_0/inst/s_axis_tdata[3]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[8]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.943%)  route 0.870ns (86.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.562    -0.308    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X7Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[8]/Q
                         net (fo=1, routed)           0.870     0.703    system_i/writer_0/inst/s_axis_tdata[8]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[8])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[56]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.164ns (16.520%)  route 0.829ns (83.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/Q
                         net (fo=1, routed)           0.829     0.703    system_i/writer_0/inst/s_axis_tdata[56]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[56]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[56])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[62]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.141ns (14.201%)  route 0.852ns (85.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[62]/Q
                         net (fo=1, routed)           0.852     0.704    system_i/writer_0/inst/s_axis_tdata[62]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[62]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[62])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[50]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.164ns (16.491%)  route 0.830ns (83.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/Q
                         net (fo=1, routed)           0.830     0.705    system_i/writer_0/inst/s_axis_tdata[50]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[50]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[50])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[53]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.141ns (14.195%)  route 0.852ns (85.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.583    -0.287    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y11          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[53]/Q
                         net (fo=1, routed)           0.852     0.706    system_i/writer_0/inst/s_axis_tdata[53]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[53]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[53])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[52]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.154%)  route 0.855ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y13          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[52]/Q
                         net (fo=1, routed)           0.855     0.707    system_i/writer_0/inst/s_axis_tdata[52]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[52]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[52])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[21]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.164ns (16.453%)  route 0.833ns (83.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[21]/Q
                         net (fo=1, routed)           0.833     0.707    system_i/writer_0/inst/s_axis_tdata[21]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[21])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.029ns,  Total Violation       -0.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.153%)  route 0.709ns (60.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 1.687 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.669    -2.720    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y19          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -2.264 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=10, routed)          0.709    -1.555    system_i/writer_0/inst/aresetn
    RAMB36_X0Y3          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.532     1.687    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.714     0.973    
                         clock uncertainty           -0.189     0.784    
    RAMB36_X0Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    -1.584    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.091%)  route 0.473ns (50.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( 1.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        1.669    -2.720    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y19          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -2.264 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=10, routed)          0.473    -1.791    system_i/writer_1/inst/aresetn
    RAMB36_X0Y4          FIFO36E1                                     f  system_i/writer_1/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.526     1.681    system_i/writer_1/inst/aclk
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/RDCLK
                         clock pessimism             -0.714     0.967    
                         clock uncertainty           -0.189     0.778    
    RAMB36_X0Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    -1.590    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.070%)  route 0.220ns (60.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.558    -0.312    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y19          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=10, routed)          0.220     0.049    system_i/writer_1/inst/aresetn
    RAMB36_X0Y4          FIFO36E1                                     f  system_i/writer_1/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.864    -0.195    system_i/writer_1/inst/aclk
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.045    
                         clock uncertainty            0.189     0.234    
    RAMB36_X0Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.355    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.997%)  route 0.300ns (68.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=7047, routed)        0.558    -0.312    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y19          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=10, routed)          0.300     0.128    system_i/writer_0/inst/aresetn
    RAMB36_X0Y3          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.350    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.478    





