// Seed: 1554562873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always disable id_13;
  assign module_1.type_4 = 0;
  wire id_14;
  id_15(
      .id_0(id_3), .id_1(id_13), .id_2(1'b0), .id_3(id_10), .id_4(1)
  );
endmodule
module module_1 (
    output wire id_0
    , id_10,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3,
    output wand id_4,
    input supply0 id_5,
    output wor id_6,
    output uwire id_7,
    input supply1 id_8
);
  id_11(
      .id_0(id_10), .id_1(1), .id_2(id_3), .id_3(0), .id_4(~id_6)
  );
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
