<ol>
<li> Write a Verilog code to design 5x1 Mux using 2x1 Mux in structural modelling style.</li>
<li>Write a Verilog code for a T-flip-flop using JK flip-flop (Structural modelling). Design JK- flip-flop using behavioral modelling.</li>
<li>Write a Verilog code for Up-Down counter.</li>
<li> Write a Verilog program to design 4bit â€“ Adder circuit using Function.</li>
<li> Design a Random Access Memory of 2K bytes and write a Verilog code.</li>
  <ol>
