--
--	Conversion of potrobika.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue May 30 11:21:08 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_109 : bit;
SIGNAL \LEFT_PWM:Net_107\ : bit;
SIGNAL \LEFT_PWM:Net_113\ : bit;
SIGNAL zero : bit;
SIGNAL Net_108 : bit;
SIGNAL \LEFT_PWM:Net_63\ : bit;
SIGNAL \LEFT_PWM:Net_57\ : bit;
SIGNAL \LEFT_PWM:Net_54\ : bit;
SIGNAL Net_92 : bit;
SIGNAL Net_2067 : bit;
SIGNAL Net_2064 : bit;
SIGNAL Net_286 : bit;
SIGNAL \LEFT_PWM:Net_114\ : bit;
SIGNAL tmpOE__IR_FL1_net_0 : bit;
SIGNAL tmpFB_0__IR_FL1_net_0 : bit;
SIGNAL tmpIO_0__IR_FL1_net_0 : bit;
TERMINAL tmpSIOVREF__IR_FL1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__IR_FL1_net_0 : bit;
SIGNAL tmpOE__IR_FR2_net_0 : bit;
SIGNAL tmpFB_0__IR_FR2_net_0 : bit;
SIGNAL tmpIO_0__IR_FR2_net_0 : bit;
TERMINAL tmpSIOVREF__IR_FR2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_FR2_net_0 : bit;
SIGNAL tmpOE__LEFT_MOTOR_CONTROL_net_0 : bit;
SIGNAL tmpFB_0__LEFT_MOTOR_CONTROL_net_0 : bit;
SIGNAL tmpIO_0__LEFT_MOTOR_CONTROL_net_0 : bit;
TERMINAL tmpSIOVREF__LEFT_MOTOR_CONTROL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LEFT_MOTOR_CONTROL_net_0 : bit;
SIGNAL tmpOE__Right_MOTOR_CONTROL_net_0 : bit;
SIGNAL Net_217 : bit;
SIGNAL tmpFB_0__Right_MOTOR_CONTROL_net_0 : bit;
SIGNAL tmpIO_0__Right_MOTOR_CONTROL_net_0 : bit;
TERMINAL tmpSIOVREF__Right_MOTOR_CONTROL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_MOTOR_CONTROL_net_0 : bit;
SIGNAL tmpOE__BSTARTGOMB_net_0 : bit;
SIGNAL tmpFB_0__BSTARTGOMB_net_0 : bit;
SIGNAL tmpIO_0__BSTARTGOMB_net_0 : bit;
TERMINAL tmpSIOVREF__BSTARTGOMB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BSTARTGOMB_net_0 : bit;
SIGNAL \RIGHT_PWM:Net_107\ : bit;
SIGNAL \RIGHT_PWM:Net_113\ : bit;
SIGNAL \RIGHT_PWM:Net_63\ : bit;
SIGNAL \RIGHT_PWM:Net_57\ : bit;
SIGNAL \RIGHT_PWM:Net_54\ : bit;
SIGNAL Net_2077 : bit;
SIGNAL Net_2074 : bit;
SIGNAL Net_235 : bit;
SIGNAL \RIGHT_PWM:Net_114\ : bit;
SIGNAL tmpOE__LEFT_MOTOR_DIR_net_0 : bit;
SIGNAL tmpFB_0__LEFT_MOTOR_DIR_net_0 : bit;
SIGNAL tmpIO_0__LEFT_MOTOR_DIR_net_0 : bit;
TERMINAL tmpSIOVREF__LEFT_MOTOR_DIR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LEFT_MOTOR_DIR_net_0 : bit;
SIGNAL tmpOE__RIGHT_MOTOR_DIR_net_0 : bit;
SIGNAL tmpFB_0__RIGHT_MOTOR_DIR_net_0 : bit;
SIGNAL tmpIO_0__RIGHT_MOTOR_DIR_net_0 : bit;
TERMINAL tmpSIOVREF__RIGHT_MOTOR_DIR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RIGHT_MOTOR_DIR_net_0 : bit;
SIGNAL tmpOE__BSTOPGOMB_net_0 : bit;
SIGNAL tmpFB_0__BSTOPGOMB_net_0 : bit;
SIGNAL tmpIO_0__BSTOPGOMB_net_0 : bit;
TERMINAL tmpSIOVREF__BSTOPGOMB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BSTOPGOMB_net_0 : bit;
SIGNAL tmpOE__BLED3_net_0 : bit;
SIGNAL tmpFB_0__BLED3_net_0 : bit;
SIGNAL tmpIO_0__BLED3_net_0 : bit;
TERMINAL tmpSIOVREF__BLED3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLED3_net_0 : bit;
TERMINAL \ADC_pot:Net_248\ : bit;
TERMINAL \ADC_pot:Net_235\ : bit;
SIGNAL Net_412 : bit;
SIGNAL \ADC_pot:vp_ctl_0\ : bit;
SIGNAL \ADC_pot:vp_ctl_2\ : bit;
SIGNAL \ADC_pot:vn_ctl_1\ : bit;
SIGNAL \ADC_pot:vn_ctl_3\ : bit;
SIGNAL \ADC_pot:vp_ctl_1\ : bit;
SIGNAL \ADC_pot:vp_ctl_3\ : bit;
SIGNAL \ADC_pot:vn_ctl_0\ : bit;
SIGNAL \ADC_pot:vn_ctl_2\ : bit;
SIGNAL \ADC_pot:Net_385\ : bit;
SIGNAL \ADC_pot:Net_381\ : bit;
SIGNAL \ADC_pot:Net_188\ : bit;
SIGNAL \ADC_pot:Net_221\ : bit;
TERMINAL Net_2084 : bit;
TERMINAL \ADC_pot:Net_126\ : bit;
TERMINAL \ADC_pot:Net_215\ : bit;
TERMINAL \ADC_pot:Net_257\ : bit;
SIGNAL \ADC_pot:soc\ : bit;
SIGNAL \ADC_pot:Net_252\ : bit;
SIGNAL Net_415 : bit;
SIGNAL \ADC_pot:Net_207_11\ : bit;
SIGNAL \ADC_pot:Net_207_10\ : bit;
SIGNAL \ADC_pot:Net_207_9\ : bit;
SIGNAL \ADC_pot:Net_207_8\ : bit;
SIGNAL \ADC_pot:Net_207_7\ : bit;
SIGNAL \ADC_pot:Net_207_6\ : bit;
SIGNAL \ADC_pot:Net_207_5\ : bit;
SIGNAL \ADC_pot:Net_207_4\ : bit;
SIGNAL \ADC_pot:Net_207_3\ : bit;
SIGNAL \ADC_pot:Net_207_2\ : bit;
SIGNAL \ADC_pot:Net_207_1\ : bit;
SIGNAL \ADC_pot:Net_207_0\ : bit;
TERMINAL \ADC_pot:Net_210\ : bit;
SIGNAL \ADC_pot:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_pot:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_pot:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_pot:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_pot:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_pot:Net_149\ : bit;
TERMINAL \ADC_pot:Net_209\ : bit;
TERMINAL \ADC_pot:Net_255\ : bit;
TERMINAL \ADC_pot:Net_368\ : bit;
SIGNAL \ADC_pot:Net_383\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL tmpOE__IR_FRA_net_0 : bit;
SIGNAL tmpFB_0__IR_FRA_net_0 : bit;
TERMINAL Net_1165 : bit;
SIGNAL tmpIO_0__IR_FRA_net_0 : bit;
TERMINAL tmpSIOVREF__IR_FRA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_FRA_net_0 : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SARANAL:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SARANAL:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SARANAL:clock\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SARANAL:ch_addr_5\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SARANAL:ch_addr_4\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SARANAL:ch_addr_3\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SARANAL:ch_addr_2\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SARANAL:ch_addr_1\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SARANAL:ch_addr_0\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_1256 : bit;
TERMINAL Net_1255 : bit;
TERMINAL Net_1254 : bit;
TERMINAL Net_1253 : bit;
TERMINAL Net_1252 : bit;
TERMINAL Net_1251 : bit;
TERMINAL Net_1250 : bit;
TERMINAL Net_1249 : bit;
TERMINAL Net_1248 : bit;
TERMINAL Net_1247 : bit;
TERMINAL Net_1246 : bit;
TERMINAL Net_1245 : bit;
TERMINAL Net_1244 : bit;
TERMINAL Net_1243 : bit;
TERMINAL Net_1242 : bit;
TERMINAL Net_1241 : bit;
TERMINAL Net_1240 : bit;
TERMINAL Net_1238 : bit;
TERMINAL Net_1236 : bit;
TERMINAL Net_1235 : bit;
TERMINAL Net_1233 : bit;
TERMINAL Net_1231 : bit;
TERMINAL Net_1230 : bit;
TERMINAL Net_1228 : bit;
TERMINAL Net_1226 : bit;
TERMINAL Net_1225 : bit;
TERMINAL Net_1223 : bit;
TERMINAL Net_1221 : bit;
TERMINAL Net_1220 : bit;
TERMINAL Net_1218 : bit;
TERMINAL Net_1216 : bit;
TERMINAL Net_1215 : bit;
TERMINAL Net_1213 : bit;
TERMINAL Net_1211 : bit;
TERMINAL Net_1210 : bit;
TERMINAL Net_1208 : bit;
TERMINAL Net_1206 : bit;
TERMINAL Net_1205 : bit;
TERMINAL Net_1203 : bit;
TERMINAL Net_1201 : bit;
TERMINAL Net_1200 : bit;
TERMINAL Net_1198 : bit;
TERMINAL Net_1196 : bit;
TERMINAL Net_1195 : bit;
TERMINAL Net_1193 : bit;
TERMINAL Net_1191 : bit;
TERMINAL Net_1190 : bit;
TERMINAL Net_1188 : bit;
TERMINAL Net_1186 : bit;
TERMINAL Net_1185 : bit;
TERMINAL Net_1183 : bit;
TERMINAL Net_1181 : bit;
TERMINAL Net_1180 : bit;
TERMINAL Net_1178 : bit;
TERMINAL Net_1176 : bit;
TERMINAL Net_1175 : bit;
TERMINAL Net_1173 : bit;
TERMINAL Net_2087 : bit;
TERMINAL Net_1170 : bit;
TERMINAL Net_1168 : bit;
TERMINAL Net_2089 : bit;
TERMINAL Net_1163 : bit;
TERMINAL Net_2090 : bit;
TERMINAL \ADC_SARANAL:V_single\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_248\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_235\ : bit;
SIGNAL \ADC_SARANAL:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SARANAL:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SARANAL:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SARANAL:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SARANAL:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SARANAL:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SARANAL:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SARANAL:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_188\ : bit;
TERMINAL \ADC_SARANAL:Net_2803\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_126\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_215\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_257\ : bit;
SIGNAL \ADC_SARANAL:soc_out\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_252\ : bit;
SIGNAL Net_1160 : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SARANAL:Net_3830\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_209\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_149\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_255\ : bit;
TERMINAL \ADC_SARANAL:SAR:Net_368\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_221\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_383\ : bit;
SIGNAL \ADC_SARANAL:SAR:Net_385\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SARANAL:Net_3710\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SARANAL:Net_3935\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_1161 : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:soc_in\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:state_0\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:soc_reg\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:soc_edge_detect_reg\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:soc_edge_detect\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:state_2\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:state_1\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SARANAL:Net_3874\ : bit;
SIGNAL \ADC_SARANAL:Net_3698\ : bit;
SIGNAL \ADC_SARANAL:nrq\ : bit;
SIGNAL \ADC_SARANAL:Net_3905\ : bit;
SIGNAL \ADC_SARANAL:Net_3867\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SARANAL:MODIN1_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SARANAL:MODIN1_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SARANAL:MODIN1_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SARANAL:MODIN1_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SARANAL:MODIN1_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SARANAL:MODIN1_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SARANAL:MODIN2_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SARANAL:MODIN2_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SARANAL:MODIN2_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SARANAL:MODIN2_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SARANAL:MODIN2_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SARANAL:MODIN2_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SARANAL:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SARANAL:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SARANAL:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SARANAL:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SARANAL:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SARANAL:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SARANAL:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SARANAL:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SARANAL:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SARANAL:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__IR_FFA_net_0 : bit;
SIGNAL tmpFB_0__IR_FFA_net_0 : bit;
SIGNAL tmpIO_0__IR_FFA_net_0 : bit;
TERMINAL tmpSIOVREF__IR_FFA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_FFA_net_0 : bit;
SIGNAL tmpOE__IR_FLA_net_0 : bit;
SIGNAL tmpFB_0__IR_FLA_net_0 : bit;
SIGNAL tmpIO_0__IR_FLA_net_0 : bit;
TERMINAL tmpSIOVREF__IR_FLA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_FLA_net_0 : bit;
SIGNAL tmpOE__IR_BRA_net_0 : bit;
SIGNAL tmpFB_0__IR_BRA_net_0 : bit;
SIGNAL tmpIO_0__IR_BRA_net_0 : bit;
TERMINAL tmpSIOVREF__IR_BRA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_BRA_net_0 : bit;
SIGNAL tmpOE__IR_BBA_net_0 : bit;
SIGNAL tmpFB_0__IR_BBA_net_0 : bit;
SIGNAL tmpIO_0__IR_BBA_net_0 : bit;
TERMINAL tmpSIOVREF__IR_BBA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_BBA_net_0 : bit;
SIGNAL tmpOE__IR_BLA_net_0 : bit;
SIGNAL tmpFB_0__IR_BLA_net_0 : bit;
SIGNAL tmpIO_0__IR_BLA_net_0 : bit;
TERMINAL tmpSIOVREF__IR_BLA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_BLA_net_0 : bit;
SIGNAL tmpOE__poti_net_0 : bit;
SIGNAL tmpFB_0__poti_net_0 : bit;
SIGNAL tmpIO_0__poti_net_0 : bit;
TERMINAL tmpSIOVREF__poti_net_0 : bit;
SIGNAL tmpINTERRUPT_0__poti_net_0 : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:state_0\\D\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:soc_reg\\D\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:soc_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:state_2\\D\ : bit;
SIGNAL \ADC_SARANAL:bSAR_SEQ:state_1\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__IR_FL1_net_0 <=  ('1') ;

\ADC_SARANAL:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\));

\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SARANAL:AMuxHw_2_Decoder_is_active\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\));

\ADC_SARANAL:bSAR_SEQ:cnt_enable\ <= (\ADC_SARANAL:bSAR_SEQ:load_period\
	OR Net_1160);

\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_1161 and \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SARANAL:Net_3935\);

\ADC_SARANAL:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SARANAL:bSAR_SEQ:nrq_reg\ and \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SARANAL:bSAR_SEQ:state_1\\D\ <= ((not \ADC_SARANAL:soc_out\ and not \ADC_SARANAL:Net_3830\ and not \ADC_SARANAL:bSAR_SEQ:load_period\ and not \ADC_SARANAL:bSAR_SEQ:state_2\ and \ADC_SARANAL:bSAR_SEQ:state_1\)
	OR (not \ADC_SARANAL:bSAR_SEQ:load_period\ and not \ADC_SARANAL:bSAR_SEQ:state_2\ and not \ADC_SARANAL:bSAR_SEQ:state_1\ and \ADC_SARANAL:soc_out\));

\ADC_SARANAL:bSAR_SEQ:state_0\\D\ <= ((not \ADC_SARANAL:soc_out\ and not \ADC_SARANAL:bSAR_SEQ:load_period\ and not \ADC_SARANAL:bSAR_SEQ:state_2\ and not \ADC_SARANAL:bSAR_SEQ:cnt_tc\ and \ADC_SARANAL:Net_3830\ and \ADC_SARANAL:bSAR_SEQ:state_1\)
	OR (not \ADC_SARANAL:soc_out\ and not \ADC_SARANAL:bSAR_SEQ:load_period\ and not \ADC_SARANAL:bSAR_SEQ:state_2\ and not \ADC_SARANAL:bSAR_SEQ:state_1\ and \ADC_SARANAL:bSAR_SEQ:sw_soc\));

\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SARANAL:ch_addr_4\ and not \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SARANAL:ch_addr_3\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SARANAL:ch_addr_5\ and not \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\));

\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:ch_addr_3\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_4\ and \ADC_SARANAL:ch_addr_3\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:ch_addr_3\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\ and \ADC_SARANAL:ch_addr_3\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_5\ and \ADC_SARANAL:ch_addr_4\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\ and \ADC_SARANAL:ch_addr_4\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\ and \ADC_SARANAL:ch_addr_5\));

\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SARANAL:ch_addr_1\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SARANAL:ch_addr_0\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SARANAL:ch_addr_2\ and not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\));

\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_1\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\ and \ADC_SARANAL:ch_addr_0\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_2\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\ and \ADC_SARANAL:ch_addr_1\)
	OR (not \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\ and \ADC_SARANAL:ch_addr_2\));

\LEFT_PWM:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_109,
		kill=>zero,
		enable=>tmpOE__IR_FL1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\LEFT_PWM:Net_63\,
		compare=>Net_92,
		interrupt=>\LEFT_PWM:Net_54\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7778b75e-823f-4397-9bc6-fbaef80ee5a2",
		source_clock_id=>"",
		divisor=>0,
		period=>"833333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_109,
		dig_domain_out=>open);
IR_FL1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_FL1_net_0),
		analog=>(open),
		io=>(tmpIO_0__IR_FL1_net_0),
		siovref=>(tmpSIOVREF__IR_FL1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_FL1_net_0);
IR_FR2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0b893efa-6eed-4a53-904b-c1c49161459c",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_FR2_net_0),
		analog=>(open),
		io=>(tmpIO_0__IR_FR2_net_0),
		siovref=>(tmpSIOVREF__IR_FR2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_FR2_net_0);
LEFT_MOTOR_CONTROL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>Net_92,
		fb=>(tmpFB_0__LEFT_MOTOR_CONTROL_net_0),
		analog=>(open),
		io=>(tmpIO_0__LEFT_MOTOR_CONTROL_net_0),
		siovref=>(tmpSIOVREF__LEFT_MOTOR_CONTROL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LEFT_MOTOR_CONTROL_net_0);
Right_MOTOR_CONTROL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bfe74672-cb5e-4a0e-aefb-00adf0a57ce1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>Net_217,
		fb=>(tmpFB_0__Right_MOTOR_CONTROL_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_MOTOR_CONTROL_net_0),
		siovref=>(tmpSIOVREF__Right_MOTOR_CONTROL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_MOTOR_CONTROL_net_0);
BSTARTGOMB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b78250d0-77e8-41b3-98c6-11531ed51a81",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BSTARTGOMB_net_0),
		analog=>(open),
		io=>(tmpIO_0__BSTARTGOMB_net_0),
		siovref=>(tmpSIOVREF__BSTARTGOMB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BSTARTGOMB_net_0);
\RIGHT_PWM:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_109,
		kill=>zero,
		enable=>tmpOE__IR_FL1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\RIGHT_PWM:Net_63\,
		compare=>Net_217,
		interrupt=>\RIGHT_PWM:Net_54\);
LEFT_MOTOR_DIR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c514264a-8d77-4bf2-9593-e2fd8eec131c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LEFT_MOTOR_DIR_net_0),
		analog=>(open),
		io=>(tmpIO_0__LEFT_MOTOR_DIR_net_0),
		siovref=>(tmpSIOVREF__LEFT_MOTOR_DIR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LEFT_MOTOR_DIR_net_0);
RIGHT_MOTOR_DIR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"239df8a6-09c2-47c4-a58e-cff2f8c936c2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RIGHT_MOTOR_DIR_net_0),
		analog=>(open),
		io=>(tmpIO_0__RIGHT_MOTOR_DIR_net_0),
		siovref=>(tmpSIOVREF__RIGHT_MOTOR_DIR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RIGHT_MOTOR_DIR_net_0);
BSTOPGOMB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0abc81f1-d64f-4e89-ae13-7bf701e812d1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BSTOPGOMB_net_0),
		analog=>(open),
		io=>(tmpIO_0__BSTOPGOMB_net_0),
		siovref=>(tmpSIOVREF__BSTOPGOMB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BSTOPGOMB_net_0);
BLED3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"59593424-f4d3-447c-b2f9-d4fcb7a7c2a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BLED3_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLED3_net_0),
		siovref=>(tmpSIOVREF__BLED3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLED3_net_0);
\ADC_pot:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_pot:Net_248\,
		signal2=>\ADC_pot:Net_235\);
\ADC_pot:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_412);
\ADC_pot:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f721f3ae-31cf-48b4-9853-b7017bec3469/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333291.6666875",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_pot:Net_385\,
		dig_domain_out=>\ADC_pot:Net_381\);
\ADC_pot:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2084,
		vminus=>\ADC_pot:Net_126\,
		ext_pin=>\ADC_pot:Net_215\,
		vrefhi_out=>\ADC_pot:Net_257\,
		vref=>\ADC_pot:Net_248\,
		clock=>\ADC_pot:Net_385\,
		pump_clock=>\ADC_pot:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_pot:Net_252\,
		next_out=>Net_415,
		data_out=>(\ADC_pot:Net_207_11\, \ADC_pot:Net_207_10\, \ADC_pot:Net_207_9\, \ADC_pot:Net_207_8\,
			\ADC_pot:Net_207_7\, \ADC_pot:Net_207_6\, \ADC_pot:Net_207_5\, \ADC_pot:Net_207_4\,
			\ADC_pot:Net_207_3\, \ADC_pot:Net_207_2\, \ADC_pot:Net_207_1\, \ADC_pot:Net_207_0\),
		eof_udb=>Net_412);
\ADC_pot:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_pot:Net_215\,
		signal2=>\ADC_pot:Net_210\);
\ADC_pot:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f721f3ae-31cf-48b4-9853-b7017bec3469/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(\ADC_pot:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_pot:Net_210\,
		io=>(\ADC_pot:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_pot:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>\ADC_pot:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_pot:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_pot:Net_126\,
		signal2=>\ADC_pot:Net_149\);
\ADC_pot:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_pot:Net_209\);
\ADC_pot:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_pot:Net_257\,
		signal2=>\ADC_pot:Net_149\);
\ADC_pot:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_pot:Net_255\);
\ADC_pot:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_pot:Net_235\);
\ADC_pot:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_pot:Net_368\);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3340e98e-765c-41b4-94a5-7306fd831a43/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0, tmpOE__IR_FL1_net_0, tmpOE__IR_FL1_net_0, tmpOE__IR_FL1_net_0,
			tmpOE__IR_FL1_net_0, tmpOE__IR_FL1_net_0, tmpOE__IR_FL1_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
IR_FRA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_FRA_net_0),
		analog=>Net_1165,
		io=>(tmpIO_0__IR_FRA_net_0),
		siovref=>(tmpSIOVREF__IR_FRA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_FRA_net_0);
\ADC_SARANAL:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1256, Net_1255, Net_1254, Net_1253,
			Net_1252, Net_1251, Net_1250, Net_1249,
			Net_1248, Net_1247, Net_1246, Net_1245,
			Net_1244, Net_1243, Net_1242, Net_1241,
			Net_1240, Net_1238, Net_1236, Net_1235,
			Net_1233, Net_1231, Net_1230, Net_1228,
			Net_1226, Net_1225, Net_1223, Net_1221,
			Net_1220, Net_1218, Net_1216, Net_1215,
			Net_1213, Net_1211, Net_1210, Net_1208,
			Net_1206, Net_1205, Net_1203, Net_1201,
			Net_1200, Net_1198, Net_1196, Net_1195,
			Net_1193, Net_1191, Net_1190, Net_1188,
			Net_1186, Net_1185, Net_1183, Net_1181,
			Net_1180, Net_1178, Net_1176, Net_1175,
			Net_1173, Net_2087, Net_1170, Net_1168,
			Net_2089, Net_1165, Net_1163, Net_2090),
		hw_ctrl_en=>(\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\, \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SARANAL:V_single\);
\ADC_SARANAL:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SARANAL:SAR:Net_248\,
		signal2=>\ADC_SARANAL:SAR:Net_235\);
\ADC_SARANAL:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SARANAL:Net_2803\,
		vminus=>\ADC_SARANAL:SAR:Net_126\,
		ext_pin=>\ADC_SARANAL:SAR:Net_215\,
		vrefhi_out=>\ADC_SARANAL:SAR:Net_257\,
		vref=>\ADC_SARANAL:SAR:Net_248\,
		clock=>\ADC_SARANAL:clock\,
		pump_clock=>\ADC_SARANAL:clock\,
		sof_udb=>\ADC_SARANAL:soc_out\,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SARANAL:SAR:Net_252\,
		next_out=>Net_1160,
		data_out=>(\ADC_SARANAL:SAR:Net_207_11\, \ADC_SARANAL:SAR:Net_207_10\, \ADC_SARANAL:SAR:Net_207_9\, \ADC_SARANAL:SAR:Net_207_8\,
			\ADC_SARANAL:SAR:Net_207_7\, \ADC_SARANAL:SAR:Net_207_6\, \ADC_SARANAL:SAR:Net_207_5\, \ADC_SARANAL:SAR:Net_207_4\,
			\ADC_SARANAL:SAR:Net_207_3\, \ADC_SARANAL:SAR:Net_207_2\, \ADC_SARANAL:SAR:Net_207_1\, \ADC_SARANAL:SAR:Net_207_0\),
		eof_udb=>\ADC_SARANAL:Net_3830\);
\ADC_SARANAL:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SARANAL:SAR:Net_215\,
		signal2=>\ADC_SARANAL:SAR:Net_209\);
\ADC_SARANAL:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SARANAL:SAR:Net_126\,
		signal2=>\ADC_SARANAL:SAR:Net_149\);
\ADC_SARANAL:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SARANAL:SAR:Net_209\);
\ADC_SARANAL:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SARANAL:SAR:Net_257\,
		signal2=>\ADC_SARANAL:SAR:Net_149\);
\ADC_SARANAL:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SARANAL:SAR:Net_255\);
\ADC_SARANAL:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SARANAL:SAR:Net_235\);
\ADC_SARANAL:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SARANAL:SAR:Net_368\);
\ADC_SARANAL:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SARANAL:Net_2803\,
		signal2=>\ADC_SARANAL:V_single\);
\ADC_SARANAL:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SARANAL:clock\,
		enable=>\ADC_SARANAL:bSAR_SEQ:enable\,
		clock_out=>\ADC_SARANAL:bSAR_SEQ:clk_fin\);
\ADC_SARANAL:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SARANAL:clock\,
		enable=>tmpOE__IR_FL1_net_0,
		clock_out=>\ADC_SARANAL:bSAR_SEQ:clk_ctrl\);
\ADC_SARANAL:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SARANAL:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SARANAL:bSAR_SEQ:control_7\, \ADC_SARANAL:bSAR_SEQ:control_6\, \ADC_SARANAL:bSAR_SEQ:control_5\, \ADC_SARANAL:bSAR_SEQ:control_4\,
			\ADC_SARANAL:bSAR_SEQ:control_3\, \ADC_SARANAL:bSAR_SEQ:sw_soc\, \ADC_SARANAL:bSAR_SEQ:load_period\, \ADC_SARANAL:bSAR_SEQ:enable\));
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000101",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SARANAL:bSAR_SEQ:load_period\,
		enable=>\ADC_SARANAL:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SARANAL:bSAR_SEQ:count_6\, \ADC_SARANAL:ch_addr_5\, \ADC_SARANAL:ch_addr_4\, \ADC_SARANAL:ch_addr_3\,
			\ADC_SARANAL:ch_addr_2\, \ADC_SARANAL:ch_addr_1\, \ADC_SARANAL:ch_addr_0\),
		tc=>\ADC_SARANAL:bSAR_SEQ:cnt_tc\);
\ADC_SARANAL:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_1161));
\ADC_SARANAL:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"049e28c0-ccb2-4aca-8da8-142d8a5c628c/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"833375002.083438",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SARANAL:clock\,
		dig_domain_out=>open);
\ADC_SARANAL:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SARANAL:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SARANAL:Net_3698\);
\ADC_SARANAL:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SARANAL:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SARANAL:nrq\);
\ADC_SARANAL:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"049e28c0-ccb2-4aca-8da8-142d8a5c628c/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SARANAL:Net_3710\,
		dig_domain_out=>open);
\ADC_SARANAL:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1161);
\ADC_SARANAL:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SARANAL:Net_3710\,
		sc_in=>\ADC_SARANAL:nrq\,
		sc_out=>\ADC_SARANAL:Net_3935\);
\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SARANAL:MODULE_1:g1:a0:gx:u0:gti_0\);
IR_FFA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e31988a1-d0b0-4120-bdfa-6fb0f5278b27",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_FFA_net_0),
		analog=>Net_1163,
		io=>(tmpIO_0__IR_FFA_net_0),
		siovref=>(tmpSIOVREF__IR_FFA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_FFA_net_0);
IR_FLA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aa7ce692-d935-45c5-8eea-e08919258a0a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_FLA_net_0),
		analog=>Net_2090,
		io=>(tmpIO_0__IR_FLA_net_0),
		siovref=>(tmpSIOVREF__IR_FLA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_FLA_net_0);
IR_BRA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63f4a433-6298-4fa5-87f4-4689a9c09528",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_BRA_net_0),
		analog=>Net_1170,
		io=>(tmpIO_0__IR_BRA_net_0),
		siovref=>(tmpSIOVREF__IR_BRA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_BRA_net_0);
IR_BBA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"af0f8b2a-0a54-4190-9cc0-cfae5b6171d3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_BBA_net_0),
		analog=>Net_1168,
		io=>(tmpIO_0__IR_BBA_net_0),
		siovref=>(tmpSIOVREF__IR_BBA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_BBA_net_0);
IR_BLA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1229a04b-11cc-4668-82c2-34db1396c66e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_BLA_net_0),
		analog=>Net_2089,
		io=>(tmpIO_0__IR_BLA_net_0),
		siovref=>(tmpSIOVREF__IR_BLA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_BLA_net_0);
poti:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9269bce3-3a71-4786-b4b9-f4ce48d5fbc0",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__IR_FL1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__poti_net_0),
		analog=>Net_2084,
		io=>(tmpIO_0__poti_net_0),
		siovref=>(tmpSIOVREF__poti_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__IR_FL1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__IR_FL1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__poti_net_0);
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:ch_addr_5\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\);
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:ch_addr_4\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\);
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:ch_addr_3\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\);
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:ch_addr_2\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\);
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:ch_addr_1\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\);
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:ch_addr_0\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SARANAL:clock\,
		q=>\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SARANAL:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		q=>Net_1161);
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SARANAL:Net_3710\,
		q=>\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SARANAL:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		q=>\ADC_SARANAL:bSAR_SEQ:nrq_reg\);
\ADC_SARANAL:bSAR_SEQ:state_0\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:bSAR_SEQ:state_0\\D\,
		clk=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		q=>\ADC_SARANAL:soc_out\);
\ADC_SARANAL:bSAR_SEQ:soc_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		q=>\ADC_SARANAL:bSAR_SEQ:soc_reg\);
\ADC_SARANAL:bSAR_SEQ:soc_edge_detect_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		q=>\ADC_SARANAL:bSAR_SEQ:soc_edge_detect_reg\);
\ADC_SARANAL:bSAR_SEQ:state_2\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		q=>\ADC_SARANAL:bSAR_SEQ:state_2\);
\ADC_SARANAL:bSAR_SEQ:state_1\:cy_dff
	PORT MAP(d=>\ADC_SARANAL:bSAR_SEQ:state_1\\D\,
		clk=>\ADC_SARANAL:bSAR_SEQ:clk_fin\,
		q=>\ADC_SARANAL:bSAR_SEQ:state_1\);

END R_T_L;
