#ifndef _ALTERA_HPS_SOC_HEADER_H_
#define _ALTERA_HPS_SOC_HEADER_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file 'soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'hps_0' and devices
 * connected to the following masters:
 *   h2f_axi_master
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'fifo_FPGA_to_HPS_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_FPGA_TO_HPS_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_FPGA_TO_HPS_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_FPGA_TO_HPS_OUT_COMPONENT_NAME fifo_FPGA_to_HPS
#define FIFO_FPGA_TO_HPS_OUT_BASE 0x0
#define FIFO_FPGA_TO_HPS_OUT_SPAN 4
#define FIFO_FPGA_TO_HPS_OUT_END 0x3
#define FIFO_FPGA_TO_HPS_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FPGA_TO_HPS_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FPGA_TO_HPS_OUT_BITS_PER_SYMBOL 16
#define FIFO_FPGA_TO_HPS_OUT_CHANNEL_WIDTH 8
#define FIFO_FPGA_TO_HPS_OUT_ERROR_WIDTH 8
#define FIFO_FPGA_TO_HPS_OUT_FIFO_DEPTH 256
#define FIFO_FPGA_TO_HPS_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FPGA_TO_HPS_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_FPGA_TO_HPS_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FPGA_TO_HPS_OUT_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_FPGA_TO_HPS_OUT_USE_AVALONST_SINK 0
#define FIFO_FPGA_TO_HPS_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FPGA_TO_HPS_OUT_USE_BACKPRESSURE 0
#define FIFO_FPGA_TO_HPS_OUT_USE_IRQ 0
#define FIFO_FPGA_TO_HPS_OUT_USE_PACKET 1
#define FIFO_FPGA_TO_HPS_OUT_USE_READ_CONTROL 1
#define FIFO_FPGA_TO_HPS_OUT_USE_REGISTER 0
#define FIFO_FPGA_TO_HPS_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'ctrl_fifo_to_hps_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'CTRL_FIFO_TO_HPS_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define CTRL_FIFO_TO_HPS_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define CTRL_FIFO_TO_HPS_OUT_CSR_COMPONENT_NAME ctrl_fifo_to_hps
#define CTRL_FIFO_TO_HPS_OUT_CSR_BASE 0x0
#define CTRL_FIFO_TO_HPS_OUT_CSR_SPAN 32
#define CTRL_FIFO_TO_HPS_OUT_CSR_END 0x1f
#define CTRL_FIFO_TO_HPS_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 16
#define CTRL_FIFO_TO_HPS_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define CTRL_FIFO_TO_HPS_OUT_CSR_BITS_PER_SYMBOL 16
#define CTRL_FIFO_TO_HPS_OUT_CSR_CHANNEL_WIDTH 8
#define CTRL_FIFO_TO_HPS_OUT_CSR_ERROR_WIDTH 8
#define CTRL_FIFO_TO_HPS_OUT_CSR_FIFO_DEPTH 16
#define CTRL_FIFO_TO_HPS_OUT_CSR_SINGLE_CLOCK_MODE 0
#define CTRL_FIFO_TO_HPS_OUT_CSR_SYMBOLS_PER_BEAT 2
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_AVALONST_SINK 0
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_AVALONST_SOURCE 0
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_BACKPRESSURE 0
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_IRQ 0
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_PACKET 1
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_READ_CONTROL 1
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_REGISTER 0
#define CTRL_FIFO_TO_HPS_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_HPS_to_FPGA_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_HPS_TO_FPGA_IN_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_HPS_TO_FPGA_IN_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_HPS_TO_FPGA_IN_COMPONENT_NAME fifo_HPS_to_FPGA
#define FIFO_HPS_TO_FPGA_IN_BASE 0x4
#define FIFO_HPS_TO_FPGA_IN_SPAN 4
#define FIFO_HPS_TO_FPGA_IN_END 0x7
#define FIFO_HPS_TO_FPGA_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_IN_BITS_PER_SYMBOL 16
#define FIFO_HPS_TO_FPGA_IN_CHANNEL_WIDTH 8
#define FIFO_HPS_TO_FPGA_IN_ERROR_WIDTH 8
#define FIFO_HPS_TO_FPGA_IN_FIFO_DEPTH 256
#define FIFO_HPS_TO_FPGA_IN_SINGLE_CLOCK_MODE 0
#define FIFO_HPS_TO_FPGA_IN_SYMBOLS_PER_BEAT 2
#define FIFO_HPS_TO_FPGA_IN_USE_AVALONMM_READ_SLAVE 1
#define FIFO_HPS_TO_FPGA_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_HPS_TO_FPGA_IN_USE_AVALONST_SINK 0
#define FIFO_HPS_TO_FPGA_IN_USE_AVALONST_SOURCE 0
#define FIFO_HPS_TO_FPGA_IN_USE_BACKPRESSURE 0
#define FIFO_HPS_TO_FPGA_IN_USE_IRQ 0
#define FIFO_HPS_TO_FPGA_IN_USE_PACKET 1
#define FIFO_HPS_TO_FPGA_IN_USE_READ_CONTROL 1
#define FIFO_HPS_TO_FPGA_IN_USE_REGISTER 0
#define FIFO_HPS_TO_FPGA_IN_USE_WRITE_CONTROL 1

/*
 * Macros for device 'ctrl_fifo_to_hps_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'CTRL_FIFO_TO_HPS_OUT_'.
 * The prefix is the slave descriptor.
 */
#define CTRL_FIFO_TO_HPS_OUT_COMPONENT_TYPE altera_avalon_fifo
#define CTRL_FIFO_TO_HPS_OUT_COMPONENT_NAME ctrl_fifo_to_hps
#define CTRL_FIFO_TO_HPS_OUT_BASE 0x8
#define CTRL_FIFO_TO_HPS_OUT_SPAN 2
#define CTRL_FIFO_TO_HPS_OUT_END 0x9
#define CTRL_FIFO_TO_HPS_OUT_AVALONMM_AVALONMM_DATA_WIDTH 16
#define CTRL_FIFO_TO_HPS_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define CTRL_FIFO_TO_HPS_OUT_BITS_PER_SYMBOL 16
#define CTRL_FIFO_TO_HPS_OUT_CHANNEL_WIDTH 8
#define CTRL_FIFO_TO_HPS_OUT_ERROR_WIDTH 8
#define CTRL_FIFO_TO_HPS_OUT_FIFO_DEPTH 16
#define CTRL_FIFO_TO_HPS_OUT_SINGLE_CLOCK_MODE 0
#define CTRL_FIFO_TO_HPS_OUT_SYMBOLS_PER_BEAT 2
#define CTRL_FIFO_TO_HPS_OUT_USE_AVALONMM_READ_SLAVE 1
#define CTRL_FIFO_TO_HPS_OUT_USE_AVALONMM_WRITE_SLAVE 1
#define CTRL_FIFO_TO_HPS_OUT_USE_AVALONST_SINK 0
#define CTRL_FIFO_TO_HPS_OUT_USE_AVALONST_SOURCE 0
#define CTRL_FIFO_TO_HPS_OUT_USE_BACKPRESSURE 0
#define CTRL_FIFO_TO_HPS_OUT_USE_IRQ 0
#define CTRL_FIFO_TO_HPS_OUT_USE_PACKET 1
#define CTRL_FIFO_TO_HPS_OUT_USE_READ_CONTROL 1
#define CTRL_FIFO_TO_HPS_OUT_USE_REGISTER 0
#define CTRL_FIFO_TO_HPS_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_FPGA_to_HPS_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_FPGA_TO_HPS_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_FPGA_TO_HPS_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_FPGA_TO_HPS_OUT_CSR_COMPONENT_NAME fifo_FPGA_to_HPS
#define FIFO_FPGA_TO_HPS_OUT_CSR_BASE 0x20
#define FIFO_FPGA_TO_HPS_OUT_CSR_SPAN 32
#define FIFO_FPGA_TO_HPS_OUT_CSR_END 0x3f
#define FIFO_FPGA_TO_HPS_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FPGA_TO_HPS_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FPGA_TO_HPS_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_FPGA_TO_HPS_OUT_CSR_CHANNEL_WIDTH 8
#define FIFO_FPGA_TO_HPS_OUT_CSR_ERROR_WIDTH 8
#define FIFO_FPGA_TO_HPS_OUT_CSR_FIFO_DEPTH 256
#define FIFO_FPGA_TO_HPS_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_AVALONST_SINK 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_BACKPRESSURE 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_IRQ 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_PACKET 1
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_REGISTER 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_HPS_to_FPGA_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_HPS_TO_FPGA_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_HPS_TO_FPGA_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_HPS_TO_FPGA_IN_CSR_COMPONENT_NAME fifo_HPS_to_FPGA
#define FIFO_HPS_TO_FPGA_IN_CSR_BASE 0x40
#define FIFO_HPS_TO_FPGA_IN_CSR_SPAN 32
#define FIFO_HPS_TO_FPGA_IN_CSR_END 0x5f
#define FIFO_HPS_TO_FPGA_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_HPS_TO_FPGA_IN_CSR_CHANNEL_WIDTH 8
#define FIFO_HPS_TO_FPGA_IN_CSR_ERROR_WIDTH 8
#define FIFO_HPS_TO_FPGA_IN_CSR_FIFO_DEPTH 256
#define FIFO_HPS_TO_FPGA_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_HPS_TO_FPGA_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_BACKPRESSURE 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_IRQ 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_PACKET 1
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_READ_CONTROL 1
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_REGISTER 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'ctrl_from_hps', class 'altera_avalon_pio'
 * The macros are prefixed with 'CTRL_FROM_HPS_'.
 * The prefix is the slave descriptor.
 */
#define CTRL_FROM_HPS_COMPONENT_TYPE altera_avalon_pio
#define CTRL_FROM_HPS_COMPONENT_NAME ctrl_from_hps
#define CTRL_FROM_HPS_BASE 0x60
#define CTRL_FROM_HPS_SPAN 16
#define CTRL_FROM_HPS_END 0x6f
#define CTRL_FROM_HPS_BIT_CLEARING_EDGE_REGISTER 0
#define CTRL_FROM_HPS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CTRL_FROM_HPS_CAPTURE 0
#define CTRL_FROM_HPS_DATA_WIDTH 16
#define CTRL_FROM_HPS_DO_TEST_BENCH_WIRING 0
#define CTRL_FROM_HPS_DRIVEN_SIM_VALUE 0
#define CTRL_FROM_HPS_EDGE_TYPE NONE
#define CTRL_FROM_HPS_FREQ 50000000
#define CTRL_FROM_HPS_HAS_IN 0
#define CTRL_FROM_HPS_HAS_OUT 1
#define CTRL_FROM_HPS_HAS_TRI 0
#define CTRL_FROM_HPS_IRQ_TYPE NONE
#define CTRL_FROM_HPS_RESET_VALUE 0

/*
 * Macros for device 'hps_fpga_switches', class 'altera_avalon_pio'
 * The macros are prefixed with 'HPS_FPGA_SWITCHES_'.
 * The prefix is the slave descriptor.
 */
#define HPS_FPGA_SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define HPS_FPGA_SWITCHES_COMPONENT_NAME hps_fpga_switches
#define HPS_FPGA_SWITCHES_BASE 0x70
#define HPS_FPGA_SWITCHES_SPAN 16
#define HPS_FPGA_SWITCHES_END 0x7f
#define HPS_FPGA_SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_FPGA_SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_FPGA_SWITCHES_CAPTURE 0
#define HPS_FPGA_SWITCHES_DATA_WIDTH 10
#define HPS_FPGA_SWITCHES_DO_TEST_BENCH_WIRING 0
#define HPS_FPGA_SWITCHES_DRIVEN_SIM_VALUE 0
#define HPS_FPGA_SWITCHES_EDGE_TYPE NONE
#define HPS_FPGA_SWITCHES_FREQ 50000000
#define HPS_FPGA_SWITCHES_HAS_IN 1
#define HPS_FPGA_SWITCHES_HAS_OUT 0
#define HPS_FPGA_SWITCHES_HAS_TRI 0
#define HPS_FPGA_SWITCHES_IRQ_TYPE NONE
#define HPS_FPGA_SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'hps_fpga_leds', class 'altera_avalon_pio'
 * The macros are prefixed with 'HPS_FPGA_LEDS_'.
 * The prefix is the slave descriptor.
 */
#define HPS_FPGA_LEDS_COMPONENT_TYPE altera_avalon_pio
#define HPS_FPGA_LEDS_COMPONENT_NAME hps_fpga_leds
#define HPS_FPGA_LEDS_BASE 0x80
#define HPS_FPGA_LEDS_SPAN 16
#define HPS_FPGA_LEDS_END 0x8f
#define HPS_FPGA_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_FPGA_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_FPGA_LEDS_CAPTURE 0
#define HPS_FPGA_LEDS_DATA_WIDTH 10
#define HPS_FPGA_LEDS_DO_TEST_BENCH_WIRING 0
#define HPS_FPGA_LEDS_DRIVEN_SIM_VALUE 0
#define HPS_FPGA_LEDS_EDGE_TYPE NONE
#define HPS_FPGA_LEDS_FREQ 50000000
#define HPS_FPGA_LEDS_HAS_IN 0
#define HPS_FPGA_LEDS_HAS_OUT 1
#define HPS_FPGA_LEDS_HAS_TRI 0
#define HPS_FPGA_LEDS_IRQ_TYPE NONE
#define HPS_FPGA_LEDS_RESET_VALUE 0


#endif /* _ALTERA_HPS_SOC_HEADER_H_ */
