#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 23 19:52:49 2018
# Process ID: 10062
# Current directory: /home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.runs/synth_1/top.vds
# Journal file: /home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10459 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1277.012 ; gain = 82.863 ; free physical = 103 ; free virtual = 8384
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/imports/lab8/lab8_demo.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.runs/synth_1/.Xil/Vivado-10062-pc/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.runs/synth_1/.Xil/Vivado-10062-pc/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.runs/synth_1/.Xil/Vivado-10062-pc/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (2#1) [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.runs/synth_1/.Xil/Vivado-10062-pc/realtime/c_counter_binary_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'Q' does not match port width (16) of module 'c_counter_binary_0' [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/imports/lab8/lab8_demo.v:33]
WARNING: [Synth 8-689] width (4) of port connection 'Q' does not match port width (16) of module 'c_counter_binary_0' [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/imports/lab8/lab8_demo.v:41]
INFO: [Synth 8-6157] synthesizing module 'bcdto7seg' [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/new/bcdto7seg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7seg' (3#1) [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/new/bcdto7seg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/imports/lab8/lab8_demo.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.637 ; gain = 127.488 ; free physical = 170 ; free virtual = 8413
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.637 ; gain = 127.488 ; free physical = 167 ; free virtual = 8411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.637 ; gain = 127.488 ; free physical = 167 ; free virtual = 8411
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'units'
Finished Parsing XDC File [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'units'
Parsing XDC File [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'tens'
Finished Parsing XDC File [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'tens'
Parsing XDC File [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/constrs_1/imports/HDL/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/constrs_1/imports/HDL/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/constrs_1/imports/HDL/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1638.434 ; gain = 0.000 ; free physical = 119 ; free virtual = 8134
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1638.434 ; gain = 444.285 ; free physical = 164 ; free virtual = 8206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1638.434 ; gain = 444.285 ; free physical = 162 ; free virtual = 8206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tens. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for units. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1638.434 ; gain = 444.285 ; free physical = 158 ; free virtual = 8204
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse_1hz" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1638.434 ; gain = 444.285 ; free physical = 153 ; free virtual = 8193
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "pulse_1hz" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 1638.434 ; gain = 444.285 ; free physical = 127 ; free virtual = 8179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out1' to pin 'clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1638.434 ; gain = 444.285 ; free physical = 110 ; free virtual = 7979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 121 ; free virtual = 7983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 124 ; free virtual = 7986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 123 ; free virtual = 7987
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 123 ; free virtual = 7988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 123 ; free virtual = 7988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 123 ; free virtual = 7988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 123 ; free virtual = 7988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 123 ; free virtual = 7988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         2|
+------+-------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |c_counter_binary_0    |     1|
|2     |c_counter_binary_0__1 |     1|
|3     |clk_wiz_0             |     1|
|4     |CARRY4                |     6|
|5     |LUT1                  |     1|
|6     |LUT2                  |     4|
|7     |LUT3                  |     9|
|8     |LUT4                  |    12|
|9     |LUT5                  |     5|
|10    |LUT6                  |    25|
|11    |FDCE                  |    36|
|12    |IBUF                  |     3|
|13    |OBUF                  |    15|
+------+----------------------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   152|
|2     |  ctr    |bcdto7seg |     1|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1647.441 ; gain = 453.293 ; free physical = 123 ; free virtual = 7988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1647.441 ; gain = 136.496 ; free physical = 179 ; free virtual = 8044
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1647.449 ; gain = 453.293 ; free physical = 187 ; free virtual = 8051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:10 . Memory (MB): peak = 1647.449 ; gain = 459.164 ; free physical = 158 ; free virtual = 8011
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:03 . Memory (MB): peak = 1671.453 ; gain = 0.000 ; free physical = 162 ; free virtual = 8043
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 19:55:24 2018...
