#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 27 12:19:37 2022
# Process ID: 6232
# Current directory: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/zybo_7_macc_ip_0_0_synth_1
# Command line: vivado.exe -log zybo_7_macc_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_7_macc_ip_0_0.tcl
# Log file: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/zybo_7_macc_ip_0_0_synth_1/zybo_7_macc_ip_0_0.vds
# Journal file: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/zybo_7_macc_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source zybo_7_macc_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/ip_repo/macc_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.cache/ip 
Command: synth_design -top zybo_7_macc_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 839.512 ; gain = 176.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zybo_7_macc_ip_0_0' [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_macc_ip_0_0/synth/zybo_7_macc_ip_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'macc_ip_v1_0' declared at 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0.vhd:5' bound to instance 'U0' of component 'macc_ip_v1_0' [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_macc_ip_0_0/synth/zybo_7_macc_ip_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'macc_ip_v1_0' [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'macc_ip_v1_0_S00_AXI' declared at 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0_S00_AXI.vhd:7' bound to instance 'macc_ip_v1_0_S00_AXI_inst' of component 'macc_ip_v1_0_S00_AXI' [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'macc_ip_v1_0_S00_AXI' [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0_S00_AXI.vhd:89]
	Parameter NWORDS bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0_S00_AXI.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0_S00_AXI.vhd:394]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0_S00_AXI.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'macc_ip_v1_0_S00_AXI' (1#1) [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'macc_ip_v1_0' (2#1) [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'zybo_7_macc_ip_0_0' (3#1) [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_macc_ip_0_0/synth/zybo_7_macc_ip_0_0.vhd:82]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design macc_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 906.473 ; gain = 243.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 906.473 ; gain = 243.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 906.473 ; gain = 243.707
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1024.059 ; gain = 2.121
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.059 ; gain = 361.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.059 ; gain = 361.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.059 ; gain = 361.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_reg' in module 'macc_ip_v1_0_S00_AXI'
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ipshared/2ed5/hdl/macc_ip_v1_0_S00_AXI.vhd:351]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   repos |                               00 |                               00
                  calcul |                               01 |                               01
              fin_calcul |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_reg' using encoding 'sequential' in module 'macc_ip_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.059 ; gain = 361.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 22    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module macc_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 22    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design zybo_7_macc_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[0]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[1]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[2]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[3]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[4]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[5]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[6]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[7]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[8]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][8]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[9]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][9]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[10]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][10]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[11]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][11]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[12]' (FDE) to 'U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][12]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][12]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][13]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][12]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][12]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][12]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][12]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][12]' (FDRE) to 'U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/somme_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/macc_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31] )
INFO: [Synth 8-3332] Sequential element (U0/macc_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31]) is unused and will be removed from module zybo_7_macc_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/macc_ip_v1_0_S00_AXI_inst/FSM_sequential_present_reg[1]) is unused and will be removed from module zybo_7_macc_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/macc_ip_v1_0_S00_AXI_inst/FSM_sequential_present_reg[0]) is unused and will be removed from module zybo_7_macc_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1024.059 ; gain = 361.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1024.059 ; gain = 361.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1024.059 ; gain = 361.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1024.059 ; gain = 361.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.879 ; gain = 372.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.879 ; gain = 372.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.879 ; gain = 372.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.879 ; gain = 372.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.879 ; gain = 372.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.879 ; gain = 372.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |    13|
|5     |LUT5 |     2|
|6     |LUT6 |    70|
|7     |FDRE |   178|
|8     |FDSE |     6|
|9     |LD   |     8|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   283|
|2     |  U0                          |macc_ip_v1_0         |   283|
|3     |    macc_ip_v1_0_S00_AXI_inst |macc_ip_v1_0_S00_AXI |   283|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.879 ; gain = 372.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1034.879 ; gain = 254.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.879 ; gain = 372.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1049.652 ; gain = 626.273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/zybo_7_macc_ip_0_0_synth_1/zybo_7_macc_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zybo_7_macc_ip_0_0, cache-ID = 2206e95630c42186
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1049.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/zybo_7_macc_ip_0_0_synth_1/zybo_7_macc_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zybo_7_macc_ip_0_0_utilization_synth.rpt -pb zybo_7_macc_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 27 12:20:32 2022...
