[Benchmarks] set sniper output to rundi /scratch/miz087/results/in_mix_10us_10_splash2_radix_large
/scratch/miz087/results/in_mix_10us_10_splash2_radix_large
[SPLASH] Benchmarks to run: radix

[SPLASH] [========== Running benchmark radix ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/in_mix_10us_10_splash2_radix_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/in_mix_10us_10_splash2_radix_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/radix/RADIX -n1048576 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/in_mix_10us_10_splash2_radix_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Integer Radix Sort
     1048576 Keys
     4 Processors
     Radix = 1024
     Max key = 524288

[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 687.04 seconds
[SNIPER] Simulated 171.3M instructions, 104.0M cycles, 1.65 IPC
[SNIPER] Simulation speed 245.2 KIPS (61.3 KIPS / target core - 16315.7ns/instr)
[SNIPER] Sampling: executed 99.80% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI

                 PROCESS STATISTICS
               Total            Rank            Sort
 Proc          Time             Time            Time
    0      106165316        36709838        68875447

                 TIMING INFORMATION
Start time                        :       1185537487
Initialization finish time        :       1766286155
Overall finish time               :       1872451471
Total time with initialization    :        686913984
Total time without initialization :        106165316


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 157275, miss: 18166, miss rate: 0.115505
*** DRAM Total Access In ROI: 144181, miss: 15809, miss rate: 0.109647
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 6 migrate times, 752 total migrate blocks.
*** DRAM Statistics: 4039328 reads, 209591 writes, 2150263 row hits, 233215 ACT time, 233215 PRE time, 174600 RD time, 7526 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 20860627

**Ramulator Active Cycles: 3.43682e+06

**DRAM Cycles: 2.08606e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 326870

**Serving Request**
Channel_0: serving reads(8107), serving writes(2016).
Channel_1: serving reads(8222), serving writes(1219).
Channel_2: serving reads(4066), serving writes(536).
Channel_3: serving reads(5865), serving writes(899).
Channel_4: serving reads(7531), serving writes(1013).
Channel_5: serving reads(6964), serving writes(583).
Channel_6: serving reads(6835), serving writes(1015).
Channel_7: serving reads(7874), serving writes(1659).
Channel_8: serving reads(95190), serving writes(6144).
Channel_9: serving reads(32018), serving writes(1969).
Channel_10: serving reads(11083), serving writes(686).
Channel_11: serving reads(6037), serving writes(442).
Channel_12: serving reads(4488), serving writes(300).
Channel_13: serving reads(4695), serving writes(367).
Channel_14: serving reads(4511), serving writes(298).
Channel_15: serving reads(4182), serving writes(182).
Channel_16: serving reads(4103), serving writes(140).
Channel_17: serving reads(4389), serving writes(247).
Channel_18: serving reads(3160), serving writes(141).
Channel_19: serving reads(4024), serving writes(108).
Channel_20: serving reads(4016), serving writes(106).
Channel_21: serving reads(4032), serving writes(118).
Channel_22: serving reads(4016), serving writes(107).
Channel_23: serving reads(4011), serving writes(103).
Channel_24: serving reads(4044), serving writes(127).
Channel_25: serving reads(4077), serving writes(147).
Channel_26: serving reads(3104), serving writes(123).
Channel_27: serving reads(4214), serving writes(194).
Channel_28: serving reads(4240), serving writes(202).
Channel_29: serving reads(4412), serving writes(256).
Channel_30: serving reads(5922), serving writes(862).
Channel_31: serving reads(6793), serving writes(1261).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 2548, Cool Access: 869386

Hits on previous hot rows: 0

Hits on previous cool rows: 0

Total remap times: 3, Total Inter-Vault remaps: 0, Total number of intervals: 114


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (5408), hot access (0), error acces (0).
/*BANK*/0->1: cool access (5302), hot access (0), error acces (0).
/*BANK*/0->2: cool access (8572), hot access (0), error acces (0).
/*BANK*/0->3: cool access (0), hot access (0), error acces (0).
/*BANK*/0->4: cool access (0), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (5251), hot access (0), error acces (0).
/*BANK*/1->1: cool access (6328), hot access (0), error acces (0).
/*BANK*/1->2: cool access (5539), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (1350), hot access (0), error acces (0).
/*BANK*/2->1: cool access (3099), hot access (0), error acces (0).
/*BANK*/2->2: cool access (4402), hot access (0), error acces (0).
/*BANK*/2->3: cool access (0), hot access (0), error acces (0).
/*BANK*/2->4: cool access (0), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (2904), hot access (0), error acces (0).
/*BANK*/3->1: cool access (4125), hot access (0), error acces (0).
/*BANK*/3->2: cool access (5388), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (6665), hot access (0), error acces (0).
/*BANK*/4->1: cool access (5157), hot access (0), error acces (0).
/*BANK*/4->2: cool access (4129), hot access (0), error acces (0).
/*BANK*/4->3: cool access (0), hot access (0), error acces (0).
/*BANK*/4->4: cool access (0), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (4840), hot access (0), error acces (0).
/*BANK*/5->1: cool access (4591), hot access (0), error acces (0).
/*BANK*/5->2: cool access (5373), hot access (0), error acces (0).
/*BANK*/5->3: cool access (0), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (5099), hot access (0), error acces (0).
/*BANK*/6->1: cool access (4685), hot access (0), error acces (0).
/*BANK*/6->2: cool access (4765), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (5128), hot access (0), error acces (0).
/*BANK*/7->1: cool access (4528), hot access (0), error acces (0).
/*BANK*/7->2: cool access (7978), hot access (0), error acces (0).
/*BANK*/7->3: cool access (0), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (4963), hot access (140), error acces (0).
/*BANK*/8->1: cool access (4386), hot access (0), error acces (0).
/*BANK*/8->2: cool access (200942), hot access (0), error acces (0).
/*BANK*/8->3: cool access (0), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (4348), hot access (0), error acces (0).
/*BANK*/9->1: cool access (4356), hot access (0), error acces (0).
/*BANK*/9->2: cool access (59690), hot access (0), error acces (0).
/*BANK*/9->3: cool access (0), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (3812), hot access (0), error acces (0).
/*BANK*/10->1: cool access (3093), hot access (0), error acces (0).
/*BANK*/10->2: cool access (16389), hot access (0), error acces (0).
/*BANK*/10->3: cool access (0), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (5249), hot access (0), error acces (0).
/*BANK*/11->1: cool access (4516), hot access (0), error acces (0).
/*BANK*/11->2: cool access (2905), hot access (0), error acces (0).
/*BANK*/11->3: cool access (0), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (4653), error acces (120).
/*BANK*/12->1: cool access (4253), hot access (154), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (0), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (143), hot access (0), error acces (0).
/*BANK*/13->0: cool access (4908), hot access (122), error acces (0).
/*BANK*/13->1: cool access (4762), hot access (136), error acces (0).
/*BANK*/13->2: cool access (0), hot access (0), error acces (0).
/*BANK*/13->3: cool access (0), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (4125), hot access (946), error acces (0).
/*BANK*/14->1: cool access (4280), hot access (96), error acces (0).
/*BANK*/14->2: cool access (0), hot access (0), error acces (0).
/*BANK*/14->3: cool access (0), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (0), hot access (0), error acces (0).
/*BANK*/15->0: cool access (4190), hot access (0), error acces (0).
/*BANK*/15->1: cool access (4510), hot access (0), error acces (0).
/*BANK*/15->2: cool access (0), hot access (0), error acces (0).
/*BANK*/15->3: cool access (0), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (4362), hot access (4), error acces (0).
/*BANK*/16->1: cool access (4127), hot access (18), error acces (0).
/*BANK*/16->2: cool access (0), hot access (0), error acces (0).
/*BANK*/16->3: cool access (0), hot access (0), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (4923), hot access (0), error acces (0).
/*BANK*/17->1: cool access (4217), hot access (0), error acces (0).
/*BANK*/17->2: cool access (0), hot access (0), error acces (0).
/*BANK*/17->3: cool access (0), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (3089), hot access (0), error acces (0).
/*BANK*/18->1: cool access (3490), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (0), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (4153), hot access (0), error acces (0).
/*BANK*/19->1: cool access (4137), hot access (0), error acces (0).
/*BANK*/19->2: cool access (0), hot access (0), error acces (0).
/*BANK*/19->3: cool access (0), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (4127), hot access (36), error acces (0).
/*BANK*/20->1: cool access (4119), hot access (0), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (0), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (4149), hot access (0), error acces (0).
/*BANK*/21->1: cool access (4171), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (0), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (4129), hot access (25), error acces (0).
/*BANK*/22->1: cool access (4141), hot access (4), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (0), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (4129), hot access (0), error acces (0).
/*BANK*/23->1: cool access (4139), hot access (0), error acces (0).
/*BANK*/23->2: cool access (0), hot access (0), error acces (0).
/*BANK*/23->3: cool access (0), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (4216), error acces (77).
/*BANK*/24->1: cool access (4123), hot access (8), error acces (0).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (0), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (0), hot access (0), error acces (0).
/*BANK*/25->0: cool access (4123), hot access (20), error acces (0).
/*BANK*/25->1: cool access (4163), hot access (140), error acces (0).
/*BANK*/25->2: cool access (0), hot access (0), error acces (0).
/*BANK*/25->3: cool access (0), hot access (0), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (3095), hot access (226), error acces (0).
/*BANK*/26->1: cool access (3093), hot access (41), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (0), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (4456), hot access (0), error acces (0).
/*BANK*/27->1: cool access (4310), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (0), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (4125), hot access (147), error acces (0).
/*BANK*/28->1: cool access (4369), hot access (209), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (0), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (5025), hot access (0), error acces (0).
/*BANK*/29->1: cool access (4227), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (0), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (7519), hot access (406), error acces (0).
/*BANK*/30->1: cool access (5198), hot access (0), error acces (0).
/*BANK*/30->2: cool access (0), hot access (0), error acces (0).
/*BANK*/30->3: cool access (0), hot access (0), error acces (0).
/*BANK*/30->4: cool access (18), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (7349), hot access (0), error acces (0).
/*BANK*/31->1: cool access (8205), hot access (0), error acces (0).
/*BANK*/31->2: cool access (0), hot access (0), error acces (0).
/*BANK*/31->3: cool access (0), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 11747 Hot Accesses, 605426 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core         6.57 W     0.26  J     20.42%
  core-ifetch       1.73 W     0.07  J      5.39%
  core-alu          1.51 W     0.06  J      4.69%
  core-int          1.48 W     0.06  J      4.61%
  core-fp           3.74 W     0.15  J     11.64%
  core-mem          0.66 W     0.03  J      2.05%
  core-other        3.79 W     0.15  J     11.80%
  icache            1.09 W     0.04  J      3.39%
  dcache            1.87 W     0.07  J      5.82%
  l2                1.69 W     0.07  J      5.25%
  l3                3.41 W     0.13  J     10.61%
  dram              4.58 W     0.18  J     14.23%
  other             0.03 W     1.28 mJ      0.10%

  core             19.49 W     0.76  J     60.60%
  cache             8.06 W     0.32  J     25.06%
  total            32.16 W     1.26  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 717.66 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/in_mix_10us_10_splash2_radix_large
