<stg><name>gcnconv_kernel</name>


<trans_list>

<trans id="1868" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="13" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="14" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="31" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="33" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="34" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="46" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="48" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="50" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="53" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="56" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="66" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="68" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="83" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="86" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="97" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2444" from="100" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2445" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="122" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="124" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %result_data_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %result_data)

]]></Node>
<StgValue><ssdm name="result_data_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %edge_index_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %edge_index)

]]></Node>
<StgValue><ssdm name="edge_index_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %weight_data_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %weight_data)

]]></Node>
<StgValue><ssdm name="weight_data_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %x_data_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %x_data)

]]></Node>
<StgValue><ssdm name="x_data_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_18 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %result_data_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %edge_index5 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %edge_index_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="edge_index5"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %weight_data3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %weight_data_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="weight_data3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_19 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %x_data_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:14  %weight_buf_0_0 = alloca [1000 x float], align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:15  %weight_buf_0_1 = alloca [1000 x float], align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:16  %weight_buf_0_2 = alloca [1000 x float], align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:17  %weight_buf_0_3 = alloca [1000 x float], align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:18  %weight_buf_0_4 = alloca [1000 x float], align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_4"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:19  %weight_buf_0_5 = alloca [1000 x float], align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_5"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:20  %weight_buf_0_6 = alloca [1000 x float], align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_6"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:21  %weight_buf_0_7 = alloca [1000 x float], align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_7"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:22  %edge_index_buf_3 = alloca [216730 x i32], align 16

]]></Node>
<StgValue><ssdm name="edge_index_buf_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:23  %edge_index_buf_2 = alloca [216730 x i32], align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:24  %edge_index_buf_1 = alloca [216730 x i32], align 16

]]></Node>
<StgValue><ssdm name="edge_index_buf_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:25  %edge_index_buf_0 = alloca [108365 x i32], align 16

]]></Node>
<StgValue><ssdm name="edge_index_buf_0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:26  %edge_weight = alloca [108365 x float], align 16

]]></Node>
<StgValue><ssdm name="edge_weight"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:27  %x_mul_0 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:28  %x_mul_1 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:29  %x_mul_2 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:30  %x_mul_3 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_3"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:31  %x_mul_4 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:32  %x_mul_5 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:33  %x_mul_6 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_6"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:34  %x_mul_7 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_7"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:35  %x_mul_8 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_8"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:36  %x_mul_9 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_9"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:37  %x_mul_10 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_10"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:38  %x_mul_11 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_11"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:39  %x_mul_12 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_12"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:40  %x_mul_13 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_13"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:41  %x_mul_14 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_14"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:42  %x_mul_15 = alloca [19717 x float], align 4

]]></Node>
<StgValue><ssdm name="x_mul_15"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:43  %deg = alloca [19717 x float], align 16

]]></Node>
<StgValue><ssdm name="deg"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:44  %deg_inv_sqrt = alloca [19717 x float], align 16

]]></Node>
<StgValue><ssdm name="deg_inv_sqrt"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:45  %norm = alloca [108365 x float], align 16

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:46  %x_buf_0_0 = alloca [63 x float], align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:47  %x_buf_0_1 = alloca [63 x float], align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:48  %x_buf_0_2 = alloca [63 x float], align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:49  %x_buf_0_3 = alloca [63 x float], align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:50  %x_buf_0_4 = alloca [62 x float], align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:51  %x_buf_0_5 = alloca [62 x float], align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_5"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:52  %x_buf_0_6 = alloca [62 x float], align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:53  %x_buf_0_7 = alloca [62 x float], align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="58">
<![CDATA[
:8  %empty = zext i58 %weight_data3 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:9  %gmem_addr = getelementptr i512* %gmem, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:60  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 500)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="175" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:60  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 500)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="176" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:60  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 500)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="177" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:60  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 500)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="178" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:60  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 500)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="179" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:60  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 500)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="59" op_0_bw="58">
<![CDATA[
:5  %p_cast33 = zext i58 %tmp_18 to i59

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="59" op_0_bw="58">
<![CDATA[
:11  %p_cast = zext i58 %tmp_19 to i59

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem), !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @gcnconv_kernel_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 616157, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i64 %edge_index, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i64 %result_data, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(i64 %weight_data, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecInterface(i64 %x_data, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln136"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:60  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 500)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:61  br label %1

]]></Node>
<StgValue><ssdm name="br_ln1097"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i9 [ 0, %0 ], [ %i, %L2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %index2_2_i = phi i10 [ 0, %0 ], [ %index2_1, %L2 ]

]]></Node>
<StgValue><ssdm name="index2_2_i"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  %index1_1_i = phi i64 [ 0, %0 ], [ %index1_1, %L2 ]

]]></Node>
<StgValue><ssdm name="index1_1_i"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln1097 = icmp eq i9 %i_0_i, -12

]]></Node>
<StgValue><ssdm name="icmp_ln1097"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 500, i64 500, i64 500)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %i = add i9 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln1097, label %memcpy_wide_bus_read_float_2d_16_512.exit.preheader, label %L2

]]></Node>
<StgValue><ssdm name="br_ln1097"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="199" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
L2:4  %gmem_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="512">
<![CDATA[
L2:5  %trunc_ln1110 = trunc i512 %gmem_addr_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln1110"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:21  %raw_bits_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="raw_bits_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:24  %raw_bits_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="raw_bits_s"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:27  %raw_bits_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="raw_bits_2"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:30  %raw_bits_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="raw_bits_3"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:33  %raw_bits_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="raw_bits_4"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:36  %raw_bits_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="raw_bits_5"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:39  %raw_bits_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="raw_bits_6"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:42  %raw_bits_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="raw_bits_8"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:57  %raw_bits_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="raw_bits_9"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:60  %raw_bits_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="raw_bits_7"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:63  %raw_bits_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="raw_bits_10"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:66  %raw_bits_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="raw_bits_11"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:69  %raw_bits_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="raw_bits_12"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:72  %raw_bits_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="raw_bits_13"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
L2:75  %raw_bits_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="raw_bits_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
L2:0  %tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %index2_2_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L2:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln1097"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L2:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L2:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1101"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
L2:6  %bitcast_ln1111 = bitcast i32 %trunc_ln1110 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="64">
<![CDATA[
L2:7  %trunc_ln1111 = trunc i64 %index1_1_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1111"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
L2:8  %shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln1111, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="3">
<![CDATA[
L2:9  %zext_ln1111 = zext i3 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln1111"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L2:10  %add_ln1111 = add i11 %tmp_17, %zext_ln1111

]]></Node>
<StgValue><ssdm name="add_ln1111"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
L2:11  %zext_ln1111_1 = zext i11 %add_ln1111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1111_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:12  %weight_buf_0_0_addr = getelementptr [1000 x float]* %weight_buf_0_0, i64 0, i64 %zext_ln1111_1

]]></Node>
<StgValue><ssdm name="weight_buf_0_0_addr"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:13  %weight_buf_0_1_addr = getelementptr [1000 x float]* %weight_buf_0_1, i64 0, i64 %zext_ln1111_1

]]></Node>
<StgValue><ssdm name="weight_buf_0_1_addr"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:14  %weight_buf_0_2_addr = getelementptr [1000 x float]* %weight_buf_0_2, i64 0, i64 %zext_ln1111_1

]]></Node>
<StgValue><ssdm name="weight_buf_0_2_addr"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:15  %weight_buf_0_3_addr = getelementptr [1000 x float]* %weight_buf_0_3, i64 0, i64 %zext_ln1111_1

]]></Node>
<StgValue><ssdm name="weight_buf_0_3_addr"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:16  %weight_buf_0_4_addr = getelementptr [1000 x float]* %weight_buf_0_4, i64 0, i64 %zext_ln1111_1

]]></Node>
<StgValue><ssdm name="weight_buf_0_4_addr"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:17  %weight_buf_0_5_addr = getelementptr [1000 x float]* %weight_buf_0_5, i64 0, i64 %zext_ln1111_1

]]></Node>
<StgValue><ssdm name="weight_buf_0_5_addr"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:18  %weight_buf_0_6_addr = getelementptr [1000 x float]* %weight_buf_0_6, i64 0, i64 %zext_ln1111_1

]]></Node>
<StgValue><ssdm name="weight_buf_0_6_addr"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:19  %weight_buf_0_7_addr = getelementptr [1000 x float]* %weight_buf_0_7, i64 0, i64 %zext_ln1111_1

]]></Node>
<StgValue><ssdm name="weight_buf_0_7_addr"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:20  store float %bitcast_ln1111, float* %weight_buf_0_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
L2:22  %bitcast_ln1111_1 = bitcast i32 %raw_bits_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_1"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:23  store float %bitcast_ln1111_1, float* %weight_buf_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
L2:25  %bitcast_ln1111_2 = bitcast i32 %raw_bits_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_2"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:26  store float %bitcast_ln1111_2, float* %weight_buf_0_2_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
L2:28  %bitcast_ln1111_3 = bitcast i32 %raw_bits_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_3"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:29  store float %bitcast_ln1111_3, float* %weight_buf_0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
L2:31  %bitcast_ln1111_4 = bitcast i32 %raw_bits_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_4"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:32  store float %bitcast_ln1111_4, float* %weight_buf_0_4_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
L2:34  %bitcast_ln1111_5 = bitcast i32 %raw_bits_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_5"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:35  store float %bitcast_ln1111_5, float* %weight_buf_0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
L2:37  %bitcast_ln1111_6 = bitcast i32 %raw_bits_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_6"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:38  store float %bitcast_ln1111_6, float* %weight_buf_0_6_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
L2:40  %bitcast_ln1111_7 = bitcast i32 %raw_bits_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_7"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:41  store float %bitcast_ln1111_7, float* %weight_buf_0_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
L2:43  %bitcast_ln1111_8 = bitcast i32 %raw_bits_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_8"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
L2:44  %or_ln1111 = or i3 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln1111"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="3">
<![CDATA[
L2:45  %zext_ln1111_2 = zext i3 %or_ln1111 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1111_2"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L2:46  %add_ln1111_1 = add i11 %tmp_17, %zext_ln1111_2

]]></Node>
<StgValue><ssdm name="add_ln1111_1"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
L2:47  %zext_ln1111_3 = zext i11 %add_ln1111_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1111_3"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:48  %weight_buf_0_0_addr_1 = getelementptr [1000 x float]* %weight_buf_0_0, i64 0, i64 %zext_ln1111_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_0_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:49  %weight_buf_0_1_addr_1 = getelementptr [1000 x float]* %weight_buf_0_1, i64 0, i64 %zext_ln1111_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_1_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:50  %weight_buf_0_2_addr_1 = getelementptr [1000 x float]* %weight_buf_0_2, i64 0, i64 %zext_ln1111_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_2_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:51  %weight_buf_0_3_addr_1 = getelementptr [1000 x float]* %weight_buf_0_3, i64 0, i64 %zext_ln1111_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_3_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:52  %weight_buf_0_4_addr_1 = getelementptr [1000 x float]* %weight_buf_0_4, i64 0, i64 %zext_ln1111_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_4_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:53  %weight_buf_0_5_addr_1 = getelementptr [1000 x float]* %weight_buf_0_5, i64 0, i64 %zext_ln1111_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_5_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:54  %weight_buf_0_6_addr_1 = getelementptr [1000 x float]* %weight_buf_0_6, i64 0, i64 %zext_ln1111_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_6_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:55  %weight_buf_0_7_addr_1 = getelementptr [1000 x float]* %weight_buf_0_7, i64 0, i64 %zext_ln1111_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_7_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:56  store float %bitcast_ln1111_8, float* %weight_buf_0_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
L2:58  %bitcast_ln1111_9 = bitcast i32 %raw_bits_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_9"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:59  store float %bitcast_ln1111_9, float* %weight_buf_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
L2:61  %bitcast_ln1111_10 = bitcast i32 %raw_bits_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_10"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:62  store float %bitcast_ln1111_10, float* %weight_buf_0_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
L2:64  %bitcast_ln1111_11 = bitcast i32 %raw_bits_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_11"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:65  store float %bitcast_ln1111_11, float* %weight_buf_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
L2:67  %bitcast_ln1111_12 = bitcast i32 %raw_bits_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_12"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:68  store float %bitcast_ln1111_12, float* %weight_buf_0_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
L2:70  %bitcast_ln1111_13 = bitcast i32 %raw_bits_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_13"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:71  store float %bitcast_ln1111_13, float* %weight_buf_0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
L2:73  %bitcast_ln1111_14 = bitcast i32 %raw_bits_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_14"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:74  store float %bitcast_ln1111_14, float* %weight_buf_0_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
L2:76  %bitcast_ln1111_15 = bitcast i32 %raw_bits_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln1111_15"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
L2:77  store float %bitcast_ln1111_15, float* %weight_buf_0_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L2:78  %icmp_ln1113 = icmp eq i64 %index1_1_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
L2:79  %index2 = add i10 1, %index2_2_i

]]></Node>
<StgValue><ssdm name="index2"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L2:80  %index1 = add i64 1, %index1_1_i

]]></Node>
<StgValue><ssdm name="index1"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
L2:81  %index2_1 = select i1 %icmp_ln1113, i10 %index2, i10 %index2_2_i

]]></Node>
<StgValue><ssdm name="index2_1"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L2:82  %index1_1 = select i1 %icmp_ln1113, i64 0, i64 %index1

]]></Node>
<StgValue><ssdm name="index1_1"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
L2:83  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str38, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1097" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
L2:84  br label %1

]]></Node>
<StgValue><ssdm name="br_ln1097"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
memcpy_wide_bus_read_float_2d_16_512.exit.preheader:0  br label %memcpy_wide_bus_read_float_2d_16_512.exit

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
memcpy_wide_bus_read_float_2d_16_512.exit:0  %i_0 = phi i15 [ %i_3, %matrixumului0_end ], [ 0, %memcpy_wide_bus_read_float_2d_16_512.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
memcpy_wide_bus_read_float_2d_16_512.exit:1  %phi_mul = phi i26 [ %add_ln169, %matrixumului0_end ], [ 0, %memcpy_wide_bus_read_float_2d_16_512.exit.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
memcpy_wide_bus_read_float_2d_16_512.exit:2  %add_ln169 = add i26 %phi_mul, 2000

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
memcpy_wide_bus_read_float_2d_16_512.exit:3  %icmp_ln169 = icmp eq i15 %i_0, -13051

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_2d_16_512.exit:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19717, i64 19717, i64 19717)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
memcpy_wide_bus_read_float_2d_16_512.exit:5  %i_3 = add i15 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy_wide_bus_read_float_2d_16_512.exit:6  br i1 %icmp_ln169, label %9, label %matrixumului0_begin

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrixumului0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
matrixumului0_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrixumului0_begin:2  %trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i26.i32.i32(i26 %phi_mul, i32 2, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrixumului0_begin:3  %head_align = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %phi_mul, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="head_align"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:4  %tail_align = or i4 %head_align, 3

]]></Node>
<StgValue><ssdm name="tail_align"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrixumului0_begin:5  %lshr_ln = call i20 @_ssdm_op_PartSelect.i20.i26.i32.i32(i26 %phi_mul, i32 6, i32 25)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="20">
<![CDATA[
matrixumului0_begin:6  %start = zext i20 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="start"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
matrixumului0_begin:7  %add_ln3342 = add i24 %trunc_ln, 515

]]></Node>
<StgValue><ssdm name="add_ln3342"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="20" op_0_bw="20" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrixumului0_begin:8  %end = call i20 @_ssdm_op_PartSelect.i20.i24.i32.i32(i24 %add_ln3342, i32 4, i32 23)

]]></Node>
<StgValue><ssdm name="end"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="20">
<![CDATA[
matrixumului0_begin:9  %zext_ln3342 = zext i20 %end to i64

]]></Node>
<StgValue><ssdm name="zext_ln3342"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrixumului0_begin:10  %trunc_ln2 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %add_ln3342, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrixumului0_begin:11  %trunc_ln3347_1 = call i6 @_ssdm_op_PartSelect.i6.i26.i32.i32(i26 %phi_mul, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln3347_1"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:12  %icmp_ln3346 = icmp eq i4 %head_align, 0

]]></Node>
<StgValue><ssdm name="icmp_ln3346"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
matrixumului0_begin:13  %sub_ln3347 = sub i6 %trunc_ln2, %trunc_ln3347_1

]]></Node>
<StgValue><ssdm name="sub_ln3347"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
matrixumului0_begin:14  %len = select i1 %icmp_ln3346, i6 -32, i6 %sub_ln3347

]]></Node>
<StgValue><ssdm name="len"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:15  %icmp_ln3416 = icmp eq i4 %head_align, 4

]]></Node>
<StgValue><ssdm name="icmp_ln3416"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:16  %icmp_ln3464 = icmp eq i4 %head_align, -8

]]></Node>
<StgValue><ssdm name="icmp_ln3464"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:17  %icmp_ln3512 = icmp eq i4 %head_align, -4

]]></Node>
<StgValue><ssdm name="icmp_ln3512"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
matrixumului0_begin:18  %xor_ln3553 = xor i64 %start, -1

]]></Node>
<StgValue><ssdm name="xor_ln3553"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
matrixumului0_begin:19  %add_ln3553 = add i64 %zext_ln3342, %xor_ln3553

]]></Node>
<StgValue><ssdm name="add_ln3553"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:20  %icmp_ln3373_1 = icmp eq i4 %tail_align, 3

]]></Node>
<StgValue><ssdm name="icmp_ln3373_1"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:21  %icmp_ln3373_2 = icmp ne i4 %tail_align, -1

]]></Node>
<StgValue><ssdm name="icmp_ln3373_2"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:22  %icmp_ln3421_1 = icmp ult i4 %tail_align, 5

]]></Node>
<StgValue><ssdm name="icmp_ln3421_1"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:23  %icmp_ln3421_2 = icmp ult i4 %tail_align, 6

]]></Node>
<StgValue><ssdm name="icmp_ln3421_2"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:24  %icmp_ln3421_3 = icmp ult i4 %tail_align, 7

]]></Node>
<StgValue><ssdm name="icmp_ln3421_3"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
matrixumului0_begin:25  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tail_align, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
matrixumului0_begin:26  %xor_ln3469 = xor i1 %tmp_21, true

]]></Node>
<StgValue><ssdm name="xor_ln3469"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:27  %icmp_ln3469 = icmp ult i4 %tail_align, -7

]]></Node>
<StgValue><ssdm name="icmp_ln3469"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:28  %icmp_ln3469_1 = icmp ult i4 %tail_align, -6

]]></Node>
<StgValue><ssdm name="icmp_ln3469_1"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:29  %icmp_ln3469_2 = icmp ult i4 %tail_align, -5

]]></Node>
<StgValue><ssdm name="icmp_ln3469_2"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:30  %icmp_ln3469_3 = icmp ult i4 %tail_align, -4

]]></Node>
<StgValue><ssdm name="icmp_ln3469_3"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:31  %icmp_ln3469_4 = icmp ult i4 %tail_align, -3

]]></Node>
<StgValue><ssdm name="icmp_ln3469_4"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrixumului0_begin:32  %icmp_ln3469_5 = icmp ult i4 %tail_align, -2

]]></Node>
<StgValue><ssdm name="icmp_ln3469_5"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
matrixumului0_begin:33  br label %2

]]></Node>
<StgValue><ssdm name="br_ln3363"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="1">
<![CDATA[
:0  call fastcc void @merlin_memcpy_0.0([216730 x i32]* %edge_index_buf_2, i512* %gmem, i58 %edge_index5)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0_i28 = phi i6 [ 0, %matrixumului0_begin ], [ %i_8, %L2_end ]

]]></Node>
<StgValue><ssdm name="i_0_i28"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln3363 = icmp eq i6 %i_0_i28, %len

]]></Node>
<StgValue><ssdm name="icmp_ln3363"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 33, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_8 = add i6 %i_0_i28, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln3363, label %memcpy_wide_bus_read_float_512.exit, label %L2_begin

]]></Node>
<StgValue><ssdm name="br_ln3363"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="20" op_0_bw="6">
<![CDATA[
L2_begin:0  %zext_ln3363 = zext i6 %i_0_i28 to i20

]]></Node>
<StgValue><ssdm name="zext_ln3363"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="6">
<![CDATA[
L2_begin:1  %zext_ln3363_1 = zext i6 %i_0_i28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3363_1"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L2_begin:2  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln3363"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L2_begin:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L2_begin:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln3367"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L2_begin:5  br i1 %icmp_ln3346, label %.preheader61.preheader.i, label %3

]]></Node>
<StgValue><ssdm name="br_ln3370"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %icmp_ln3419 = icmp eq i6 %i_0_i28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln3419"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln3421 = icmp eq i64 %zext_ln3363_1, %add_ln3553

]]></Node>
<StgValue><ssdm name="icmp_ln3421"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2  %add_ln3423 = add i20 %zext_ln3363, %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln3423"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="59" op_0_bw="20">
<![CDATA[
:3  %zext_ln3424_11 = zext i20 %add_ln3423 to i59

]]></Node>
<StgValue><ssdm name="zext_ln3424_11"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln3416, label %.preheader53.i.0, label %4

]]></Node>
<StgValue><ssdm name="br_ln3416"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln3464, label %.preheader45.i.0, label %5

]]></Node>
<StgValue><ssdm name="br_ln3464"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln3512, label %.preheader37.i.0, label %.preheader.i.0

]]></Node>
<StgValue><ssdm name="br_ln3512"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.0:0  br i1 %icmp_ln3419, label %.preheader.i.15, label %.preheader1.i166.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln3551"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i166.i.0.0:0  %add_ln32_5 = add i59 %zext_ln3424_11, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:33  %and_ln3553 = and i1 %icmp_ln3421, %icmp_ln3373_1

]]></Node>
<StgValue><ssdm name="and_ln3553"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.i166.i.0.0:34  br i1 %and_ln3553, label %.preheader.i.5, label %.preheader1.i166.i.4.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.5:0  %and_ln3553_1 = and i1 %icmp_ln3421, %icmp_ln3421_1

]]></Node>
<StgValue><ssdm name="and_ln3553_1"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.5:1  br i1 %and_ln3553_1, label %.preheader.i.6, label %.preheader1.i166.i.5.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.6:0  %and_ln3553_2 = and i1 %icmp_ln3421, %icmp_ln3421_2

]]></Node>
<StgValue><ssdm name="and_ln3553_2"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.6:1  br i1 %and_ln3553_2, label %.preheader.i.7, label %.preheader1.i166.i.6.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.7:0  %and_ln3553_3 = and i1 %icmp_ln3421, %icmp_ln3421_3

]]></Node>
<StgValue><ssdm name="and_ln3553_3"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.7:1  br i1 %and_ln3553_3, label %.preheader.i.8, label %.preheader1.i166.i.7.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.8:0  %and_ln3553_4 = and i1 %icmp_ln3421, %xor_ln3469

]]></Node>
<StgValue><ssdm name="and_ln3553_4"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.8:1  br i1 %and_ln3553_4, label %.preheader.i.9, label %.preheader1.i166.i.8.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.9:0  %and_ln3553_5 = and i1 %icmp_ln3421, %icmp_ln3469

]]></Node>
<StgValue><ssdm name="and_ln3553_5"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.9:1  br i1 %and_ln3553_5, label %.preheader.i.10, label %.preheader1.i166.i.9.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.10:0  %and_ln3553_6 = and i1 %icmp_ln3421, %icmp_ln3469_1

]]></Node>
<StgValue><ssdm name="and_ln3553_6"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.10:1  br i1 %and_ln3553_6, label %.preheader.i.11, label %.preheader1.i166.i.10.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.11:0  %and_ln3553_7 = and i1 %icmp_ln3421, %icmp_ln3469_2

]]></Node>
<StgValue><ssdm name="and_ln3553_7"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.11:1  br i1 %and_ln3553_7, label %.preheader.i.12, label %.preheader1.i166.i.11.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.12:0  %and_ln3553_8 = and i1 %icmp_ln3421, %icmp_ln3469_3

]]></Node>
<StgValue><ssdm name="and_ln3553_8"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.12:1  br i1 %and_ln3553_8, label %.preheader.i.13, label %.preheader1.i166.i.12.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.13:0  %and_ln3553_9 = and i1 %icmp_ln3421, %icmp_ln3469_4

]]></Node>
<StgValue><ssdm name="and_ln3553_9"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.13:1  br i1 %and_ln3553_9, label %.preheader.i.14, label %.preheader1.i166.i.13.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.14:0  %and_ln3553_10 = and i1 %icmp_ln3421, %icmp_ln3469_5

]]></Node>
<StgValue><ssdm name="and_ln3553_10"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.14:1  br i1 %and_ln3553_10, label %.preheader.i.15, label %.preheader1.i166.i.14.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.15:0  %and_ln3553_11 = and i1 %icmp_ln3421, %icmp_ln3373_2

]]></Node>
<StgValue><ssdm name="and_ln3553_11"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.15:1  br i1 %and_ln3553_11, label %.loopexit44.i.loopexit, label %.preheader1.i166.i.15.0

]]></Node>
<StgValue><ssdm name="br_ln3553"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
.loopexit44.i.loopexit:0  br label %.loopexit44.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.0:0  br i1 %icmp_ln3419, label %.preheader37.i.12, label %.preheader1.i148.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln3515"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i148.i.0.0:0  %add_ln32_4 = add i59 %zext_ln3424_11, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:33  %and_ln3517 = and i1 %icmp_ln3421, %icmp_ln3373_1

]]></Node>
<StgValue><ssdm name="and_ln3517"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.i148.i.0.0:34  br i1 %and_ln3517, label %.preheader37.i.5, label %.preheader1.i148.i.4.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.5:0  %and_ln3517_1 = and i1 %icmp_ln3421, %icmp_ln3421_1

]]></Node>
<StgValue><ssdm name="and_ln3517_1"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.5:1  br i1 %and_ln3517_1, label %.preheader37.i.6, label %.preheader1.i148.i.5.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.6:0  %and_ln3517_2 = and i1 %icmp_ln3421, %icmp_ln3421_2

]]></Node>
<StgValue><ssdm name="and_ln3517_2"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.6:1  br i1 %and_ln3517_2, label %.preheader37.i.7, label %.preheader1.i148.i.6.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.7:0  %and_ln3517_3 = and i1 %icmp_ln3421, %icmp_ln3421_3

]]></Node>
<StgValue><ssdm name="and_ln3517_3"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.7:1  br i1 %and_ln3517_3, label %.preheader37.i.8, label %.preheader1.i148.i.7.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.8:0  %and_ln3517_4 = and i1 %icmp_ln3421, %xor_ln3469

]]></Node>
<StgValue><ssdm name="and_ln3517_4"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.8:1  br i1 %and_ln3517_4, label %.preheader37.i.9, label %.preheader1.i148.i.8.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.9:0  %and_ln3517_5 = and i1 %icmp_ln3421, %icmp_ln3469

]]></Node>
<StgValue><ssdm name="and_ln3517_5"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.9:1  br i1 %and_ln3517_5, label %.preheader37.i.10, label %.preheader1.i148.i.9.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.10:0  %and_ln3517_6 = and i1 %icmp_ln3421, %icmp_ln3469_1

]]></Node>
<StgValue><ssdm name="and_ln3517_6"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.10:1  br i1 %and_ln3517_6, label %.preheader37.i.11, label %.preheader1.i148.i.10.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.11:0  %and_ln3517_7 = and i1 %icmp_ln3421, %icmp_ln3469_2

]]></Node>
<StgValue><ssdm name="and_ln3517_7"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.11:1  br i1 %and_ln3517_7, label %.preheader37.i.12, label %.preheader1.i148.i.11.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.12:0  %and_ln3517_8 = and i1 %icmp_ln3421, %icmp_ln3469_3

]]></Node>
<StgValue><ssdm name="and_ln3517_8"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.12:1  br i1 %and_ln3517_8, label %.preheader37.i.13, label %.preheader1.i148.i.12.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.13:0  %and_ln3517_9 = and i1 %icmp_ln3421, %icmp_ln3469_4

]]></Node>
<StgValue><ssdm name="and_ln3517_9"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.13:1  br i1 %and_ln3517_9, label %.preheader37.i.14, label %.preheader1.i148.i.13.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.14:0  %and_ln3517_10 = and i1 %icmp_ln3421, %icmp_ln3469_5

]]></Node>
<StgValue><ssdm name="and_ln3517_10"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.14:1  br i1 %and_ln3517_10, label %.preheader37.i.15, label %.preheader1.i148.i.14.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader37.i.15:0  %and_ln3517_11 = and i1 %icmp_ln3421, %icmp_ln3373_2

]]></Node>
<StgValue><ssdm name="and_ln3517_11"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37.i.15:1  br i1 %and_ln3517_11, label %.loopexit44.i.loopexit10, label %.preheader1.i148.i.15.0

]]></Node>
<StgValue><ssdm name="br_ln3517"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
.loopexit44.i.loopexit10:0  br label %.loopexit44.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
.loopexit44.i:0  br label %.loopexit52.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.0:0  br i1 %icmp_ln3419, label %.preheader45.i.8, label %.preheader1.i124.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln3467"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.0.0:0  %add_ln32_2 = add i59 %zext_ln3424_11, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:33  %and_ln3469 = and i1 %icmp_ln3421, %icmp_ln3373_1

]]></Node>
<StgValue><ssdm name="and_ln3469"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.i124.i.0.0:34  br i1 %and_ln3469, label %.preheader45.i.5, label %.preheader1.i124.i.4.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.5:0  %and_ln3469_1 = and i1 %icmp_ln3421, %icmp_ln3421_1

]]></Node>
<StgValue><ssdm name="and_ln3469_1"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.5:1  br i1 %and_ln3469_1, label %.preheader45.i.6, label %.preheader1.i124.i.5.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.6:0  %and_ln3469_2 = and i1 %icmp_ln3421, %icmp_ln3421_2

]]></Node>
<StgValue><ssdm name="and_ln3469_2"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.6:1  br i1 %and_ln3469_2, label %.preheader45.i.7, label %.preheader1.i124.i.6.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.7:0  %and_ln3469_3 = and i1 %icmp_ln3421, %icmp_ln3421_3

]]></Node>
<StgValue><ssdm name="and_ln3469_3"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.7:1  br i1 %and_ln3469_3, label %.preheader45.i.8, label %.preheader1.i124.i.7.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.8:0  %and_ln3469_4 = and i1 %icmp_ln3421, %xor_ln3469

]]></Node>
<StgValue><ssdm name="and_ln3469_4"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.8:1  br i1 %and_ln3469_4, label %.preheader45.i.9, label %.preheader1.i124.i.8.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.9:0  %and_ln3469_5 = and i1 %icmp_ln3421, %icmp_ln3469

]]></Node>
<StgValue><ssdm name="and_ln3469_5"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.9:1  br i1 %and_ln3469_5, label %.preheader45.i.10, label %.preheader1.i124.i.9.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.10:0  %and_ln3469_6 = and i1 %icmp_ln3421, %icmp_ln3469_1

]]></Node>
<StgValue><ssdm name="and_ln3469_6"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.10:1  br i1 %and_ln3469_6, label %.preheader45.i.11, label %.preheader1.i124.i.10.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.11:0  %and_ln3469_7 = and i1 %icmp_ln3421, %icmp_ln3469_2

]]></Node>
<StgValue><ssdm name="and_ln3469_7"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.11:1  br i1 %and_ln3469_7, label %.preheader45.i.12, label %.preheader1.i124.i.11.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.12:0  %and_ln3469_8 = and i1 %icmp_ln3421, %icmp_ln3469_3

]]></Node>
<StgValue><ssdm name="and_ln3469_8"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.12:1  br i1 %and_ln3469_8, label %.preheader45.i.13, label %.preheader1.i124.i.12.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.13:0  %and_ln3469_9 = and i1 %icmp_ln3421, %icmp_ln3469_4

]]></Node>
<StgValue><ssdm name="and_ln3469_9"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.13:1  br i1 %and_ln3469_9, label %.preheader45.i.14, label %.preheader1.i124.i.13.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.14:0  %and_ln3469_10 = and i1 %icmp_ln3421, %icmp_ln3469_5

]]></Node>
<StgValue><ssdm name="and_ln3469_10"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.14:1  br i1 %and_ln3469_10, label %.preheader45.i.15, label %.preheader1.i124.i.14.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.i.15:0  %and_ln3469_11 = and i1 %icmp_ln3421, %icmp_ln3373_2

]]></Node>
<StgValue><ssdm name="and_ln3469_11"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.i.15:1  br i1 %and_ln3469_11, label %.loopexit52.i.loopexit, label %.preheader1.i124.i.15.0

]]></Node>
<StgValue><ssdm name="br_ln3469"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
.loopexit52.i.loopexit:0  br label %.loopexit52.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
.loopexit52.i:0  br label %.loopexit60.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53.i.0:0  br i1 %icmp_ln3419, label %.preheader53.i.4, label %.preheader1.i100.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln3419"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i100.i.0.0:0  %add_ln32_1 = add i59 %zext_ln3424_11, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader53.i.4:0  %and_ln3421 = and i1 %icmp_ln3421, %icmp_ln3373_1

]]></Node>
<StgValue><ssdm name="and_ln3421"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53.i.4:1  br i1 %and_ln3421, label %.preheader53.i.5, label %.preheader1.i100.i.4.0

]]></Node>
<StgValue><ssdm name="br_ln3421"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader53.i.5:0  %and_ln3421_1 = and i1 %icmp_ln3421, %icmp_ln3421_1

]]></Node>
<StgValue><ssdm name="and_ln3421_1"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53.i.5:1  br i1 %and_ln3421_1, label %.preheader53.i.6, label %.preheader1.i100.i.5.0

]]></Node>
<StgValue><ssdm name="br_ln3421"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader53.i.6:0  %and_ln3421_2 = and i1 %icmp_ln3421, %icmp_ln3421_2

]]></Node>
<StgValue><ssdm name="and_ln3421_2"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53.i.6:1  br i1 %and_ln3421_2, label %.preheader53.i.7, label %.preheader1.i100.i.6.0

]]></Node>
<StgValue><ssdm name="br_ln3421"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader53.i.7:0  %and_ln3421_3 = and i1 %icmp_ln3421, %icmp_ln3421_3

]]></Node>
<StgValue><ssdm name="and_ln3421_3"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53.i.7:1  br i1 %and_ln3421_3, label %.preheader53.i.8, label %.preheader1.i100.i.7.0

]]></Node>
<StgValue><ssdm name="br_ln3421"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53.i.8:0  br i1 %icmp_ln3421, label %.preheader53.i.15, label %.preheader1.i100.i.8.0

]]></Node>
<StgValue><ssdm name="br_ln3421"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader53.i.15:0  %and_ln3421_4 = and i1 %icmp_ln3421, %icmp_ln3373_2

]]></Node>
<StgValue><ssdm name="and_ln3421_4"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53.i.15:1  br i1 %and_ln3421_4, label %.loopexit60.i.loopexit, label %.preheader1.i100.i.15.0

]]></Node>
<StgValue><ssdm name="br_ln3421"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
.loopexit60.i.loopexit:0  br label %.loopexit60.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
.loopexit60.i:0  br label %L2_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader61.preheader.i:0  %icmp_ln3373 = icmp eq i64 %zext_ln3363_1, %add_ln3553

]]></Node>
<StgValue><ssdm name="icmp_ln3373"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader61.preheader.i:1  %add_ln3375 = add i20 %lshr_ln, %zext_ln3363

]]></Node>
<StgValue><ssdm name="add_ln3375"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="59" op_0_bw="20">
<![CDATA[
.preheader61.preheader.i:2  %zext_ln32 = zext i20 %add_ln3375 to i59

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader61.preheader.i:3  %add_ln32 = add i59 %p_cast, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61.preheader.i:27  %and_ln3373 = and i1 %icmp_ln3373, %icmp_ln3373_1

]]></Node>
<StgValue><ssdm name="and_ln3373"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61.preheader.i:28  br i1 %and_ln3373, label %.preheader61.i.5, label %.preheader1.i76.i.4.0

]]></Node>
<StgValue><ssdm name="br_ln3373"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61.i.5:0  br i1 %icmp_ln3373, label %.preheader61.i.15, label %.preheader1.i76.i.5.0

]]></Node>
<StgValue><ssdm name="br_ln3373"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61.i.15:0  %and_ln3373_1 = and i1 %icmp_ln3373, %icmp_ln3373_2

]]></Node>
<StgValue><ssdm name="and_ln3373_1"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61.i.15:1  br i1 %and_ln3373_1, label %.loopexit62.i.loopexit, label %.preheader1.i76.i.15.0

]]></Node>
<StgValue><ssdm name="br_ln3373"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0">
<![CDATA[
.loopexit62.i.loopexit:0  br label %L2_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
L2_end:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str38, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0">
<![CDATA[
L2_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln3363"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i166.i.0.0:1  %zext_ln32_6 = zext i59 %add_ln32_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_6"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i166.i.0.0:2  %gmem_addr_6 = getelementptr i512* %gmem, i64 %zext_ln32_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:3  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i166.i.15.0:0  %add_ln32_24 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_24"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i148.i.0.0:1  %zext_ln32_5 = zext i59 %add_ln32_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_5"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i148.i.0.0:2  %gmem_addr_5 = getelementptr i512* %gmem, i64 %zext_ln32_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:3  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i148.i.12.0:0  %add_ln32_17 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_17"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.0.0:1  %zext_ln32_3 = zext i59 %add_ln32_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.0.0:2  %gmem_addr_3 = getelementptr i512* %gmem, i64 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:3  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.8.0:0  %add_ln32_11 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_11"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i100.i.0.0:1  %zext_ln32_2 = zext i59 %add_ln32_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i100.i.0.0:2  %gmem_addr_2 = getelementptr i512* %gmem, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i100.i.0.0:3  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i100.i.4.0:0  %add_ln32_3 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="59">
<![CDATA[
.preheader61.preheader.i:4  %zext_ln32_1 = zext i59 %add_ln32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader61.preheader.i:5  %gmem_addr_1 = getelementptr i512* %gmem, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader61.preheader.i:6  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="474" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:3  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i166.i.15.0:1  %zext_ln32_26 = zext i59 %add_ln32_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_26"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i166.i.15.0:2  %gmem_addr_25 = getelementptr i512* %gmem, i64 %zext_ln32_26

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i166.i.15.0:3  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:3  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i148.i.12.0:1  %zext_ln32_19 = zext i59 %add_ln32_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_19"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i148.i.12.0:2  %gmem_addr_18 = getelementptr i512* %gmem, i64 %zext_ln32_19

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i148.i.12.0:3  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i148.i.13.0:0  %add_ln32_19 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_19"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:3  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.8.0:1  %zext_ln32_13 = zext i59 %add_ln32_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_13"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.8.0:2  %gmem_addr_12 = getelementptr i512* %gmem, i64 %zext_ln32_13

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i124.i.8.0:3  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.9.0:0  %add_ln32_13 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_13"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i100.i.0.0:3  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i100.i.4.0:1  %zext_ln32_4 = zext i59 %add_ln32_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i100.i.4.0:2  %gmem_addr_4 = getelementptr i512* %gmem, i64 %zext_ln32_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i100.i.4.0:3  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i100.i.5.0:0  %add_ln32_6 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader61.preheader.i:6  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="494" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:3  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i166.i.15.0:3  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:3  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i148.i.12.0:3  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i148.i.13.0:1  %zext_ln32_21 = zext i59 %add_ln32_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_21"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i148.i.13.0:2  %gmem_addr_20 = getelementptr i512* %gmem, i64 %zext_ln32_21

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i148.i.13.0:3  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i148.i.14.0:0  %add_ln32_21 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_21"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:3  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i124.i.8.0:3  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.9.0:1  %zext_ln32_15 = zext i59 %add_ln32_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_15"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.9.0:2  %gmem_addr_14 = getelementptr i512* %gmem, i64 %zext_ln32_15

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i124.i.9.0:3  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.10.0:0  %add_ln32_14 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_14"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i100.i.0.0:3  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i100.i.4.0:3  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i100.i.5.0:1  %zext_ln32_7 = zext i59 %add_ln32_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_7"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i100.i.5.0:2  %gmem_addr_7 = getelementptr i512* %gmem, i64 %zext_ln32_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i100.i.5.0:3  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i100.i.6.0:0  %add_ln32_7 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader61.preheader.i:6  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="515" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:3  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i166.i.15.0:3  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:3  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i148.i.12.0:3  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i148.i.13.0:3  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i148.i.14.0:1  %zext_ln32_23 = zext i59 %add_ln32_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_23"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i148.i.14.0:2  %gmem_addr_22 = getelementptr i512* %gmem, i64 %zext_ln32_23

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i148.i.14.0:3  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i148.i.15.0:0  %add_ln32_23 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_23"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:3  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i124.i.8.0:3  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i124.i.9.0:3  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.10.0:1  %zext_ln32_16 = zext i59 %add_ln32_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_16"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.10.0:2  %gmem_addr_15 = getelementptr i512* %gmem, i64 %zext_ln32_16

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i124.i.10.0:3  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.11.0:0  %add_ln32_15 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_15"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i100.i.0.0:3  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i100.i.4.0:3  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i100.i.5.0:3  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i100.i.6.0:1  %zext_ln32_8 = zext i59 %add_ln32_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_8"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i100.i.6.0:2  %gmem_addr_8 = getelementptr i512* %gmem, i64 %zext_ln32_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i100.i.6.0:3  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i100.i.7.0:0  %add_ln32_9 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_9"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader61.preheader.i:6  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="539" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:3  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="540" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i166.i.15.0:3  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:3  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i148.i.12.0:3  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i148.i.13.0:3  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i148.i.14.0:3  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i148.i.15.0:1  %zext_ln32_25 = zext i59 %add_ln32_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_25"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i148.i.15.0:2  %gmem_addr_24 = getelementptr i512* %gmem, i64 %zext_ln32_25

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i148.i.15.0:3  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:3  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="549" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i124.i.8.0:3  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i124.i.9.0:3  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i124.i.10.0:3  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.11.0:1  %zext_ln32_17 = zext i59 %add_ln32_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_17"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.11.0:2  %gmem_addr_16 = getelementptr i512* %gmem, i64 %zext_ln32_17

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i124.i.11.0:3  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.12.0:0  %add_ln32_16 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_16"/></StgValue>
</operation>

<operation id="556" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i100.i.0.0:3  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i100.i.4.0:3  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="558" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i100.i.5.0:3  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i100.i.6.0:3  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i100.i.7.0:1  %zext_ln32_11 = zext i59 %add_ln32_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_11"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i100.i.7.0:2  %gmem_addr_10 = getelementptr i512* %gmem, i64 %zext_ln32_11

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i100.i.7.0:3  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i100.i.8.0:0  %add_ln32_10 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_10"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader61.preheader.i:6  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="565" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:3  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i166.i.15.0:3  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:3  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i148.i.12.0:3  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i148.i.13.0:3  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i148.i.14.0:3  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i148.i.15.0:3  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:3  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i124.i.8.0:3  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i124.i.9.0:3  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i124.i.10.0:3  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i124.i.11.0:3  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.12.0:1  %zext_ln32_18 = zext i59 %add_ln32_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_18"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.12.0:2  %gmem_addr_17 = getelementptr i512* %gmem, i64 %zext_ln32_18

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i124.i.12.0:3  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.13.0:0  %add_ln32_18 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_18"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i100.i.0.0:3  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i100.i.4.0:3  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i100.i.5.0:3  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i100.i.6.0:3  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i100.i.7.0:3  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i100.i.8.0:1  %zext_ln32_12 = zext i59 %add_ln32_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_12"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i100.i.8.0:2  %gmem_addr_11 = getelementptr i512* %gmem, i64 %zext_ln32_12

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i100.i.8.0:3  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i100.i.15.0:0  %add_ln32_12 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_12"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader61.preheader.i:6  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="591" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:3  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i166.i.15.0:3  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:3  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i148.i.12.0:3  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i148.i.13.0:3  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i148.i.14.0:3  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i148.i.15.0:3  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:3  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i124.i.8.0:3  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i124.i.9.0:3  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="601" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i124.i.10.0:3  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="602" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i124.i.11.0:3  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="603" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i124.i.12.0:3  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="604" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.13.0:1  %zext_ln32_20 = zext i59 %add_ln32_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_20"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.13.0:2  %gmem_addr_19 = getelementptr i512* %gmem, i64 %zext_ln32_20

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="606" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i124.i.13.0:3  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.14.0:0  %add_ln32_20 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_20"/></StgValue>
</operation>

<operation id="608" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader1.i124.i.15.0:0  %add_ln32_22 = add i59 %p_cast, %zext_ln3424_11

]]></Node>
<StgValue><ssdm name="add_ln32_22"/></StgValue>
</operation>

<operation id="609" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1.i100.i.0.0:3  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="610" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i100.i.4.0:3  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="611" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i100.i.5.0:3  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="612" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i100.i.6.0:3  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="613" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i100.i.7.0:3  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="614" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i100.i.8.0:3  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="615" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i100.i.15.0:1  %zext_ln32_14 = zext i59 %add_ln32_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_14"/></StgValue>
</operation>

<operation id="616" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i100.i.15.0:2  %gmem_addr_13 = getelementptr i512* %gmem, i64 %zext_ln32_14

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="617" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i100.i.15.0:3  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="618" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader61.preheader.i:6  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="619" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader1.i166.i.0.0:4  %gmem_addr_6_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_6)

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="512">
<![CDATA[
.preheader1.i166.i.0.0:5  %trunc_ln3555 = trunc i512 %gmem_addr_6_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln3555"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:12  %raw_bits_6_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="raw_bits_6_1"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:19  %raw_bits_6_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="raw_bits_6_2"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:26  %raw_bits_6_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="raw_bits_6_3"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.4.0:0  %raw_bits_6_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="raw_bits_6_4"/></StgValue>
</operation>

<operation id="625" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.5.0:0  %raw_bits_6_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="raw_bits_6_5"/></StgValue>
</operation>

<operation id="626" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.6.0:0  %raw_bits_6_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="raw_bits_6_6"/></StgValue>
</operation>

<operation id="627" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.7.0:0  %raw_bits_6_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="raw_bits_6_7"/></StgValue>
</operation>

<operation id="628" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.8.0:0  %raw_bits_6_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="raw_bits_6_8"/></StgValue>
</operation>

<operation id="629" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.9.0:0  %raw_bits_6_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="raw_bits_6_9"/></StgValue>
</operation>

<operation id="630" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.10.0:0  %raw_bits_6_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="raw_bits_6_s"/></StgValue>
</operation>

<operation id="631" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.11.0:0  %raw_bits_6_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="raw_bits_6_10"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.12.0:0  %raw_bits_6_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="raw_bits_6_11"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.13.0:0  %raw_bits_6_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="raw_bits_6_12"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.14.0:0  %raw_bits_6_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_6_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="raw_bits_6_13"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i166.i.15.0:3  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader1.i148.i.0.0:4  %gmem_addr_5_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="637" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="512">
<![CDATA[
.preheader1.i148.i.0.0:5  %trunc_ln3519 = trunc i512 %gmem_addr_5_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln3519"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:12  %raw_bits_5_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="raw_bits_5_1"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:19  %raw_bits_5_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="raw_bits_5_2"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:26  %raw_bits_5_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="raw_bits_5_3"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.4.0:0  %raw_bits_5_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="raw_bits_5_4"/></StgValue>
</operation>

<operation id="642" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.5.0:0  %raw_bits_5_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="raw_bits_5_5"/></StgValue>
</operation>

<operation id="643" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.6.0:0  %raw_bits_5_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="raw_bits_5_6"/></StgValue>
</operation>

<operation id="644" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.7.0:0  %raw_bits_5_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="raw_bits_5_7"/></StgValue>
</operation>

<operation id="645" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.8.0:0  %raw_bits_5_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="raw_bits_5_8"/></StgValue>
</operation>

<operation id="646" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.9.0:0  %raw_bits_5_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="raw_bits_5_9"/></StgValue>
</operation>

<operation id="647" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.10.0:0  %raw_bits_5_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="raw_bits_5_s"/></StgValue>
</operation>

<operation id="648" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.11.0:0  %raw_bits_5_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_5_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="raw_bits_5_10"/></StgValue>
</operation>

<operation id="649" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i148.i.12.0:3  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="650" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i148.i.13.0:3  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="651" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i148.i.14.0:3  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i148.i.15.0:3  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader1.i124.i.0.0:4  %gmem_addr_3_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_3)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="512">
<![CDATA[
.preheader1.i124.i.0.0:5  %trunc_ln3471 = trunc i512 %gmem_addr_3_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln3471"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:12  %raw_bits_4_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_3_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="raw_bits_4_1"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:19  %raw_bits_4_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_3_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="raw_bits_4_2"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:26  %raw_bits_4_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_3_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="raw_bits_4_3"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.4.0:0  %raw_bits_4_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_3_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="raw_bits_4_4"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.5.0:0  %raw_bits_4_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_3_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="raw_bits_4_5"/></StgValue>
</operation>

<operation id="660" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.6.0:0  %raw_bits_4_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_3_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="raw_bits_4_6"/></StgValue>
</operation>

<operation id="661" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.7.0:0  %raw_bits_4_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_3_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="raw_bits_4_7"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i124.i.8.0:3  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i124.i.9.0:3  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="664" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i124.i.10.0:3  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i124.i.11.0:3  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i124.i.12.0:3  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i124.i.13.0:3  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="668" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.14.0:1  %zext_ln32_22 = zext i59 %add_ln32_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_22"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.14.0:2  %gmem_addr_21 = getelementptr i512* %gmem, i64 %zext_ln32_22

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>

<operation id="670" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
.preheader1.i124.i.14.0:3  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader1.i100.i.0.0:4  %gmem_addr_2_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="512">
<![CDATA[
.preheader1.i100.i.0.0:5  %trunc_ln3423 = trunc i512 %gmem_addr_2_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln3423"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:12  %raw_bits_3_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_2_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="raw_bits_3_1"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:19  %raw_bits_3_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_2_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="raw_bits_3_2"/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:26  %raw_bits_3_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_2_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="raw_bits_3_3"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader1.i100.i.4.0:3  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="677" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i100.i.5.0:3  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="678" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i100.i.6.0:3  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="679" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i100.i.7.0:3  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i100.i.8.0:3  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i100.i.15.0:3  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1">
<![CDATA[
.preheader61.preheader.i:7  %gmem_addr_1_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="512">
<![CDATA[
.preheader61.preheader.i:8  %trunc_ln3375 = trunc i512 %gmem_addr_1_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln3375"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader61.preheader.i:15  %raw_bits_2_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="raw_bits_2_1"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader61.preheader.i:19  %raw_bits_2_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="raw_bits_2_2"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader61.preheader.i:23  %raw_bits_2_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="raw_bits_2_3"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.4.0:0  %raw_bits_2_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="raw_bits_2_4"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:0  %raw_bits_2_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="raw_bits_2_5"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:4  %raw_bits_2_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="raw_bits_2_6"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:8  %raw_bits_2_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="raw_bits_2_7"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:12  %raw_bits_2_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="raw_bits_2_8"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:18  %raw_bits_2_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="raw_bits_2_9"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:22  %raw_bits_2_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="raw_bits_2_s"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:26  %raw_bits_2_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="raw_bits_2_10"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:30  %raw_bits_2_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="raw_bits_2_11"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:34  %raw_bits_2_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="raw_bits_2_12"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:38  %raw_bits_2_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="raw_bits_2_13"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3363" val="0"/>
<literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i76.i.15.0:0  %raw_bits_2_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_1_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="raw_bits_2_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="699" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:4  %shl_ln2 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_0_i28, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="700" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:6  %bitcast_ln3556 = bitcast i32 %trunc_ln3555 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556"/></StgValue>
</operation>

<operation id="701" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.0.0:7  %add_ln3556 = add i10 -15, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3556"/></StgValue>
</operation>

<operation id="702" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:8  %lshr_ln5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.0.0:9  %zext_ln3556 = zext i7 %lshr_ln5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.0.0:10  %x_buf_0_1_addr_4 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3556

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_4"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.0.0:11  store float %bitcast_ln3556, float* %x_buf_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:13  %bitcast_ln3556_1 = bitcast i32 %raw_bits_6_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_1"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.0.0:14  %add_ln3556_1 = add i10 -14, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3556_1"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:15  %lshr_ln3556_1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_1, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_1"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.0.0:16  %zext_ln3556_1 = zext i7 %lshr_ln3556_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_1"/></StgValue>
</operation>

<operation id="710" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.0.0:17  %x_buf_0_2_addr_4 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3556_1

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_4"/></StgValue>
</operation>

<operation id="711" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.0.0:18  store float %bitcast_ln3556_1, float* %x_buf_0_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:20  %bitcast_ln3556_2 = bitcast i32 %raw_bits_6_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_2"/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.0.0:21  %add_ln3556_2 = add i10 -13, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3556_2"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:22  %lshr_ln3556_2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_2"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.0.0:23  %zext_ln3556_2 = zext i7 %lshr_ln3556_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_2"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.0.0:24  %x_buf_0_3_addr_4 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3556_2

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_4"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.0.0:25  store float %bitcast_ln3556_2, float* %x_buf_0_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:27  %bitcast_ln3556_3 = bitcast i32 %raw_bits_6_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_3"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.0.0:28  %add_ln3556_3 = add i10 -12, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3556_3"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.0.0:29  %lshr_ln3556_3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_3"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.0.0:30  %zext_ln3556_3 = zext i7 %lshr_ln3556_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_3"/></StgValue>
</operation>

<operation id="722" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.0.0:31  %x_buf_0_4_addr_6 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3556_3

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_6"/></StgValue>
</operation>

<operation id="723" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.0.0:32  store float %bitcast_ln3556_3, float* %x_buf_0_4_addr_6, align 16

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="724" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.4.0:1  %bitcast_ln3556_4 = bitcast i32 %raw_bits_6_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_4"/></StgValue>
</operation>

<operation id="725" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.4.0:2  %add_ln3556_4 = add i10 %shl_ln2, -11

]]></Node>
<StgValue><ssdm name="add_ln3556_4"/></StgValue>
</operation>

<operation id="726" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.4.0:3  %lshr_ln3556_4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_4, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_4"/></StgValue>
</operation>

<operation id="727" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.4.0:4  %zext_ln3556_4 = zext i7 %lshr_ln3556_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_4"/></StgValue>
</operation>

<operation id="728" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.4.0:5  %x_buf_0_5_addr_5 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3556_4

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_5"/></StgValue>
</operation>

<operation id="729" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.4.0:6  store float %bitcast_ln3556_4, float* %x_buf_0_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="730" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.4.0:7  br label %.preheader.i.5

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="731" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.5.0:1  %bitcast_ln3556_5 = bitcast i32 %raw_bits_6_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_5"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.5.0:2  %add_ln3556_5 = add i10 %shl_ln2, -10

]]></Node>
<StgValue><ssdm name="add_ln3556_5"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.5.0:3  %lshr_ln3556_5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_5, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_5"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.5.0:4  %zext_ln3556_5 = zext i7 %lshr_ln3556_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_5"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.5.0:5  %x_buf_0_6_addr_5 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3556_5

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_5"/></StgValue>
</operation>

<operation id="736" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.5.0:6  store float %bitcast_ln3556_5, float* %x_buf_0_6_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="737" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.5.0:7  br label %.preheader.i.6

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="738" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.6.0:1  %bitcast_ln3556_6 = bitcast i32 %raw_bits_6_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_6"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.6.0:2  %add_ln3556_6 = add i10 %shl_ln2, -9

]]></Node>
<StgValue><ssdm name="add_ln3556_6"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.6.0:3  %lshr_ln3556_6 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_6, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_6"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.6.0:4  %zext_ln3556_6 = zext i7 %lshr_ln3556_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_6"/></StgValue>
</operation>

<operation id="742" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.6.0:5  %x_buf_0_7_addr_5 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3556_6

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_5"/></StgValue>
</operation>

<operation id="743" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.6.0:6  store float %bitcast_ln3556_6, float* %x_buf_0_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="744" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.6.0:7  br label %.preheader.i.7

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="745" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.7.0:1  %bitcast_ln3556_7 = bitcast i32 %raw_bits_6_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_7"/></StgValue>
</operation>

<operation id="746" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.7.0:2  %add_ln3556_7 = add i10 %shl_ln2, -8

]]></Node>
<StgValue><ssdm name="add_ln3556_7"/></StgValue>
</operation>

<operation id="747" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.7.0:3  %lshr_ln3556_7 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_7, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_7"/></StgValue>
</operation>

<operation id="748" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.7.0:4  %zext_ln3556_7 = zext i7 %lshr_ln3556_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_7"/></StgValue>
</operation>

<operation id="749" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.7.0:5  %x_buf_0_0_addr_7 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3556_7

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_7"/></StgValue>
</operation>

<operation id="750" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.7.0:6  store float %bitcast_ln3556_7, float* %x_buf_0_0_addr_7, align 16

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="751" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.7.0:7  br label %.preheader.i.8

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="752" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512">
<![CDATA[
.preheader1.i166.i.15.0:4  %gmem_addr_25_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>

<operation id="753" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.15.0:5  %raw_bits_6_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_25_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="raw_bits_6_14"/></StgValue>
</operation>

<operation id="754" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:6  %bitcast_ln3520 = bitcast i32 %trunc_ln3519 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520"/></StgValue>
</operation>

<operation id="755" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.0.0:7  %add_ln3520 = add i10 -12, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3520"/></StgValue>
</operation>

<operation id="756" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:8  %lshr_ln4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="757" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.0.0:9  %zext_ln3520 = zext i7 %lshr_ln4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520"/></StgValue>
</operation>

<operation id="758" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.0.0:10  %x_buf_0_4_addr_5 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3520

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_5"/></StgValue>
</operation>

<operation id="759" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.0.0:11  store float %bitcast_ln3520, float* %x_buf_0_4_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="760" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:13  %bitcast_ln3520_1 = bitcast i32 %raw_bits_5_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_1"/></StgValue>
</operation>

<operation id="761" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.0.0:14  %add_ln3520_1 = add i10 -11, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3520_1"/></StgValue>
</operation>

<operation id="762" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:15  %lshr_ln3520_1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_1, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_1"/></StgValue>
</operation>

<operation id="763" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.0.0:16  %zext_ln3520_1 = zext i7 %lshr_ln3520_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_1"/></StgValue>
</operation>

<operation id="764" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.0.0:17  %x_buf_0_5_addr_4 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3520_1

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_4"/></StgValue>
</operation>

<operation id="765" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.0.0:18  store float %bitcast_ln3520_1, float* %x_buf_0_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="766" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:20  %bitcast_ln3520_2 = bitcast i32 %raw_bits_5_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_2"/></StgValue>
</operation>

<operation id="767" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.0.0:21  %add_ln3520_2 = add i10 -10, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3520_2"/></StgValue>
</operation>

<operation id="768" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:22  %lshr_ln3520_2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_2"/></StgValue>
</operation>

<operation id="769" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.0.0:23  %zext_ln3520_2 = zext i7 %lshr_ln3520_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_2"/></StgValue>
</operation>

<operation id="770" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.0.0:24  %x_buf_0_6_addr_4 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3520_2

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_4"/></StgValue>
</operation>

<operation id="771" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.0.0:25  store float %bitcast_ln3520_2, float* %x_buf_0_6_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="772" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:27  %bitcast_ln3520_3 = bitcast i32 %raw_bits_5_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_3"/></StgValue>
</operation>

<operation id="773" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.0.0:28  %add_ln3520_3 = add i10 -9, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3520_3"/></StgValue>
</operation>

<operation id="774" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.0.0:29  %lshr_ln3520_3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_3"/></StgValue>
</operation>

<operation id="775" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.0.0:30  %zext_ln3520_3 = zext i7 %lshr_ln3520_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_3"/></StgValue>
</operation>

<operation id="776" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.0.0:31  %x_buf_0_7_addr_3 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3520_3

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_3"/></StgValue>
</operation>

<operation id="777" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.0.0:32  store float %bitcast_ln3520_3, float* %x_buf_0_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="778" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.4.0:1  %bitcast_ln3520_4 = bitcast i32 %raw_bits_5_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_4"/></StgValue>
</operation>

<operation id="779" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.4.0:2  %add_ln3520_4 = add i10 %shl_ln2, -8

]]></Node>
<StgValue><ssdm name="add_ln3520_4"/></StgValue>
</operation>

<operation id="780" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.4.0:3  %lshr_ln3520_4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_4, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_4"/></StgValue>
</operation>

<operation id="781" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.4.0:4  %zext_ln3520_4 = zext i7 %lshr_ln3520_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_4"/></StgValue>
</operation>

<operation id="782" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.4.0:5  %x_buf_0_0_addr_5 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3520_4

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_5"/></StgValue>
</operation>

<operation id="783" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.4.0:6  store float %bitcast_ln3520_4, float* %x_buf_0_0_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="784" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.4.0:7  br label %.preheader37.i.5

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="785" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.5.0:1  %bitcast_ln3520_5 = bitcast i32 %raw_bits_5_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_5"/></StgValue>
</operation>

<operation id="786" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.5.0:2  %add_ln3520_5 = add i10 %shl_ln2, -7

]]></Node>
<StgValue><ssdm name="add_ln3520_5"/></StgValue>
</operation>

<operation id="787" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.5.0:3  %lshr_ln3520_5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_5, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_5"/></StgValue>
</operation>

<operation id="788" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.5.0:4  %zext_ln3520_5 = zext i7 %lshr_ln3520_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_5"/></StgValue>
</operation>

<operation id="789" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.5.0:5  %x_buf_0_1_addr_6 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3520_5

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_6"/></StgValue>
</operation>

<operation id="790" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.5.0:6  store float %bitcast_ln3520_5, float* %x_buf_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="791" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.5.0:7  br label %.preheader37.i.6

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="792" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.6.0:1  %bitcast_ln3520_6 = bitcast i32 %raw_bits_5_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_6"/></StgValue>
</operation>

<operation id="793" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.6.0:2  %add_ln3520_6 = add i10 %shl_ln2, -6

]]></Node>
<StgValue><ssdm name="add_ln3520_6"/></StgValue>
</operation>

<operation id="794" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.6.0:3  %lshr_ln3520_6 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_6, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_6"/></StgValue>
</operation>

<operation id="795" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.6.0:4  %zext_ln3520_6 = zext i7 %lshr_ln3520_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_6"/></StgValue>
</operation>

<operation id="796" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.6.0:5  %x_buf_0_2_addr_6 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3520_6

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_6"/></StgValue>
</operation>

<operation id="797" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.6.0:6  store float %bitcast_ln3520_6, float* %x_buf_0_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="798" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.6.0:7  br label %.preheader37.i.7

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="799" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.7.0:1  %bitcast_ln3520_7 = bitcast i32 %raw_bits_5_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_7"/></StgValue>
</operation>

<operation id="800" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.7.0:2  %add_ln3520_7 = add i10 %shl_ln2, -5

]]></Node>
<StgValue><ssdm name="add_ln3520_7"/></StgValue>
</operation>

<operation id="801" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.7.0:3  %lshr_ln3520_7 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_7, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_7"/></StgValue>
</operation>

<operation id="802" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.7.0:4  %zext_ln3520_7 = zext i7 %lshr_ln3520_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_7"/></StgValue>
</operation>

<operation id="803" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.7.0:5  %x_buf_0_3_addr_7 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3520_7

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_7"/></StgValue>
</operation>

<operation id="804" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.7.0:6  store float %bitcast_ln3520_7, float* %x_buf_0_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="805" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.7.0:7  br label %.preheader37.i.8

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="806" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512">
<![CDATA[
.preheader1.i148.i.12.0:4  %gmem_addr_18_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_18)

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="807" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.12.0:5  %raw_bits_5_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_18_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="raw_bits_5_11"/></StgValue>
</operation>

<operation id="808" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i148.i.13.0:3  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="809" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i148.i.14.0:3  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="810" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i148.i.15.0:3  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="811" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:6  %bitcast_ln3472 = bitcast i32 %trunc_ln3471 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472"/></StgValue>
</operation>

<operation id="812" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i124.i.0.0:7  %add_ln3472 = add i10 -8, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3472"/></StgValue>
</operation>

<operation id="813" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:8  %lshr_ln3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3472, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="814" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.0.0:9  %zext_ln3472 = zext i7 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472"/></StgValue>
</operation>

<operation id="815" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.0.0:10  %x_buf_0_0_addr_3 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3472

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_3"/></StgValue>
</operation>

<operation id="816" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.0.0:11  store float %bitcast_ln3472, float* %x_buf_0_0_addr_3, align 16

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="817" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:13  %bitcast_ln3472_1 = bitcast i32 %raw_bits_4_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_1"/></StgValue>
</operation>

<operation id="818" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i124.i.0.0:14  %add_ln3472_1 = add i10 -7, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3472_1"/></StgValue>
</operation>

<operation id="819" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:15  %lshr_ln3472_1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3472_1, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3472_1"/></StgValue>
</operation>

<operation id="820" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.0.0:16  %zext_ln3472_1 = zext i7 %lshr_ln3472_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_1"/></StgValue>
</operation>

<operation id="821" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.0.0:17  %x_buf_0_1_addr_3 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3472_1

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_3"/></StgValue>
</operation>

<operation id="822" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.0.0:18  store float %bitcast_ln3472_1, float* %x_buf_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="823" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:20  %bitcast_ln3472_2 = bitcast i32 %raw_bits_4_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_2"/></StgValue>
</operation>

<operation id="824" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i124.i.0.0:21  %add_ln3472_2 = add i10 -6, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3472_2"/></StgValue>
</operation>

<operation id="825" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:22  %lshr_ln3472_2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3472_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3472_2"/></StgValue>
</operation>

<operation id="826" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.0.0:23  %zext_ln3472_2 = zext i7 %lshr_ln3472_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_2"/></StgValue>
</operation>

<operation id="827" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.0.0:24  %x_buf_0_2_addr_3 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3472_2

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_3"/></StgValue>
</operation>

<operation id="828" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.0.0:25  store float %bitcast_ln3472_2, float* %x_buf_0_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="829" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:27  %bitcast_ln3472_3 = bitcast i32 %raw_bits_4_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_3"/></StgValue>
</operation>

<operation id="830" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i124.i.0.0:28  %add_ln3472_3 = add i10 -5, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3472_3"/></StgValue>
</operation>

<operation id="831" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.0.0:29  %lshr_ln3472_3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3472_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3472_3"/></StgValue>
</operation>

<operation id="832" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.0.0:30  %zext_ln3472_3 = zext i7 %lshr_ln3472_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_3"/></StgValue>
</operation>

<operation id="833" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.0.0:31  %x_buf_0_3_addr_3 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3472_3

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_3"/></StgValue>
</operation>

<operation id="834" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.0.0:32  store float %bitcast_ln3472_3, float* %x_buf_0_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="835" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.4.0:1  %bitcast_ln3472_4 = bitcast i32 %raw_bits_4_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_4"/></StgValue>
</operation>

<operation id="836" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i124.i.4.0:2  %add_ln3472_4 = add i10 %shl_ln2, -4

]]></Node>
<StgValue><ssdm name="add_ln3472_4"/></StgValue>
</operation>

<operation id="837" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.4.0:3  %lshr_ln3472_4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3472_4, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3472_4"/></StgValue>
</operation>

<operation id="838" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.4.0:4  %zext_ln3472_4 = zext i7 %lshr_ln3472_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_4"/></StgValue>
</operation>

<operation id="839" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.4.0:5  %x_buf_0_4_addr_4 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3472_4

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_4"/></StgValue>
</operation>

<operation id="840" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.4.0:6  store float %bitcast_ln3472_4, float* %x_buf_0_4_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="841" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.4.0:7  br label %.preheader45.i.5

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="842" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.5.0:1  %bitcast_ln3472_5 = bitcast i32 %raw_bits_4_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_5"/></StgValue>
</operation>

<operation id="843" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i124.i.5.0:2  %add_ln3472_5 = add i10 %shl_ln2, -3

]]></Node>
<StgValue><ssdm name="add_ln3472_5"/></StgValue>
</operation>

<operation id="844" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.5.0:3  %lshr_ln3472_5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3472_5, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3472_5"/></StgValue>
</operation>

<operation id="845" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.5.0:4  %zext_ln3472_5 = zext i7 %lshr_ln3472_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_5"/></StgValue>
</operation>

<operation id="846" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.5.0:5  %x_buf_0_5_addr_6 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3472_5

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_6"/></StgValue>
</operation>

<operation id="847" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.5.0:6  store float %bitcast_ln3472_5, float* %x_buf_0_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="848" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.5.0:7  br label %.preheader45.i.6

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="849" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.6.0:1  %bitcast_ln3472_6 = bitcast i32 %raw_bits_4_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_6"/></StgValue>
</operation>

<operation id="850" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i124.i.6.0:2  %add_ln3472_6 = add i10 %shl_ln2, -2

]]></Node>
<StgValue><ssdm name="add_ln3472_6"/></StgValue>
</operation>

<operation id="851" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.6.0:3  %lshr_ln3472_6 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3472_6, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3472_6"/></StgValue>
</operation>

<operation id="852" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.6.0:4  %zext_ln3472_6 = zext i7 %lshr_ln3472_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_6"/></StgValue>
</operation>

<operation id="853" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.6.0:5  %x_buf_0_6_addr_6 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3472_6

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_6"/></StgValue>
</operation>

<operation id="854" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.6.0:6  store float %bitcast_ln3472_6, float* %x_buf_0_6_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="855" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.6.0:7  br label %.preheader45.i.7

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="856" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.7.0:1  %bitcast_ln3472_7 = bitcast i32 %raw_bits_4_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_7"/></StgValue>
</operation>

<operation id="857" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i124.i.7.0:2  %add_ln3472_7 = add i10 %shl_ln2, -1

]]></Node>
<StgValue><ssdm name="add_ln3472_7"/></StgValue>
</operation>

<operation id="858" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.7.0:3  %lshr_ln3472_7 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3472_7, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3472_7"/></StgValue>
</operation>

<operation id="859" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.7.0:4  %zext_ln3472_7 = zext i7 %lshr_ln3472_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_7"/></StgValue>
</operation>

<operation id="860" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.7.0:5  %x_buf_0_7_addr_7 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3472_7

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_7"/></StgValue>
</operation>

<operation id="861" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.7.0:6  store float %bitcast_ln3472_7, float* %x_buf_0_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="862" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.7.0:7  br label %.preheader45.i.8

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="863" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512">
<![CDATA[
.preheader1.i124.i.8.0:4  %gmem_addr_12_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_12)

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="864" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.8.0:5  %raw_bits_4_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_12_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="raw_bits_4_8"/></StgValue>
</operation>

<operation id="865" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i124.i.9.0:3  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="866" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i124.i.10.0:3  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="867" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i124.i.11.0:3  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="868" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i124.i.12.0:3  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="869" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i124.i.13.0:3  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="870" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
.preheader1.i124.i.14.0:3  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="871" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="59">
<![CDATA[
.preheader1.i124.i.15.0:1  %zext_ln32_24 = zext i59 %add_ln32_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_24"/></StgValue>
</operation>

<operation id="872" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader1.i124.i.15.0:2  %gmem_addr_23 = getelementptr i512* %gmem, i64 %zext_ln32_24

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>

<operation id="873" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
.preheader1.i124.i.15.0:3  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="874" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:6  %bitcast_ln3424 = bitcast i32 %trunc_ln3423 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424"/></StgValue>
</operation>

<operation id="875" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i100.i.0.0:7  %add_ln3424 = add i10 -4, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3424"/></StgValue>
</operation>

<operation id="876" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:8  %lshr_ln1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3424, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="877" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.0.0:9  %zext_ln3424 = zext i7 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424"/></StgValue>
</operation>

<operation id="878" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.0.0:10  %x_buf_0_4_addr_1 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3424

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_1"/></StgValue>
</operation>

<operation id="879" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.0.0:11  store float %bitcast_ln3424, float* %x_buf_0_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="880" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:13  %bitcast_ln3424_1 = bitcast i32 %raw_bits_3_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_1"/></StgValue>
</operation>

<operation id="881" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i100.i.0.0:14  %add_ln3424_1 = add i10 -3, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3424_1"/></StgValue>
</operation>

<operation id="882" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:15  %lshr_ln3424_1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3424_1, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3424_1"/></StgValue>
</operation>

<operation id="883" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.0.0:16  %zext_ln3424_1 = zext i7 %lshr_ln3424_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_1"/></StgValue>
</operation>

<operation id="884" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.0.0:17  %x_buf_0_5_addr = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3424_1

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr"/></StgValue>
</operation>

<operation id="885" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.0.0:18  store float %bitcast_ln3424_1, float* %x_buf_0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="886" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:20  %bitcast_ln3424_2 = bitcast i32 %raw_bits_3_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_2"/></StgValue>
</operation>

<operation id="887" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i100.i.0.0:21  %add_ln3424_2 = add i10 -2, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3424_2"/></StgValue>
</operation>

<operation id="888" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:22  %lshr_ln3424_2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3424_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3424_2"/></StgValue>
</operation>

<operation id="889" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.0.0:23  %zext_ln3424_2 = zext i7 %lshr_ln3424_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_2"/></StgValue>
</operation>

<operation id="890" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.0.0:24  %x_buf_0_6_addr = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3424_2

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr"/></StgValue>
</operation>

<operation id="891" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.0.0:25  store float %bitcast_ln3424_2, float* %x_buf_0_6_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="892" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:27  %bitcast_ln3424_3 = bitcast i32 %raw_bits_3_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_3"/></StgValue>
</operation>

<operation id="893" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i100.i.0.0:28  %add_ln3424_3 = add i10 -1, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln3424_3"/></StgValue>
</operation>

<operation id="894" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.0.0:29  %lshr_ln3424_3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3424_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3424_3"/></StgValue>
</operation>

<operation id="895" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.0.0:30  %zext_ln3424_3 = zext i7 %lshr_ln3424_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_3"/></StgValue>
</operation>

<operation id="896" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.0.0:31  %x_buf_0_7_addr = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3424_3

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr"/></StgValue>
</operation>

<operation id="897" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.0.0:32  store float %bitcast_ln3424_3, float* %x_buf_0_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="898" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i100.i.0.0:33  br label %.preheader53.i.4

]]></Node>
<StgValue><ssdm name="br_ln3425"/></StgValue>
</operation>

<operation id="899" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512">
<![CDATA[
.preheader1.i100.i.4.0:4  %gmem_addr_4_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="900" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.4.0:5  %raw_bits_3_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_4_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="raw_bits_3_4"/></StgValue>
</operation>

<operation id="901" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.i100.i.5.0:3  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="902" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i100.i.6.0:3  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="903" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i100.i.7.0:3  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="904" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i100.i.8.0:3  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="905" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i100.i.15.0:3  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="906" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32">
<![CDATA[
.preheader61.preheader.i:9  %bitcast_ln3376 = bitcast i32 %trunc_ln3375 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376"/></StgValue>
</operation>

<operation id="907" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader61.preheader.i:10  %shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="908" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader61.preheader.i:11  %shl_ln3376 = shl i6 %i_0_i28, 1

]]></Node>
<StgValue><ssdm name="shl_ln3376"/></StgValue>
</operation>

<operation id="909" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="7">
<![CDATA[
.preheader61.preheader.i:12  %zext_ln3376 = zext i7 %shl_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3376"/></StgValue>
</operation>

<operation id="910" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader61.preheader.i:13  %x_buf_0_0_addr = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3376

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr"/></StgValue>
</operation>

<operation id="911" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader61.preheader.i:14  store float %bitcast_ln3376, float* %x_buf_0_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="912" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32">
<![CDATA[
.preheader61.preheader.i:16  %bitcast_ln3376_1 = bitcast i32 %raw_bits_2_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_1"/></StgValue>
</operation>

<operation id="913" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader61.preheader.i:17  %x_buf_0_1_addr = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3376

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr"/></StgValue>
</operation>

<operation id="914" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader61.preheader.i:18  store float %bitcast_ln3376_1, float* %x_buf_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="915" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32">
<![CDATA[
.preheader61.preheader.i:20  %bitcast_ln3376_2 = bitcast i32 %raw_bits_2_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_2"/></StgValue>
</operation>

<operation id="916" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader61.preheader.i:21  %x_buf_0_2_addr = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3376

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr"/></StgValue>
</operation>

<operation id="917" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader61.preheader.i:22  store float %bitcast_ln3376_2, float* %x_buf_0_2_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="918" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32">
<![CDATA[
.preheader61.preheader.i:24  %bitcast_ln3376_3 = bitcast i32 %raw_bits_2_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_3"/></StgValue>
</operation>

<operation id="919" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader61.preheader.i:25  %x_buf_0_3_addr = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3376

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr"/></StgValue>
</operation>

<operation id="920" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader61.preheader.i:26  store float %bitcast_ln3376_3, float* %x_buf_0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="921" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.4.0:1  %bitcast_ln3376_4 = bitcast i32 %raw_bits_2_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_4"/></StgValue>
</operation>

<operation id="922" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.4.0:2  %x_buf_0_4_addr = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3376

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr"/></StgValue>
</operation>

<operation id="923" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.4.0:3  store float %bitcast_ln3376_4, float* %x_buf_0_4_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="924" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i76.i.4.0:4  br label %.preheader61.i.5

]]></Node>
<StgValue><ssdm name="br_ln3377"/></StgValue>
</operation>

<operation id="925" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:1  %bitcast_ln3376_5 = bitcast i32 %raw_bits_2_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_5"/></StgValue>
</operation>

<operation id="926" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:2  %x_buf_0_5_addr_2 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3376

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_2"/></StgValue>
</operation>

<operation id="927" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:3  store float %bitcast_ln3376_5, float* %x_buf_0_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="928" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:5  %bitcast_ln3376_6 = bitcast i32 %raw_bits_2_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_6"/></StgValue>
</operation>

<operation id="929" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:6  %x_buf_0_6_addr_2 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3376

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_2"/></StgValue>
</operation>

<operation id="930" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:7  store float %bitcast_ln3376_6, float* %x_buf_0_6_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="931" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:9  %bitcast_ln3376_7 = bitcast i32 %raw_bits_2_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_7"/></StgValue>
</operation>

<operation id="932" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:10  %x_buf_0_7_addr_2 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3376

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_2"/></StgValue>
</operation>

<operation id="933" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:11  store float %bitcast_ln3376_7, float* %x_buf_0_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="934" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:13  %bitcast_ln3376_8 = bitcast i32 %raw_bits_2_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_8"/></StgValue>
</operation>

<operation id="935" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:14  %or_ln3376 = or i6 %shl_ln3376, 1

]]></Node>
<StgValue><ssdm name="or_ln3376"/></StgValue>
</operation>

<operation id="936" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:15  %zext_ln3376_1 = zext i6 %or_ln3376 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3376_1"/></StgValue>
</operation>

<operation id="937" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:16  %x_buf_0_0_addr_2 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3376_1

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_2"/></StgValue>
</operation>

<operation id="938" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:17  store float %bitcast_ln3376_8, float* %x_buf_0_0_addr_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="939" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:19  %bitcast_ln3376_9 = bitcast i32 %raw_bits_2_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_9"/></StgValue>
</operation>

<operation id="940" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:20  %x_buf_0_1_addr_2 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3376_1

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_2"/></StgValue>
</operation>

<operation id="941" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:21  store float %bitcast_ln3376_9, float* %x_buf_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="942" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:23  %bitcast_ln3376_10 = bitcast i32 %raw_bits_2_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_10"/></StgValue>
</operation>

<operation id="943" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:24  %x_buf_0_2_addr_2 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3376_1

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_2"/></StgValue>
</operation>

<operation id="944" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:25  store float %bitcast_ln3376_10, float* %x_buf_0_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="945" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:27  %bitcast_ln3376_11 = bitcast i32 %raw_bits_2_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_11"/></StgValue>
</operation>

<operation id="946" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:28  %x_buf_0_3_addr_2 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3376_1

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_2"/></StgValue>
</operation>

<operation id="947" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:29  store float %bitcast_ln3376_11, float* %x_buf_0_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="948" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:31  %bitcast_ln3376_12 = bitcast i32 %raw_bits_2_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_12"/></StgValue>
</operation>

<operation id="949" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:32  %x_buf_0_4_addr_3 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3376_1

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_3"/></StgValue>
</operation>

<operation id="950" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:33  store float %bitcast_ln3376_12, float* %x_buf_0_4_addr_3, align 16

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="951" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:35  %bitcast_ln3376_13 = bitcast i32 %raw_bits_2_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_13"/></StgValue>
</operation>

<operation id="952" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:36  %x_buf_0_5_addr_3 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3376_1

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_3"/></StgValue>
</operation>

<operation id="953" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:37  store float %bitcast_ln3376_13, float* %x_buf_0_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="954" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.5.0:39  %bitcast_ln3376_14 = bitcast i32 %raw_bits_2_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_14"/></StgValue>
</operation>

<operation id="955" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.5.0:40  %x_buf_0_6_addr_3 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3376_1

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_3"/></StgValue>
</operation>

<operation id="956" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.5.0:41  store float %bitcast_ln3376_14, float* %x_buf_0_6_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="957" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="icmp_ln3373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i76.i.5.0:42  br label %.preheader61.i.15

]]></Node>
<StgValue><ssdm name="br_ln3377"/></StgValue>
</operation>

<operation id="958" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i76.i.15.0:1  %bitcast_ln3376_15 = bitcast i32 %raw_bits_2_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3376_15"/></StgValue>
</operation>

<operation id="959" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.15.0:2  %or_ln3376_1 = or i6 %shl_ln3376, 1

]]></Node>
<StgValue><ssdm name="or_ln3376_1"/></StgValue>
</operation>

<operation id="960" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="6">
<![CDATA[
.preheader1.i76.i.15.0:3  %zext_ln3376_2 = zext i6 %or_ln3376_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3376_2"/></StgValue>
</operation>

<operation id="961" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i76.i.15.0:4  %x_buf_0_7_addr_4 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3376_2

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_4"/></StgValue>
</operation>

<operation id="962" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i76.i.15.0:5  store float %bitcast_ln3376_15, float* %x_buf_0_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln3376"/></StgValue>
</operation>

<operation id="963" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="1"/>
<literal name="and_ln3373_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i76.i.15.0:6  br label %.loopexit62.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3377"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="964" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.8.0:1  %bitcast_ln3556_8 = bitcast i32 %raw_bits_6_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_8"/></StgValue>
</operation>

<operation id="965" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.8.0:2  %add_ln3556_8 = add i10 %shl_ln2, -7

]]></Node>
<StgValue><ssdm name="add_ln3556_8"/></StgValue>
</operation>

<operation id="966" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.8.0:3  %lshr_ln3556_8 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_8, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_8"/></StgValue>
</operation>

<operation id="967" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.8.0:4  %zext_ln3556_8 = zext i7 %lshr_ln3556_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_8"/></StgValue>
</operation>

<operation id="968" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.8.0:5  %x_buf_0_1_addr_9 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3556_8

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_9"/></StgValue>
</operation>

<operation id="969" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i166.i.8.0:6  store float %bitcast_ln3556_8, float* %x_buf_0_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="970" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.8.0:7  br label %.preheader.i.9

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="971" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.9.0:1  %bitcast_ln3556_9 = bitcast i32 %raw_bits_6_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_9"/></StgValue>
</operation>

<operation id="972" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.9.0:2  %add_ln3556_9 = add i10 %shl_ln2, -6

]]></Node>
<StgValue><ssdm name="add_ln3556_9"/></StgValue>
</operation>

<operation id="973" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.9.0:3  %lshr_ln3556_9 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_9, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_9"/></StgValue>
</operation>

<operation id="974" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.9.0:4  %zext_ln3556_9 = zext i7 %lshr_ln3556_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_9"/></StgValue>
</operation>

<operation id="975" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.9.0:5  %x_buf_0_2_addr_9 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3556_9

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_9"/></StgValue>
</operation>

<operation id="976" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i166.i.9.0:6  store float %bitcast_ln3556_9, float* %x_buf_0_2_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="977" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.9.0:7  br label %.preheader.i.10

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="978" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.10.0:1  %bitcast_ln3556_10 = bitcast i32 %raw_bits_6_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_10"/></StgValue>
</operation>

<operation id="979" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.10.0:2  %add_ln3556_10 = add i10 %shl_ln2, -5

]]></Node>
<StgValue><ssdm name="add_ln3556_10"/></StgValue>
</operation>

<operation id="980" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.10.0:3  %lshr_ln3556_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_10, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_s"/></StgValue>
</operation>

<operation id="981" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.10.0:4  %zext_ln3556_10 = zext i7 %lshr_ln3556_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_10"/></StgValue>
</operation>

<operation id="982" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.10.0:5  %x_buf_0_3_addr_9 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3556_10

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_9"/></StgValue>
</operation>

<operation id="983" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i166.i.10.0:6  store float %bitcast_ln3556_10, float* %x_buf_0_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="984" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.10.0:7  br label %.preheader.i.11

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="985" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.11.0:1  %bitcast_ln3556_11 = bitcast i32 %raw_bits_6_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_11"/></StgValue>
</operation>

<operation id="986" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.11.0:2  %add_ln3556_11 = add i10 %shl_ln2, -4

]]></Node>
<StgValue><ssdm name="add_ln3556_11"/></StgValue>
</operation>

<operation id="987" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.11.0:3  %lshr_ln3556_10 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_11, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_10"/></StgValue>
</operation>

<operation id="988" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.11.0:4  %zext_ln3556_11 = zext i7 %lshr_ln3556_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_11"/></StgValue>
</operation>

<operation id="989" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.11.0:5  %x_buf_0_4_addr_10 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3556_11

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_10"/></StgValue>
</operation>

<operation id="990" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i166.i.11.0:6  store float %bitcast_ln3556_11, float* %x_buf_0_4_addr_10, align 16

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="991" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.11.0:7  br label %.preheader.i.12

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="992" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.12.0:1  %bitcast_ln3556_12 = bitcast i32 %raw_bits_6_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_12"/></StgValue>
</operation>

<operation id="993" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.12.0:2  %add_ln3556_12 = add i10 %shl_ln2, -3

]]></Node>
<StgValue><ssdm name="add_ln3556_12"/></StgValue>
</operation>

<operation id="994" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.12.0:3  %lshr_ln3556_11 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_12, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_11"/></StgValue>
</operation>

<operation id="995" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.12.0:4  %zext_ln3556_12 = zext i7 %lshr_ln3556_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_12"/></StgValue>
</operation>

<operation id="996" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.12.0:5  %x_buf_0_5_addr_10 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3556_12

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_10"/></StgValue>
</operation>

<operation id="997" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i166.i.12.0:6  store float %bitcast_ln3556_12, float* %x_buf_0_5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="998" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.12.0:7  br label %.preheader.i.13

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="999" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.13.0:1  %bitcast_ln3556_13 = bitcast i32 %raw_bits_6_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_13"/></StgValue>
</operation>

<operation id="1000" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.13.0:2  %add_ln3556_13 = add i10 %shl_ln2, -2

]]></Node>
<StgValue><ssdm name="add_ln3556_13"/></StgValue>
</operation>

<operation id="1001" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.13.0:3  %lshr_ln3556_12 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_13, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_12"/></StgValue>
</operation>

<operation id="1002" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.13.0:4  %zext_ln3556_13 = zext i7 %lshr_ln3556_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_13"/></StgValue>
</operation>

<operation id="1003" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.13.0:5  %x_buf_0_6_addr_10 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3556_13

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_10"/></StgValue>
</operation>

<operation id="1004" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i166.i.13.0:6  store float %bitcast_ln3556_13, float* %x_buf_0_6_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="1005" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.13.0:7  br label %.preheader.i.14

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="1006" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.14.0:1  %bitcast_ln3556_14 = bitcast i32 %raw_bits_6_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_14"/></StgValue>
</operation>

<operation id="1007" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i166.i.14.0:2  %add_ln3556_14 = add i10 %shl_ln2, -1

]]></Node>
<StgValue><ssdm name="add_ln3556_14"/></StgValue>
</operation>

<operation id="1008" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i166.i.14.0:3  %lshr_ln3556_13 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3556_14, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3556_13"/></StgValue>
</operation>

<operation id="1009" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.14.0:4  %zext_ln3556_14 = zext i7 %lshr_ln3556_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_14"/></StgValue>
</operation>

<operation id="1010" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.14.0:5  %x_buf_0_7_addr_10 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3556_14

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_10"/></StgValue>
</operation>

<operation id="1011" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i166.i.14.0:6  store float %bitcast_ln3556_14, float* %x_buf_0_7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="1012" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3553_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.14.0:7  br label %.preheader.i.15

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="1013" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i166.i.15.0:6  %bitcast_ln3556_15 = bitcast i32 %raw_bits_6_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3556_15"/></StgValue>
</operation>

<operation id="1014" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i166.i.15.0:7  %shl_ln5 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="1015" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i166.i.15.0:8  %zext_ln3556_15 = zext i7 %shl_ln5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3556_15"/></StgValue>
</operation>

<operation id="1016" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i166.i.15.0:9  %x_buf_0_0_addr_10 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3556_15

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_10"/></StgValue>
</operation>

<operation id="1017" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i166.i.15.0:10  store float %bitcast_ln3556_15, float* %x_buf_0_0_addr_10, align 16

]]></Node>
<StgValue><ssdm name="store_ln3556"/></StgValue>
</operation>

<operation id="1018" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="0"/>
<literal name="and_ln3553_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i166.i.15.0:11  br label %.loopexit44.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3557"/></StgValue>
</operation>

<operation id="1019" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.8.0:1  %bitcast_ln3520_8 = bitcast i32 %raw_bits_5_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_8"/></StgValue>
</operation>

<operation id="1020" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.8.0:2  %add_ln3520_8 = add i10 %shl_ln2, -4

]]></Node>
<StgValue><ssdm name="add_ln3520_8"/></StgValue>
</operation>

<operation id="1021" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.8.0:3  %lshr_ln3520_8 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_8, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_8"/></StgValue>
</operation>

<operation id="1022" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.8.0:4  %zext_ln3520_8 = zext i7 %lshr_ln3520_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_8"/></StgValue>
</operation>

<operation id="1023" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.8.0:5  %x_buf_0_4_addr_8 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3520_8

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_8"/></StgValue>
</operation>

<operation id="1024" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i148.i.8.0:6  store float %bitcast_ln3520_8, float* %x_buf_0_4_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="1025" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.8.0:7  br label %.preheader37.i.9

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="1026" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.9.0:1  %bitcast_ln3520_9 = bitcast i32 %raw_bits_5_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_9"/></StgValue>
</operation>

<operation id="1027" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.9.0:2  %add_ln3520_9 = add i10 %shl_ln2, -3

]]></Node>
<StgValue><ssdm name="add_ln3520_9"/></StgValue>
</operation>

<operation id="1028" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.9.0:3  %lshr_ln3520_9 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_9, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_9"/></StgValue>
</operation>

<operation id="1029" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.9.0:4  %zext_ln3520_9 = zext i7 %lshr_ln3520_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_9"/></StgValue>
</operation>

<operation id="1030" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.9.0:5  %x_buf_0_5_addr_8 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3520_9

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_8"/></StgValue>
</operation>

<operation id="1031" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i148.i.9.0:6  store float %bitcast_ln3520_9, float* %x_buf_0_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="1032" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.9.0:7  br label %.preheader37.i.10

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="1033" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.10.0:1  %bitcast_ln3520_10 = bitcast i32 %raw_bits_5_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_10"/></StgValue>
</operation>

<operation id="1034" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.10.0:2  %add_ln3520_10 = add i10 %shl_ln2, -2

]]></Node>
<StgValue><ssdm name="add_ln3520_10"/></StgValue>
</operation>

<operation id="1035" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.10.0:3  %lshr_ln3520_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_10, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_s"/></StgValue>
</operation>

<operation id="1036" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.10.0:4  %zext_ln3520_10 = zext i7 %lshr_ln3520_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_10"/></StgValue>
</operation>

<operation id="1037" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.10.0:5  %x_buf_0_6_addr_8 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3520_10

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_8"/></StgValue>
</operation>

<operation id="1038" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i148.i.10.0:6  store float %bitcast_ln3520_10, float* %x_buf_0_6_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="1039" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.10.0:7  br label %.preheader37.i.11

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="1040" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.11.0:1  %bitcast_ln3520_11 = bitcast i32 %raw_bits_5_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_11"/></StgValue>
</operation>

<operation id="1041" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.i148.i.11.0:2  %add_ln3520_11 = add i10 %shl_ln2, -1

]]></Node>
<StgValue><ssdm name="add_ln3520_11"/></StgValue>
</operation>

<operation id="1042" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.11.0:3  %lshr_ln3520_10 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln3520_11, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3520_10"/></StgValue>
</operation>

<operation id="1043" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.11.0:4  %zext_ln3520_11 = zext i7 %lshr_ln3520_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_11"/></StgValue>
</operation>

<operation id="1044" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.11.0:5  %x_buf_0_7_addr_8 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3520_11

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_8"/></StgValue>
</operation>

<operation id="1045" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i148.i.11.0:6  store float %bitcast_ln3520_11, float* %x_buf_0_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="1046" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="icmp_ln3419" val="0"/>
<literal name="and_ln3517_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.11.0:7  br label %.preheader37.i.12

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="1047" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.12.0:6  %bitcast_ln3520_12 = bitcast i32 %raw_bits_5_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_12"/></StgValue>
</operation>

<operation id="1048" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i148.i.12.0:7  %shl_ln4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="1049" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.12.0:8  %zext_ln3520_12 = zext i7 %shl_ln4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_12"/></StgValue>
</operation>

<operation id="1050" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.12.0:9  %x_buf_0_0_addr_9 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3520_12

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_9"/></StgValue>
</operation>

<operation id="1051" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i148.i.12.0:10  store float %bitcast_ln3520_12, float* %x_buf_0_0_addr_9, align 16

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="1052" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.12.0:11  br label %.preheader37.i.13

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="1053" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512">
<![CDATA[
.preheader1.i148.i.13.0:4  %gmem_addr_20_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="1054" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.13.0:5  %raw_bits_5_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_20_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="raw_bits_5_12"/></StgValue>
</operation>

<operation id="1055" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i148.i.14.0:3  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1056" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i148.i.15.0:3  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1057" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.8.0:6  %bitcast_ln3472_8 = bitcast i32 %raw_bits_4_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_8"/></StgValue>
</operation>

<operation id="1058" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i124.i.8.0:7  %shl_ln3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="1059" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.8.0:8  %zext_ln3472_8 = zext i7 %shl_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_8"/></StgValue>
</operation>

<operation id="1060" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.8.0:9  %x_buf_0_0_addr_8 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3472_8

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_8"/></StgValue>
</operation>

<operation id="1061" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i124.i.8.0:10  store float %bitcast_ln3472_8, float* %x_buf_0_0_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="1062" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.8.0:11  br label %.preheader45.i.9

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="1063" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512">
<![CDATA[
.preheader1.i124.i.9.0:4  %gmem_addr_14_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="1064" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.9.0:5  %raw_bits_4_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_14_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="raw_bits_4_9"/></StgValue>
</operation>

<operation id="1065" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i124.i.10.0:3  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1066" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i124.i.11.0:3  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1067" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i124.i.12.0:3  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1068" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i124.i.13.0:3  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1069" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
.preheader1.i124.i.14.0:3  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1070" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
.preheader1.i124.i.15.0:3  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1071" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.4.0:6  %bitcast_ln3424_4 = bitcast i32 %raw_bits_3_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_4"/></StgValue>
</operation>

<operation id="1072" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i100.i.4.0:7  %shl_ln3424_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3424_1"/></StgValue>
</operation>

<operation id="1073" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.4.0:8  %zext_ln3424_4 = zext i7 %shl_ln3424_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_4"/></StgValue>
</operation>

<operation id="1074" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.4.0:9  %x_buf_0_0_addr_4 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3424_4

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_4"/></StgValue>
</operation>

<operation id="1075" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.4.0:10  store float %bitcast_ln3424_4, float* %x_buf_0_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1076" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i100.i.4.0:11  br label %.preheader53.i.5

]]></Node>
<StgValue><ssdm name="br_ln3425"/></StgValue>
</operation>

<operation id="1077" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512">
<![CDATA[
.preheader1.i100.i.5.0:4  %gmem_addr_7_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="1078" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.5.0:5  %raw_bits_3_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_7_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="raw_bits_3_5"/></StgValue>
</operation>

<operation id="1079" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader1.i100.i.6.0:3  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1080" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i100.i.7.0:3  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1081" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i100.i.8.0:3  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1082" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i100.i.15.0:3  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1083" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.13.0:6  %bitcast_ln3520_13 = bitcast i32 %raw_bits_5_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_13"/></StgValue>
</operation>

<operation id="1084" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i148.i.13.0:7  %shl_ln3520_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3520_1"/></StgValue>
</operation>

<operation id="1085" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.13.0:8  %zext_ln3520_13 = zext i7 %shl_ln3520_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_13"/></StgValue>
</operation>

<operation id="1086" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.13.0:9  %x_buf_0_1_addr_10 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3520_13

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_10"/></StgValue>
</operation>

<operation id="1087" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i148.i.13.0:10  store float %bitcast_ln3520_13, float* %x_buf_0_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="1088" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.13.0:11  br label %.preheader37.i.14

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="1089" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512">
<![CDATA[
.preheader1.i148.i.14.0:4  %gmem_addr_22_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="1090" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.14.0:5  %raw_bits_5_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_22_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="raw_bits_5_13"/></StgValue>
</operation>

<operation id="1091" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i148.i.15.0:3  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1092" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.9.0:6  %bitcast_ln3472_9 = bitcast i32 %raw_bits_4_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_9"/></StgValue>
</operation>

<operation id="1093" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i124.i.9.0:7  %shl_ln3472_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3472_1"/></StgValue>
</operation>

<operation id="1094" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.9.0:8  %zext_ln3472_9 = zext i7 %shl_ln3472_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_9"/></StgValue>
</operation>

<operation id="1095" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.9.0:9  %x_buf_0_1_addr_8 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3472_9

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_8"/></StgValue>
</operation>

<operation id="1096" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i124.i.9.0:10  store float %bitcast_ln3472_9, float* %x_buf_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="1097" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.9.0:11  br label %.preheader45.i.10

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="1098" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512">
<![CDATA[
.preheader1.i124.i.10.0:4  %gmem_addr_15_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="1099" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.10.0:5  %raw_bits_4_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_15_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="raw_bits_4_s"/></StgValue>
</operation>

<operation id="1100" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i124.i.11.0:3  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1101" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i124.i.12.0:3  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1102" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i124.i.13.0:3  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1103" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
.preheader1.i124.i.14.0:3  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1104" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
.preheader1.i124.i.15.0:3  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1105" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.5.0:6  %bitcast_ln3424_5 = bitcast i32 %raw_bits_3_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_5"/></StgValue>
</operation>

<operation id="1106" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i100.i.5.0:7  %shl_ln3424_2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3424_2"/></StgValue>
</operation>

<operation id="1107" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.5.0:8  %zext_ln3424_5 = zext i7 %shl_ln3424_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_5"/></StgValue>
</operation>

<operation id="1108" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.5.0:9  %x_buf_0_1_addr_5 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3424_5

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_5"/></StgValue>
</operation>

<operation id="1109" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.5.0:10  store float %bitcast_ln3424_5, float* %x_buf_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1110" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i100.i.5.0:11  br label %.preheader53.i.6

]]></Node>
<StgValue><ssdm name="br_ln3425"/></StgValue>
</operation>

<operation id="1111" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512">
<![CDATA[
.preheader1.i100.i.6.0:4  %gmem_addr_8_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="1112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.6.0:5  %raw_bits_3_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_8_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="raw_bits_3_6"/></StgValue>
</operation>

<operation id="1113" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1.i100.i.7.0:3  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1114" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i100.i.8.0:3  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1115" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i100.i.15.0:3  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1116" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.14.0:6  %bitcast_ln3520_14 = bitcast i32 %raw_bits_5_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_14"/></StgValue>
</operation>

<operation id="1117" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i148.i.14.0:7  %shl_ln3520_2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3520_2"/></StgValue>
</operation>

<operation id="1118" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.14.0:8  %zext_ln3520_14 = zext i7 %shl_ln3520_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_14"/></StgValue>
</operation>

<operation id="1119" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.14.0:9  %x_buf_0_2_addr_10 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3520_14

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_10"/></StgValue>
</operation>

<operation id="1120" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i148.i.14.0:10  store float %bitcast_ln3520_14, float* %x_buf_0_2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="1121" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.14.0:11  br label %.preheader37.i.15

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="1122" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512">
<![CDATA[
.preheader1.i148.i.15.0:4  %gmem_addr_24_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_24)

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="1123" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i148.i.15.0:5  %raw_bits_5_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_24_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="raw_bits_5_14"/></StgValue>
</operation>

<operation id="1124" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.10.0:6  %bitcast_ln3472_10 = bitcast i32 %raw_bits_4_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_10"/></StgValue>
</operation>

<operation id="1125" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i124.i.10.0:7  %shl_ln3472_2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3472_2"/></StgValue>
</operation>

<operation id="1126" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.10.0:8  %zext_ln3472_10 = zext i7 %shl_ln3472_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_10"/></StgValue>
</operation>

<operation id="1127" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.10.0:9  %x_buf_0_2_addr_8 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3472_10

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_8"/></StgValue>
</operation>

<operation id="1128" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i124.i.10.0:10  store float %bitcast_ln3472_10, float* %x_buf_0_2_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="1129" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.10.0:11  br label %.preheader45.i.11

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="1130" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512">
<![CDATA[
.preheader1.i124.i.11.0:4  %gmem_addr_16_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="1131" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.11.0:5  %raw_bits_4_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_16_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="raw_bits_4_10"/></StgValue>
</operation>

<operation id="1132" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i124.i.12.0:3  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1133" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i124.i.13.0:3  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1134" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
.preheader1.i124.i.14.0:3  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1135" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
.preheader1.i124.i.15.0:3  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1136" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.6.0:6  %bitcast_ln3424_6 = bitcast i32 %raw_bits_3_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_6"/></StgValue>
</operation>

<operation id="1137" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i100.i.6.0:7  %shl_ln3424_3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3424_3"/></StgValue>
</operation>

<operation id="1138" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.6.0:8  %zext_ln3424_6 = zext i7 %shl_ln3424_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_6"/></StgValue>
</operation>

<operation id="1139" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.6.0:9  %x_buf_0_2_addr_5 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3424_6

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_5"/></StgValue>
</operation>

<operation id="1140" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.6.0:10  store float %bitcast_ln3424_6, float* %x_buf_0_2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1141" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i100.i.6.0:11  br label %.preheader53.i.7

]]></Node>
<StgValue><ssdm name="br_ln3425"/></StgValue>
</operation>

<operation id="1142" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512">
<![CDATA[
.preheader1.i100.i.7.0:4  %gmem_addr_10_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="1143" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.7.0:5  %raw_bits_3_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_10_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="raw_bits_3_7"/></StgValue>
</operation>

<operation id="1144" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader1.i100.i.8.0:3  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1145" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i100.i.15.0:3  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1146" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i148.i.15.0:6  %bitcast_ln3520_15 = bitcast i32 %raw_bits_5_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3520_15"/></StgValue>
</operation>

<operation id="1147" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i148.i.15.0:7  %shl_ln3520_3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3520_3"/></StgValue>
</operation>

<operation id="1148" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i148.i.15.0:8  %zext_ln3520_15 = zext i7 %shl_ln3520_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3520_15"/></StgValue>
</operation>

<operation id="1149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i148.i.15.0:9  %x_buf_0_3_addr_10 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3520_15

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_10"/></StgValue>
</operation>

<operation id="1150" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i148.i.15.0:10  store float %bitcast_ln3520_15, float* %x_buf_0_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln3520"/></StgValue>
</operation>

<operation id="1151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="0"/>
<literal name="icmp_ln3512" val="1"/>
<literal name="and_ln3517_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i148.i.15.0:11  br label %.loopexit44.i.loopexit10

]]></Node>
<StgValue><ssdm name="br_ln3521"/></StgValue>
</operation>

<operation id="1152" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.11.0:6  %bitcast_ln3472_11 = bitcast i32 %raw_bits_4_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_11"/></StgValue>
</operation>

<operation id="1153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i124.i.11.0:7  %shl_ln3472_3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3472_3"/></StgValue>
</operation>

<operation id="1154" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.11.0:8  %zext_ln3472_11 = zext i7 %shl_ln3472_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_11"/></StgValue>
</operation>

<operation id="1155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.11.0:9  %x_buf_0_3_addr_8 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3472_11

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_8"/></StgValue>
</operation>

<operation id="1156" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i124.i.11.0:10  store float %bitcast_ln3472_11, float* %x_buf_0_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="1157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.11.0:11  br label %.preheader45.i.12

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="1158" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512" op_12_bw="1" op_13_bw="512">
<![CDATA[
.preheader1.i124.i.12.0:4  %gmem_addr_17_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="1159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.12.0:5  %raw_bits_4_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_17_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="raw_bits_4_11"/></StgValue>
</operation>

<operation id="1160" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i124.i.13.0:3  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1161" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
.preheader1.i124.i.14.0:3  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1162" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
.preheader1.i124.i.15.0:3  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1163" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.7.0:6  %bitcast_ln3424_7 = bitcast i32 %raw_bits_3_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_7"/></StgValue>
</operation>

<operation id="1164" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i100.i.7.0:7  %shl_ln3424_4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3424_4"/></StgValue>
</operation>

<operation id="1165" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.7.0:8  %zext_ln3424_7 = zext i7 %shl_ln3424_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_7"/></StgValue>
</operation>

<operation id="1166" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.7.0:9  %x_buf_0_3_addr_5 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3424_7

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_5"/></StgValue>
</operation>

<operation id="1167" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.7.0:10  store float %bitcast_ln3424_7, float* %x_buf_0_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1168" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i100.i.7.0:11  br label %.preheader53.i.8

]]></Node>
<StgValue><ssdm name="br_ln3425"/></StgValue>
</operation>

<operation id="1169" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512" op_12_bw="1" op_13_bw="512">
<![CDATA[
.preheader1.i100.i.8.0:4  %gmem_addr_11_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="1170" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:5  %raw_bits_3_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_11_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="raw_bits_3_8"/></StgValue>
</operation>

<operation id="1171" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:11  %raw_bits_3_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_11_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="raw_bits_3_9"/></StgValue>
</operation>

<operation id="1172" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:15  %raw_bits_3_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_11_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="raw_bits_3_s"/></StgValue>
</operation>

<operation id="1173" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:19  %raw_bits_3_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_11_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="raw_bits_3_10"/></StgValue>
</operation>

<operation id="1174" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:23  %raw_bits_3_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_11_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="raw_bits_3_11"/></StgValue>
</operation>

<operation id="1175" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:29  %raw_bits_3_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_11_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="raw_bits_3_12"/></StgValue>
</operation>

<operation id="1176" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:33  %raw_bits_3_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_11_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="raw_bits_3_13"/></StgValue>
</operation>

<operation id="1177" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
.preheader1.i100.i.15.0:3  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.12.0:6  %bitcast_ln3472_12 = bitcast i32 %raw_bits_4_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_12"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i124.i.12.0:7  %shl_ln3472_4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3472_4"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.12.0:8  %zext_ln3472_12 = zext i7 %shl_ln3472_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_12"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.12.0:9  %x_buf_0_4_addr_9 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3472_12

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_9"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i124.i.12.0:10  store float %bitcast_ln3472_12, float* %x_buf_0_4_addr_9, align 16

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="1183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.12.0:11  br label %.preheader45.i.13

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="1184" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512" op_12_bw="1" op_13_bw="512" op_14_bw="1" op_15_bw="512">
<![CDATA[
.preheader1.i124.i.13.0:4  %gmem_addr_19_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="1185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.13.0:5  %raw_bits_4_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_19_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="raw_bits_4_12"/></StgValue>
</operation>

<operation id="1186" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
.preheader1.i124.i.14.0:3  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1187" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
.preheader1.i124.i.15.0:3  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1188" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:6  %bitcast_ln3424_8 = bitcast i32 %raw_bits_3_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_8"/></StgValue>
</operation>

<operation id="1189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i100.i.8.0:7  %shl_ln3424_5 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3424_5"/></StgValue>
</operation>

<operation id="1190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.8.0:8  %zext_ln3424_8 = zext i7 %shl_ln3424_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_8"/></StgValue>
</operation>

<operation id="1191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.8.0:9  %x_buf_0_4_addr_7 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln3424_8

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_7"/></StgValue>
</operation>

<operation id="1192" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i100.i.8.0:10  store float %bitcast_ln3424_8, float* %x_buf_0_4_addr_7, align 16

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1193" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:12  %bitcast_ln3424_9 = bitcast i32 %raw_bits_3_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_9"/></StgValue>
</operation>

<operation id="1194" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.8.0:13  %x_buf_0_5_addr_7 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3424_8

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_7"/></StgValue>
</operation>

<operation id="1195" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i100.i.8.0:14  store float %bitcast_ln3424_9, float* %x_buf_0_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:16  %bitcast_ln3424_10 = bitcast i32 %raw_bits_3_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_10"/></StgValue>
</operation>

<operation id="1197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.8.0:17  %x_buf_0_6_addr_7 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3424_8

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_7"/></StgValue>
</operation>

<operation id="1198" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i100.i.8.0:18  store float %bitcast_ln3424_10, float* %x_buf_0_6_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:20  %bitcast_ln3424_11 = bitcast i32 %raw_bits_3_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_11"/></StgValue>
</operation>

<operation id="1200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.8.0:21  %x_buf_0_7_addr_6 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3424_8

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_6"/></StgValue>
</operation>

<operation id="1201" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i100.i.8.0:22  store float %bitcast_ln3424_11, float* %x_buf_0_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:24  %bitcast_ln3424_12 = bitcast i32 %raw_bits_3_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_12"/></StgValue>
</operation>

<operation id="1203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.i100.i.8.0:25  %or_ln3424 = or i7 %shl_ln3424_5, 1

]]></Node>
<StgValue><ssdm name="or_ln3424"/></StgValue>
</operation>

<operation id="1204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.8.0:26  %zext_ln3424_9 = zext i7 %or_ln3424 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_9"/></StgValue>
</operation>

<operation id="1205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.8.0:27  %x_buf_0_0_addr_6 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln3424_9

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_6"/></StgValue>
</operation>

<operation id="1206" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.8.0:28  store float %bitcast_ln3424_12, float* %x_buf_0_0_addr_6, align 16

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:30  %bitcast_ln3424_13 = bitcast i32 %raw_bits_3_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_13"/></StgValue>
</operation>

<operation id="1208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.8.0:31  %x_buf_0_1_addr_7 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln3424_9

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_7"/></StgValue>
</operation>

<operation id="1209" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.8.0:32  store float %bitcast_ln3424_13, float* %x_buf_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1210" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.8.0:34  %bitcast_ln3424_14 = bitcast i32 %raw_bits_3_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_14"/></StgValue>
</operation>

<operation id="1211" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.8.0:35  %x_buf_0_2_addr_7 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln3424_9

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_7"/></StgValue>
</operation>

<operation id="1212" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.8.0:36  store float %bitcast_ln3424_14, float* %x_buf_0_2_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1213" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="icmp_ln3421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i100.i.8.0:37  br label %.preheader53.i.15

]]></Node>
<StgValue><ssdm name="br_ln3425"/></StgValue>
</operation>

<operation id="1214" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512" op_12_bw="1" op_13_bw="512" op_14_bw="1" op_15_bw="512">
<![CDATA[
.preheader1.i100.i.15.0:4  %gmem_addr_13_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="1215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i100.i.15.0:5  %raw_bits_3_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_13_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="raw_bits_3_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1216" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.13.0:6  %bitcast_ln3472_13 = bitcast i32 %raw_bits_4_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_13"/></StgValue>
</operation>

<operation id="1217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i124.i.13.0:7  %shl_ln3472_5 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3472_5"/></StgValue>
</operation>

<operation id="1218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.13.0:8  %zext_ln3472_13 = zext i7 %shl_ln3472_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_13"/></StgValue>
</operation>

<operation id="1219" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.13.0:9  %x_buf_0_5_addr_9 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln3472_13

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_9"/></StgValue>
</operation>

<operation id="1220" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i124.i.13.0:10  store float %bitcast_ln3472_13, float* %x_buf_0_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="1221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.13.0:11  br label %.preheader45.i.14

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="1222" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512" op_12_bw="1" op_13_bw="512" op_14_bw="1" op_15_bw="512" op_16_bw="1" op_17_bw="512">
<![CDATA[
.preheader1.i124.i.14.0:4  %gmem_addr_21_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_21)

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="1223" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.14.0:5  %raw_bits_4_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_21_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="raw_bits_4_13"/></StgValue>
</operation>

<operation id="1224" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
.preheader1.i124.i.15.0:3  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i100.i.15.0:6  %bitcast_ln3424_15 = bitcast i32 %raw_bits_3_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3424_15"/></StgValue>
</operation>

<operation id="1226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i100.i.15.0:7  %shl_ln3424_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3424_6"/></StgValue>
</operation>

<operation id="1227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.i100.i.15.0:8  %or_ln3424_1 = or i7 %shl_ln3424_6, 1

]]></Node>
<StgValue><ssdm name="or_ln3424_1"/></StgValue>
</operation>

<operation id="1228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i100.i.15.0:9  %zext_ln3424_10 = zext i7 %or_ln3424_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3424_10"/></StgValue>
</operation>

<operation id="1229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i100.i.15.0:10  %x_buf_0_3_addr_6 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln3424_10

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_6"/></StgValue>
</operation>

<operation id="1230" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader1.i100.i.15.0:11  store float %bitcast_ln3424_15, float* %x_buf_0_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln3424"/></StgValue>
</operation>

<operation id="1231" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="1"/>
<literal name="and_ln3421_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i100.i.15.0:12  br label %.loopexit60.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3425"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.14.0:6  %bitcast_ln3472_14 = bitcast i32 %raw_bits_4_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_14"/></StgValue>
</operation>

<operation id="1233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i124.i.14.0:7  %shl_ln3472_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3472_6"/></StgValue>
</operation>

<operation id="1234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.14.0:8  %zext_ln3472_14 = zext i7 %shl_ln3472_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_14"/></StgValue>
</operation>

<operation id="1235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.14.0:9  %x_buf_0_6_addr_9 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln3472_14

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_9"/></StgValue>
</operation>

<operation id="1236" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i124.i.14.0:10  store float %bitcast_ln3472_14, float* %x_buf_0_6_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="1237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.14.0:11  br label %.preheader45.i.15

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="1238" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="1" op_7_bw="512" op_8_bw="1" op_9_bw="512" op_10_bw="1" op_11_bw="512" op_12_bw="1" op_13_bw="512" op_14_bw="1" op_15_bw="512" op_16_bw="1" op_17_bw="512" op_18_bw="1" op_19_bw="512">
<![CDATA[
.preheader1.i124.i.15.0:4  %gmem_addr_23_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="1239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.i124.i.15.0:5  %raw_bits_4_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_23_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="raw_bits_4_14"/></StgValue>
</operation>

<operation id="1240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1.i124.i.15.0:7  %shl_ln3472_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3472_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.i124.i.15.0:6  %bitcast_ln3472_15 = bitcast i32 %raw_bits_4_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln3472_15"/></StgValue>
</operation>

<operation id="1242" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.i124.i.15.0:8  %zext_ln3472_15 = zext i7 %shl_ln3472_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3472_15"/></StgValue>
</operation>

<operation id="1243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.i124.i.15.0:9  %x_buf_0_7_addr_9 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln3472_15

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_9"/></StgValue>
</operation>

<operation id="1244" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1.i124.i.15.0:10  store float %bitcast_ln3472_15, float* %x_buf_0_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln3472"/></StgValue>
</operation>

<operation id="1245" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3346" val="0"/>
<literal name="icmp_ln3416" val="0"/>
<literal name="icmp_ln3464" val="1"/>
<literal name="and_ln3469_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i124.i.15.0:11  br label %.loopexit52.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1246" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="15">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:0  %zext_ln189 = zext i15 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="1247" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:1  %x_mul_0_addr = getelementptr [19717 x float]* %x_mul_0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_0_addr"/></StgValue>
</operation>

<operation id="1248" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:2  %x_mul_1_addr = getelementptr [19717 x float]* %x_mul_1, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_1_addr"/></StgValue>
</operation>

<operation id="1249" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:3  %x_mul_2_addr = getelementptr [19717 x float]* %x_mul_2, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_2_addr"/></StgValue>
</operation>

<operation id="1250" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:4  %x_mul_3_addr = getelementptr [19717 x float]* %x_mul_3, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_3_addr"/></StgValue>
</operation>

<operation id="1251" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:5  %x_mul_4_addr = getelementptr [19717 x float]* %x_mul_4, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_4_addr"/></StgValue>
</operation>

<operation id="1252" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:6  %x_mul_5_addr = getelementptr [19717 x float]* %x_mul_5, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_5_addr"/></StgValue>
</operation>

<operation id="1253" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:7  %x_mul_6_addr = getelementptr [19717 x float]* %x_mul_6, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_6_addr"/></StgValue>
</operation>

<operation id="1254" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:8  %x_mul_7_addr = getelementptr [19717 x float]* %x_mul_7, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_7_addr"/></StgValue>
</operation>

<operation id="1255" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:9  %x_mul_8_addr = getelementptr [19717 x float]* %x_mul_8, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_8_addr"/></StgValue>
</operation>

<operation id="1256" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:10  %x_mul_9_addr = getelementptr [19717 x float]* %x_mul_9, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_9_addr"/></StgValue>
</operation>

<operation id="1257" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:11  %x_mul_10_addr = getelementptr [19717 x float]* %x_mul_10, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_10_addr"/></StgValue>
</operation>

<operation id="1258" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:12  %x_mul_11_addr = getelementptr [19717 x float]* %x_mul_11, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_11_addr"/></StgValue>
</operation>

<operation id="1259" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:13  %x_mul_12_addr = getelementptr [19717 x float]* %x_mul_12, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_12_addr"/></StgValue>
</operation>

<operation id="1260" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:14  %x_mul_13_addr = getelementptr [19717 x float]* %x_mul_13, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_13_addr"/></StgValue>
</operation>

<operation id="1261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:15  %x_mul_14_addr = getelementptr [19717 x float]* %x_mul_14, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_14_addr"/></StgValue>
</operation>

<operation id="1262" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:16  %x_mul_15_addr = getelementptr [19717 x float]* %x_mul_15, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="x_mul_15_addr"/></StgValue>
</operation>

<operation id="1263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
memcpy_wide_bus_read_float_512.exit:17  br label %6

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1264" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i5 [ 0, %memcpy_wide_bus_read_float_512.exit ], [ %j, %matrixumuluj0_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="1265" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln178 = icmp eq i5 %j_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="1266" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1267" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1268" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln178, label %matrixumului0_end, label %matrixumuluj0_begin

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="1269" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrixumuluj0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln178"/></StgValue>
</operation>

<operation id="1270" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
matrixumuluj0_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1271" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="3" op_0_bw="5">
<![CDATA[
matrixumuluj0_begin:2  %trunc_ln187 = trunc i5 %j_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln187"/></StgValue>
</operation>

<operation id="1272" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="3">
<![CDATA[
matrixumuluj0_begin:3  %zext_ln187 = zext i3 %trunc_ln187 to i32

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="1273" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrixumuluj0_begin:4  %tmp_22 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %j_0, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1274" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="11" op_0_bw="2">
<![CDATA[
matrixumuluj0_begin:5  %zext_ln182 = zext i2 %tmp_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="1275" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
matrixumuluj0_begin:6  br label %7

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="1276" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
matrixumului0_end:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str8, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1277" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
matrixumului0_end:1  br label %memcpy_wide_bus_read_float_2d_16_512.exit

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i9 [ 0, %matrixumuluj0_begin ], [ %k, %matrixumuluk0_end ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="1279" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %mul_0 = phi float [ 0.000000e+00, %matrixumuluj0_begin ], [ %mul, %matrixumuluk0_end ]

]]></Node>
<StgValue><ssdm name="mul_0"/></StgValue>
</operation>

<operation id="1280" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln182 = icmp eq i9 %k_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="1281" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 500, i64 500, i64 500)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1282" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %k = add i9 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="1283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln182, label %8, label %matrixumuluk0_begin

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="1284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrixumuluk0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="1285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
matrixumuluk0_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1286" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
matrixumuluk0_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln186"/></StgValue>
</operation>

<operation id="1287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
matrixumuluk0_begin:3  %tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %k_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="11" op_0_bw="10">
<![CDATA[
matrixumuluk0_begin:4  %zext_ln187_1 = zext i10 %tmp_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln187_1"/></StgValue>
</operation>

<operation id="1289" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
matrixumuluk0_begin:5  %add_ln187 = add i11 %zext_ln187_1, %zext_ln182

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="1290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="11">
<![CDATA[
matrixumuluk0_begin:6  %zext_ln187_3 = zext i11 %add_ln187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln187_3"/></StgValue>
</operation>

<operation id="1291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:7  %weight_buf_0_0_addr_2 = getelementptr [1000 x float]* %weight_buf_0_0, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_0_addr_2"/></StgValue>
</operation>

<operation id="1292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:8  %weight_buf_0_1_addr_2 = getelementptr [1000 x float]* %weight_buf_0_1, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_1_addr_2"/></StgValue>
</operation>

<operation id="1293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:9  %weight_buf_0_2_addr_2 = getelementptr [1000 x float]* %weight_buf_0_2, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_2_addr_2"/></StgValue>
</operation>

<operation id="1294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:10  %weight_buf_0_3_addr_2 = getelementptr [1000 x float]* %weight_buf_0_3, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_3_addr_2"/></StgValue>
</operation>

<operation id="1295" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:11  %weight_buf_0_4_addr_2 = getelementptr [1000 x float]* %weight_buf_0_4, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_4_addr_2"/></StgValue>
</operation>

<operation id="1296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:12  %weight_buf_0_5_addr_2 = getelementptr [1000 x float]* %weight_buf_0_5, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_5_addr_2"/></StgValue>
</operation>

<operation id="1297" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:13  %weight_buf_0_6_addr_2 = getelementptr [1000 x float]* %weight_buf_0_6, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_6_addr_2"/></StgValue>
</operation>

<operation id="1298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:14  %weight_buf_0_7_addr_2 = getelementptr [1000 x float]* %weight_buf_0_7, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="weight_buf_0_7_addr_2"/></StgValue>
</operation>

<operation id="1299" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="3" op_0_bw="9">
<![CDATA[
matrixumuluk0_begin:15  %trunc_ln187_1 = trunc i9 %k_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln187_1"/></StgValue>
</operation>

<operation id="1300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrixumuluk0_begin:16  %lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %k_0, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="1301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="6">
<![CDATA[
matrixumuluk0_begin:17  %zext_ln187_2 = zext i6 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln187_2"/></StgValue>
</operation>

<operation id="1302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:18  %x_buf_0_0_addr_1 = getelementptr [63 x float]* %x_buf_0_0, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="x_buf_0_0_addr_1"/></StgValue>
</operation>

<operation id="1303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:19  %x_buf_0_1_addr_1 = getelementptr [63 x float]* %x_buf_0_1, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="x_buf_0_1_addr_1"/></StgValue>
</operation>

<operation id="1304" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:20  %x_buf_0_2_addr_1 = getelementptr [63 x float]* %x_buf_0_2, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="x_buf_0_2_addr_1"/></StgValue>
</operation>

<operation id="1305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:21  %x_buf_0_3_addr_1 = getelementptr [63 x float]* %x_buf_0_3, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="x_buf_0_3_addr_1"/></StgValue>
</operation>

<operation id="1306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:22  %x_buf_0_4_addr_2 = getelementptr [62 x float]* %x_buf_0_4, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="x_buf_0_4_addr_2"/></StgValue>
</operation>

<operation id="1307" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:23  %x_buf_0_5_addr_1 = getelementptr [62 x float]* %x_buf_0_5, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="x_buf_0_5_addr_1"/></StgValue>
</operation>

<operation id="1308" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:24  %x_buf_0_6_addr_1 = getelementptr [62 x float]* %x_buf_0_6, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="x_buf_0_6_addr_1"/></StgValue>
</operation>

<operation id="1309" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrixumuluk0_begin:25  %x_buf_0_7_addr_1 = getelementptr [62 x float]* %x_buf_0_7, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="x_buf_0_7_addr_1"/></StgValue>
</operation>

<operation id="1310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
matrixumuluk0_begin:26  switch i3 %trunc_ln187_1, label %branch791 [
    i3 0, label %branch784
    i3 1, label %branch785
    i3 2, label %branch786
    i3 3, label %branch787
    i3 -4, label %branch788
    i3 -3, label %branch789
    i3 -2, label %branch790
  ]

]]></Node>
<StgValue><ssdm name="switch_ln187"/></StgValue>
</operation>

<operation id="1311" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="6">
<![CDATA[
branch790:0  %x_buf_0_6_load = load float* %x_buf_0_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_6_load"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="6">
<![CDATA[
branch789:0  %x_buf_0_5_load = load float* %x_buf_0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_5_load"/></StgValue>
</operation>

<operation id="1313" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="6">
<![CDATA[
branch788:0  %x_buf_0_4_load = load float* %x_buf_0_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_4_load"/></StgValue>
</operation>

<operation id="1314" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="6">
<![CDATA[
branch787:0  %x_buf_0_3_load = load float* %x_buf_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_3_load"/></StgValue>
</operation>

<operation id="1315" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="6">
<![CDATA[
branch786:0  %x_buf_0_2_load = load float* %x_buf_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_2_load"/></StgValue>
</operation>

<operation id="1316" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="6">
<![CDATA[
branch785:0  %x_buf_0_1_load = load float* %x_buf_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_1_load"/></StgValue>
</operation>

<operation id="1317" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="6">
<![CDATA[
branch784:0  %x_buf_0_0_load = load float* %x_buf_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_0_load"/></StgValue>
</operation>

<operation id="1318" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="6">
<![CDATA[
branch791:0  %x_buf_0_7_load = load float* %x_buf_0_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_7_load"/></StgValue>
</operation>

<operation id="1319" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:1  %weight_buf_0_0_load = load float* %weight_buf_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_0_load"/></StgValue>
</operation>

<operation id="1320" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:2  %weight_buf_0_1_load = load float* %weight_buf_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_1_load"/></StgValue>
</operation>

<operation id="1321" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:3  %weight_buf_0_2_load = load float* %weight_buf_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_2_load"/></StgValue>
</operation>

<operation id="1322" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:4  %weight_buf_0_3_load = load float* %weight_buf_0_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_3_load"/></StgValue>
</operation>

<operation id="1323" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:5  %weight_buf_0_4_load = load float* %weight_buf_0_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_4_load"/></StgValue>
</operation>

<operation id="1324" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:6  %weight_buf_0_5_load = load float* %weight_buf_0_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_5_load"/></StgValue>
</operation>

<operation id="1325" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:7  %weight_buf_0_6_load = load float* %weight_buf_0_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_6_load"/></StgValue>
</operation>

<operation id="1326" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:8  %weight_buf_0_7_load = load float* %weight_buf_0_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_7_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1327" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="6">
<![CDATA[
branch790:0  %x_buf_0_6_load = load float* %x_buf_0_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_6_load"/></StgValue>
</operation>

<operation id="1328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
branch790:1  br label %matrixumuluk0_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1329" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="6">
<![CDATA[
branch789:0  %x_buf_0_5_load = load float* %x_buf_0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_5_load"/></StgValue>
</operation>

<operation id="1330" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
branch789:1  br label %matrixumuluk0_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1331" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="6">
<![CDATA[
branch788:0  %x_buf_0_4_load = load float* %x_buf_0_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_4_load"/></StgValue>
</operation>

<operation id="1332" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
branch788:1  br label %matrixumuluk0_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1333" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="6">
<![CDATA[
branch787:0  %x_buf_0_3_load = load float* %x_buf_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_3_load"/></StgValue>
</operation>

<operation id="1334" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
branch787:1  br label %matrixumuluk0_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1335" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="6">
<![CDATA[
branch786:0  %x_buf_0_2_load = load float* %x_buf_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_2_load"/></StgValue>
</operation>

<operation id="1336" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
branch786:1  br label %matrixumuluk0_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1337" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="6">
<![CDATA[
branch785:0  %x_buf_0_1_load = load float* %x_buf_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_1_load"/></StgValue>
</operation>

<operation id="1338" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0">
<![CDATA[
branch785:1  br label %matrixumuluk0_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1339" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="6">
<![CDATA[
branch784:0  %x_buf_0_0_load = load float* %x_buf_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_0_load"/></StgValue>
</operation>

<operation id="1340" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0">
<![CDATA[
branch784:1  br label %matrixumuluk0_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1341" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="6">
<![CDATA[
branch791:0  %x_buf_0_7_load = load float* %x_buf_0_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_buf_0_7_load"/></StgValue>
</operation>

<operation id="1342" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
<literal name="trunc_ln187_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
branch791:1  br label %matrixumuluk0_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1343" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:1  %weight_buf_0_0_load = load float* %weight_buf_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_0_load"/></StgValue>
</operation>

<operation id="1344" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:2  %weight_buf_0_1_load = load float* %weight_buf_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_1_load"/></StgValue>
</operation>

<operation id="1345" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:3  %weight_buf_0_2_load = load float* %weight_buf_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_2_load"/></StgValue>
</operation>

<operation id="1346" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:4  %weight_buf_0_3_load = load float* %weight_buf_0_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_3_load"/></StgValue>
</operation>

<operation id="1347" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:5  %weight_buf_0_4_load = load float* %weight_buf_0_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_4_load"/></StgValue>
</operation>

<operation id="1348" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:6  %weight_buf_0_5_load = load float* %weight_buf_0_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_5_load"/></StgValue>
</operation>

<operation id="1349" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:7  %weight_buf_0_6_load = load float* %weight_buf_0_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_6_load"/></StgValue>
</operation>

<operation id="1350" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="10">
<![CDATA[
matrixumuluk0_end:8  %weight_buf_0_7_load = load float* %weight_buf_0_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_buf_0_7_load"/></StgValue>
</operation>

<operation id="1351" st_id="35" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
matrixumuluk0_end:9  %tmp_12 = call float @_ssdm_op_Mux.ap_auto.8float.i32(float %weight_buf_0_0_load, float %weight_buf_0_1_load, float %weight_buf_0_2_load, float %weight_buf_0_3_load, float %weight_buf_0_4_load, float %weight_buf_0_5_load, float %weight_buf_0_6_load, float %weight_buf_0_7_load, i32 %zext_ln187)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1352" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
matrixumuluk0_end:0  %phi_ln187 = phi float [ %x_buf_0_0_load, %branch784 ], [ %x_buf_0_1_load, %branch785 ], [ %x_buf_0_2_load, %branch786 ], [ %x_buf_0_3_load, %branch787 ], [ %x_buf_0_4_load, %branch788 ], [ %x_buf_0_5_load, %branch789 ], [ %x_buf_0_6_load, %branch790 ], [ %x_buf_0_7_load, %branch791 ]

]]></Node>
<StgValue><ssdm name="phi_ln187"/></StgValue>
</operation>

<operation id="1353" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:10  %tmp_5 = fmul float %phi_ln187, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1354" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:10  %tmp_5 = fmul float %phi_ln187, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1355" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:10  %tmp_5 = fmul float %phi_ln187, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1356" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:10  %tmp_5 = fmul float %phi_ln187, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1357" st_id="40" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:11  %mul = fadd float %tmp_5, %mul_0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1358" st_id="41" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:11  %mul = fadd float %tmp_5, %mul_0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1359" st_id="42" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:11  %mul = fadd float %tmp_5, %mul_0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1360" st_id="43" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:11  %mul = fadd float %tmp_5, %mul_0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1361" st_id="44" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:11  %mul = fadd float %tmp_5, %mul_0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1362" st_id="45" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:11  %mul = fadd float %tmp_5, %mul_0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1363" st_id="46" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrixumuluk0_end:11  %mul = fadd float %tmp_5, %mul_0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1364" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
matrixumuluk0_end:12  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1365" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
matrixumuluk0_end:13  br label %7

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1366" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="4" op_0_bw="5">
<![CDATA[
:0  %trunc_ln189 = trunc i5 %j_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="1367" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:1  switch i4 %trunc_ln189, label %branch143 [
    i4 0, label %branch128
    i4 1, label %branch129
    i4 2, label %branch130
    i4 3, label %branch131
    i4 4, label %branch132
    i4 5, label %branch133
    i4 6, label %branch134
    i4 7, label %branch135
    i4 -8, label %branch136
    i4 -7, label %branch137
    i4 -6, label %branch138
    i4 -5, label %branch139
    i4 -4, label %branch140
    i4 -3, label %branch141
    i4 -2, label %branch142
  ]

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="1368" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch142:0  store float %mul_0, float* %x_mul_14_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1369" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1370" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch141:0  store float %mul_0, float* %x_mul_13_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1371" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1372" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch140:0  store float %mul_0, float* %x_mul_12_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1373" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1374" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch139:0  store float %mul_0, float* %x_mul_11_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1375" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1376" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch138:0  store float %mul_0, float* %x_mul_10_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1377" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1378" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch137:0  store float %mul_0, float* %x_mul_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1379" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1380" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch136:0  store float %mul_0, float* %x_mul_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1381" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1382" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch135:0  store float %mul_0, float* %x_mul_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1383" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1384" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch134:0  store float %mul_0, float* %x_mul_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1385" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1386" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch133:0  store float %mul_0, float* %x_mul_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1387" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1388" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch132:0  store float %mul_0, float* %x_mul_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1389" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1390" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch131:0  store float %mul_0, float* %x_mul_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1391" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1392" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch130:0  store float %mul_0, float* %x_mul_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1393" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1394" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch129:0  store float %mul_0, float* %x_mul_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1395" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1396" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch128:0  store float %mul_0, float* %x_mul_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1397" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1398" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch143:0  store float %mul_0, float* %x_mul_15_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="1399" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %matrixumuluj0_end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
matrixumuluj0_end:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str9, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1401" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
matrixumuluj0_end:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1402" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="1">
<![CDATA[
:0  call fastcc void @merlin_memcpy_0.0([216730 x i32]* %edge_index_buf_2, i512* %gmem, i58 %edge_index5)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1403" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1404" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i15 [ 0, %9 ], [ %i_1, %assignuindexui0 ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="1405" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %icmp_ln195 = icmp eq i15 %i1_0, -13051

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="1406" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19717, i64 19717, i64 19717)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1407" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %i_1 = add i15 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1408" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln195, label %11, label %assignuindexui0

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="1409" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="15">
<![CDATA[
assignuindexui0:0  %zext_ln195 = zext i15 %i1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="1410" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
assignuindexui0:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="1411" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
assignuindexui0:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1412" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
assignuindexui0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln199"/></StgValue>
</operation>

<operation id="1413" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="15">
<![CDATA[
assignuindexui0:4  %zext_ln207 = zext i15 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="1414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="15">
<![CDATA[
assignuindexui0:5  %zext_ln207_1 = zext i15 %i1_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln207_1"/></StgValue>
</operation>

<operation id="1415" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignuindexui0:6  %edge_index_buf_2_addr = getelementptr [216730 x i32]* %edge_index_buf_2, i64 0, i64 %zext_ln207

]]></Node>
<StgValue><ssdm name="edge_index_buf_2_addr"/></StgValue>
</operation>

<operation id="1416" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
assignuindexui0:7  %add_ln207 = add i16 %zext_ln207_1, -22707

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="1417" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="17" op_0_bw="16">
<![CDATA[
assignuindexui0:8  %sext_ln207 = sext i16 %add_ln207 to i17

]]></Node>
<StgValue><ssdm name="sext_ln207"/></StgValue>
</operation>

<operation id="1418" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="17">
<![CDATA[
assignuindexui0:9  %zext_ln207_2 = zext i17 %sext_ln207 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_2"/></StgValue>
</operation>

<operation id="1419" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignuindexui0:10  %edge_index_buf_2_addr_1 = getelementptr [216730 x i32]* %edge_index_buf_2, i64 0, i64 %zext_ln207_2

]]></Node>
<StgValue><ssdm name="edge_index_buf_2_addr_1"/></StgValue>
</operation>

<operation id="1420" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
assignuindexui0:11  store i32 %zext_ln195, i32* %edge_index_buf_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="1421" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
assignuindexui0:12  store i32 %zext_ln195, i32* %edge_index_buf_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="1422" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
assignuindexui0:13  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1423" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
assignuindexui0:14  br label %10

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1424" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="32" op_4_bw="1" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0  call fastcc void @merlin_memcpy_1.0.0(i512* %gmem, i58 %edge_index5, [216730 x i32]* %edge_index_buf_2)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1425" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="32" op_4_bw="1" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0  call fastcc void @merlin_memcpy_1.0.0(i512* %gmem, i58 %edge_index5, [216730 x i32]* %edge_index_buf_2)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1426" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1427" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %i3_0 = phi i17 [ 0, %11 ], [ %i_2, %assignuweight0 ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="1428" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %icmp_ln213 = icmp eq i17 %i3_0, -22707

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="1429" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 108365, i64 108365, i64 108365)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1430" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %i_2 = add i17 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1431" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213, label %13, label %assignuweight0

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1432" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
assignuweight0:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln215"/></StgValue>
</operation>

<operation id="1433" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
assignuweight0:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1434" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
assignuweight0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln217"/></StgValue>
</operation>

<operation id="1435" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="17">
<![CDATA[
assignuweight0:3  %zext_ln218 = zext i17 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="1436" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignuweight0:4  %edge_weight_addr = getelementptr inbounds [108365 x float]* %edge_weight, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="edge_weight_addr"/></StgValue>
</operation>

<operation id="1437" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
assignuweight0:5  store float 1.000000e+00, float* %edge_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="1438" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
assignuweight0:6  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str13, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1439" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
assignuweight0:7  br label %12

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1440" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @merlin_memcpy_2.0([108365 x i32]* %edge_index_buf_0, i512* %gmem, i58 %edge_index5)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1441" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @merlin_memcpy_2.0([108365 x i32]* %edge_index_buf_0, i512* %gmem, i58 %edge_index5)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1442" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1443" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %i4_0 = phi i17 [ 0, %13 ], [ %i_4, %incudegree0 ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="1444" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %icmp_ln223 = icmp eq i17 %i4_0, -22707

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="1445" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 108365, i64 108365, i64 108365)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1446" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %i_4 = add i17 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1447" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln223, label %.preheader.preheader, label %incudegree0

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="1448" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="17">
<![CDATA[
incudegree0:3  %zext_ln228 = zext i17 %i4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="1449" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
incudegree0:4  %edge_weight_addr_1 = getelementptr inbounds [108365 x float]* %edge_weight, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="edge_weight_addr_1"/></StgValue>
</operation>

<operation id="1450" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="17">
<![CDATA[
incudegree0:5  %edge_weight_load = load float* %edge_weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="edge_weight_load"/></StgValue>
</operation>

<operation id="1451" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
incudegree0:6  %edge_index_buf_0_addr = getelementptr inbounds [108365 x i32]* %edge_index_buf_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="edge_index_buf_0_addr"/></StgValue>
</operation>

<operation id="1452" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="17">
<![CDATA[
incudegree0:7  %edge_index_buf_0_load = load i32* %edge_index_buf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_0_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1453" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="17">
<![CDATA[
incudegree0:5  %edge_weight_load = load float* %edge_weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="edge_weight_load"/></StgValue>
</operation>

<operation id="1454" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="17">
<![CDATA[
incudegree0:7  %edge_index_buf_0_load = load i32* %edge_index_buf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_0_load"/></StgValue>
</operation>

<operation id="1455" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="32">
<![CDATA[
incudegree0:8  %sext_ln228 = sext i32 %edge_index_buf_0_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="1456" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
incudegree0:9  %deg_addr = getelementptr inbounds [19717 x float]* %deg, i64 0, i64 %sext_ln228

]]></Node>
<StgValue><ssdm name="deg_addr"/></StgValue>
</operation>

<operation id="1457" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="15">
<![CDATA[
incudegree0:10  %deg_load = load float* %deg_addr, align 4

]]></Node>
<StgValue><ssdm name="deg_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1458" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="15">
<![CDATA[
incudegree0:10  %deg_load = load float* %deg_addr, align 4

]]></Node>
<StgValue><ssdm name="deg_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1459" st_id="59" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
incudegree0:11  %tmp = fadd float %deg_load, %edge_weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1460" st_id="60" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
incudegree0:11  %tmp = fadd float %deg_load, %edge_weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1461" st_id="61" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
incudegree0:11  %tmp = fadd float %deg_load, %edge_weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1462" st_id="62" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
incudegree0:11  %tmp = fadd float %deg_load, %edge_weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1463" st_id="63" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
incudegree0:11  %tmp = fadd float %deg_load, %edge_weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1464" st_id="64" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
incudegree0:11  %tmp = fadd float %deg_load, %edge_weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1465" st_id="65" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
incudegree0:11  %tmp = fadd float %deg_load, %edge_weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1466" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
incudegree0:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln225"/></StgValue>
</operation>

<operation id="1467" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
incudegree0:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1468" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
incudegree0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln227"/></StgValue>
</operation>

<operation id="1469" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="32">
<![CDATA[
incudegree0:12  store float %tmp, float* %deg_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="1470" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
incudegree0:13  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1471" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
incudegree0:14  br label %14

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1472" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1473" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader:0  %i5_0 = phi i15 [ %i_5, %invert ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="1474" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:1  %icmp_ln232 = icmp eq i15 %i5_0, -13051

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="1475" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19717, i64 19717, i64 19717)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1476" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:3  %i_5 = add i15 %i5_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1477" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln232, label %15, label %invert

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="1478" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="15">
<![CDATA[
invert:3  %zext_ln237 = zext i15 %i5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="1479" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
invert:4  %deg_addr_1 = getelementptr inbounds [19717 x float]* %deg, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="deg_addr_1"/></StgValue>
</operation>

<operation id="1480" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="15">
<![CDATA[
invert:5  %deg_load_1 = load float* %deg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="deg_load_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1481" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="15">
<![CDATA[
invert:5  %deg_load_1 = load float* %deg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="deg_load_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1482" st_id="70" stage="13" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1483" st_id="71" stage="12" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1484" st_id="72" stage="11" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1485" st_id="73" stage="10" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1486" st_id="74" stage="9" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1487" st_id="75" stage="8" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1488" st_id="76" stage="7" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1489" st_id="77" stage="6" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1490" st_id="78" stage="5" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1491" st_id="79" stage="4" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1492" st_id="80" stage="3" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1493" st_id="81" stage="2" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1494" st_id="82" stage="1" lat="13">
<core>FRSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
invert:6  %tmp_11 = call float @_ssdm_op_FRSqrt.f32(float %deg_load_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1495" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
invert:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln234"/></StgValue>
</operation>

<operation id="1496" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
invert:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1497" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
invert:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln236"/></StgValue>
</operation>

<operation id="1498" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
invert:7  %deg_inv_sqrt_addr = getelementptr inbounds [19717 x float]* %deg_inv_sqrt, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="deg_inv_sqrt_addr"/></StgValue>
</operation>

<operation id="1499" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
invert:8  store float %tmp_11, float* %deg_inv_sqrt_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="1500" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
invert:9  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1501" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
invert:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1502" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call fastcc void @merlin_memcpy_3.0([216730 x i32]* %edge_index_buf_1, i512* %gmem, i58 %edge_index5)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1503" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call fastcc void @merlin_memcpy_3.0([216730 x i32]* %edge_index_buf_1, i512* %gmem, i58 %edge_index5)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1504" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1505" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %i6_0 = phi i17 [ 0, %15 ], [ %i_6, %assignunorm0 ]

]]></Node>
<StgValue><ssdm name="i6_0"/></StgValue>
</operation>

<operation id="1506" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %icmp_ln242 = icmp eq i17 %i6_0, -22707

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="1507" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 108365, i64 108365, i64 108365)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1508" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %i_6 = add i17 %i6_0, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="1509" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln242, label %17, label %assignunorm0

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="1510" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="18" op_0_bw="17">
<![CDATA[
assignunorm0:0  %zext_ln242 = zext i17 %i6_0 to i18

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="1511" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
assignunorm0:12  %add_ln247 = add i18 %zext_ln242, 108365

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="1512" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="18">
<![CDATA[
assignunorm0:13  %zext_ln247_1 = zext i18 %add_ln247 to i64

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="1513" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignunorm0:14  %edge_index_buf_1_addr_1 = getelementptr inbounds [216730 x i32]* %edge_index_buf_1, i64 0, i64 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="edge_index_buf_1_addr_1"/></StgValue>
</operation>

<operation id="1514" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="18">
<![CDATA[
assignunorm0:15  %edge_index_buf_1_load_1 = load i32* %edge_index_buf_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_1_load_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1515" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="17">
<![CDATA[
assignunorm0:4  %zext_ln247 = zext i17 %i6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="1516" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignunorm0:10  %edge_weight_addr_2 = getelementptr inbounds [108365 x float]* %edge_weight, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="edge_weight_addr_2"/></StgValue>
</operation>

<operation id="1517" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="17">
<![CDATA[
assignunorm0:11  %edge_weight_load_1 = load float* %edge_weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="edge_weight_load_1"/></StgValue>
</operation>

<operation id="1518" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="18">
<![CDATA[
assignunorm0:15  %edge_index_buf_1_load_1 = load i32* %edge_index_buf_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_1_load_1"/></StgValue>
</operation>

<operation id="1519" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="32">
<![CDATA[
assignunorm0:16  %sext_ln247_1 = sext i32 %edge_index_buf_1_load_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln247_1"/></StgValue>
</operation>

<operation id="1520" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignunorm0:17  %deg_inv_sqrt_addr_2 = getelementptr inbounds [19717 x float]* %deg_inv_sqrt, i64 0, i64 %sext_ln247_1

]]></Node>
<StgValue><ssdm name="deg_inv_sqrt_addr_2"/></StgValue>
</operation>

<operation id="1521" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="15">
<![CDATA[
assignunorm0:18  %deg_inv_sqrt_load_1 = load float* %deg_inv_sqrt_addr_2, align 4

]]></Node>
<StgValue><ssdm name="deg_inv_sqrt_load_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1522" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="17">
<![CDATA[
assignunorm0:11  %edge_weight_load_1 = load float* %edge_weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="edge_weight_load_1"/></StgValue>
</operation>

<operation id="1523" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="15">
<![CDATA[
assignunorm0:18  %deg_inv_sqrt_load_1 = load float* %deg_inv_sqrt_addr_2, align 4

]]></Node>
<StgValue><ssdm name="deg_inv_sqrt_load_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1524" st_id="89" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
assignunorm0:19  %tmp1 = fmul float %edge_weight_load_1, %deg_inv_sqrt_load_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1525" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignunorm0:5  %edge_index_buf_1_addr = getelementptr inbounds [216730 x i32]* %edge_index_buf_1, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="edge_index_buf_1_addr"/></StgValue>
</operation>

<operation id="1526" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="18">
<![CDATA[
assignunorm0:6  %edge_index_buf_1_load = load i32* %edge_index_buf_1_addr, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_1_load"/></StgValue>
</operation>

<operation id="1527" st_id="90" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
assignunorm0:19  %tmp1 = fmul float %edge_weight_load_1, %deg_inv_sqrt_load_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1528" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="18">
<![CDATA[
assignunorm0:6  %edge_index_buf_1_load = load i32* %edge_index_buf_1_addr, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_1_load"/></StgValue>
</operation>

<operation id="1529" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="32">
<![CDATA[
assignunorm0:7  %sext_ln247 = sext i32 %edge_index_buf_1_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln247"/></StgValue>
</operation>

<operation id="1530" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignunorm0:8  %deg_inv_sqrt_addr_1 = getelementptr inbounds [19717 x float]* %deg_inv_sqrt, i64 0, i64 %sext_ln247

]]></Node>
<StgValue><ssdm name="deg_inv_sqrt_addr_1"/></StgValue>
</operation>

<operation id="1531" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="15">
<![CDATA[
assignunorm0:9  %deg_inv_sqrt_load = load float* %deg_inv_sqrt_addr_1, align 4

]]></Node>
<StgValue><ssdm name="deg_inv_sqrt_load"/></StgValue>
</operation>

<operation id="1532" st_id="91" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
assignunorm0:19  %tmp1 = fmul float %edge_weight_load_1, %deg_inv_sqrt_load_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1533" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="15">
<![CDATA[
assignunorm0:9  %deg_inv_sqrt_load = load float* %deg_inv_sqrt_addr_1, align 4

]]></Node>
<StgValue><ssdm name="deg_inv_sqrt_load"/></StgValue>
</operation>

<operation id="1534" st_id="92" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
assignunorm0:19  %tmp1 = fmul float %edge_weight_load_1, %deg_inv_sqrt_load_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1535" st_id="93" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
assignunorm0:20  %tmp_4 = fmul float %tmp1, %deg_inv_sqrt_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1536" st_id="94" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
assignunorm0:20  %tmp_4 = fmul float %tmp1, %deg_inv_sqrt_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1537" st_id="95" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
assignunorm0:20  %tmp_4 = fmul float %tmp1, %deg_inv_sqrt_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1538" st_id="96" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
assignunorm0:20  %tmp_4 = fmul float %tmp1, %deg_inv_sqrt_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1539" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
assignunorm0:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln244"/></StgValue>
</operation>

<operation id="1540" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
assignunorm0:2  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1541" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
assignunorm0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln246"/></StgValue>
</operation>

<operation id="1542" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
assignunorm0:21  %norm_addr = getelementptr inbounds [108365 x float]* %norm, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="norm_addr"/></StgValue>
</operation>

<operation id="1543" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
assignunorm0:22  store float %tmp_4, float* %norm_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="1544" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
assignunorm0:23  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1545" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0">
<![CDATA[
assignunorm0:24  br label %16

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1546" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0  call fastcc void @merlin_memcpy_4.0([216730 x i32]* %edge_index_buf_3, i512* %gmem, i58 %edge_index5)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1547" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0  call fastcc void @merlin_memcpy_4.0([216730 x i32]* %edge_index_buf_3, i512* %gmem, i58 %edge_index5)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1548" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1549" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %i7_0 = phi i17 [ 0, %17 ], [ %i_7, %calcuresultui0 ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="1550" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %icmp_ln252 = icmp eq i17 %i7_0, -22707

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="1551" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 108365, i64 108365, i64 108365)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1552" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %i_7 = add i17 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1553" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln252, label %19, label %calcuresultui0

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="1554" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="18" op_0_bw="17">
<![CDATA[
calcuresultui0:0  %zext_ln252 = zext i17 %i7_0 to i18

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="1555" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
calcuresultui0:4  %add_ln265 = add i18 108365, %zext_ln252

]]></Node>
<StgValue><ssdm name="add_ln265"/></StgValue>
</operation>

<operation id="1556" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="18">
<![CDATA[
calcuresultui0:5  %zext_ln265 = zext i18 %add_ln265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="1557" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:6  %edge_index_buf_3_addr = getelementptr inbounds [216730 x i32]* %edge_index_buf_3, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="edge_index_buf_3_addr"/></StgValue>
</operation>

<operation id="1558" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="17">
<![CDATA[
calcuresultui0:7  %zext_ln266 = zext i17 %i7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="1559" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:8  %norm_addr_1 = getelementptr inbounds [108365 x float]* %norm, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="norm_addr_1"/></StgValue>
</operation>

<operation id="1560" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="17">
<![CDATA[
calcuresultui0:9  %norm_load = load float* %norm_addr_1, align 4

]]></Node>
<StgValue><ssdm name="norm_load"/></StgValue>
</operation>

<operation id="1561" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:10  %edge_index_buf_3_addr_1 = getelementptr inbounds [216730 x i32]* %edge_index_buf_3, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="edge_index_buf_3_addr_1"/></StgValue>
</operation>

<operation id="1562" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="18">
<![CDATA[
calcuresultui0:11  %edge_index_buf_3_load = load i32* %edge_index_buf_3_addr, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_3_load"/></StgValue>
</operation>

<operation id="1563" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="18">
<![CDATA[
calcuresultui0:22  %edge_index_buf_3_load_1 = load i32* %edge_index_buf_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_3_load_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1564" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="17">
<![CDATA[
calcuresultui0:9  %norm_load = load float* %norm_addr_1, align 4

]]></Node>
<StgValue><ssdm name="norm_load"/></StgValue>
</operation>

<operation id="1565" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="18">
<![CDATA[
calcuresultui0:11  %edge_index_buf_3_load = load i32* %edge_index_buf_3_addr, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_3_load"/></StgValue>
</operation>

<operation id="1566" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="26" op_0_bw="32">
<![CDATA[
calcuresultui0:12  %trunc_ln160 = trunc i32 %edge_index_buf_3_load to i26

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="1567" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="58" op_0_bw="26">
<![CDATA[
calcuresultui0:13  %sext_ln160 = sext i26 %trunc_ln160 to i58

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="1568" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="59" op_0_bw="58">
<![CDATA[
calcuresultui0:14  %zext_ln32_9 = zext i58 %sext_ln160 to i59

]]></Node>
<StgValue><ssdm name="zext_ln32_9"/></StgValue>
</operation>

<operation id="1569" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
calcuresultui0:15  %add_ln32_8 = add i59 %p_cast33, %zext_ln32_9

]]></Node>
<StgValue><ssdm name="add_ln32_8"/></StgValue>
</operation>

<operation id="1570" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="18">
<![CDATA[
calcuresultui0:22  %edge_index_buf_3_load_1 = load i32* %edge_index_buf_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="edge_index_buf_3_load_1"/></StgValue>
</operation>

<operation id="1571" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="32">
<![CDATA[
calcuresultui0:23  %sext_ln266 = sext i32 %edge_index_buf_3_load_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln266"/></StgValue>
</operation>

<operation id="1572" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:24  %x_mul_0_addr_1 = getelementptr [19717 x float]* %x_mul_0, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_0_addr_1"/></StgValue>
</operation>

<operation id="1573" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:25  %x_mul_0_load = load float* %x_mul_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="x_mul_0_load"/></StgValue>
</operation>

<operation id="1574" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:31  %x_mul_1_addr_1 = getelementptr [19717 x float]* %x_mul_1, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_1_addr_1"/></StgValue>
</operation>

<operation id="1575" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:32  %x_mul_1_load = load float* %x_mul_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_1_load"/></StgValue>
</operation>

<operation id="1576" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:38  %x_mul_2_addr_1 = getelementptr [19717 x float]* %x_mul_2, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_2_addr_1"/></StgValue>
</operation>

<operation id="1577" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:39  %x_mul_2_load = load float* %x_mul_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="x_mul_2_load"/></StgValue>
</operation>

<operation id="1578" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:45  %x_mul_3_addr_1 = getelementptr [19717 x float]* %x_mul_3, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_3_addr_1"/></StgValue>
</operation>

<operation id="1579" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:46  %x_mul_3_load = load float* %x_mul_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_3_load"/></StgValue>
</operation>

<operation id="1580" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:52  %x_mul_4_addr_1 = getelementptr [19717 x float]* %x_mul_4, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_4_addr_1"/></StgValue>
</operation>

<operation id="1581" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:53  %x_mul_4_load = load float* %x_mul_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="x_mul_4_load"/></StgValue>
</operation>

<operation id="1582" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:59  %x_mul_5_addr_1 = getelementptr [19717 x float]* %x_mul_5, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_5_addr_1"/></StgValue>
</operation>

<operation id="1583" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:60  %x_mul_5_load = load float* %x_mul_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_5_load"/></StgValue>
</operation>

<operation id="1584" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:66  %x_mul_6_addr_1 = getelementptr [19717 x float]* %x_mul_6, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_6_addr_1"/></StgValue>
</operation>

<operation id="1585" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:67  %x_mul_6_load = load float* %x_mul_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="x_mul_6_load"/></StgValue>
</operation>

<operation id="1586" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:73  %x_mul_7_addr_1 = getelementptr [19717 x float]* %x_mul_7, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_7_addr_1"/></StgValue>
</operation>

<operation id="1587" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:74  %x_mul_7_load = load float* %x_mul_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_7_load"/></StgValue>
</operation>

<operation id="1588" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:80  %x_mul_8_addr_1 = getelementptr [19717 x float]* %x_mul_8, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_8_addr_1"/></StgValue>
</operation>

<operation id="1589" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:81  %x_mul_8_load = load float* %x_mul_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="x_mul_8_load"/></StgValue>
</operation>

<operation id="1590" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:87  %x_mul_9_addr_1 = getelementptr [19717 x float]* %x_mul_9, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_9_addr_1"/></StgValue>
</operation>

<operation id="1591" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:88  %x_mul_9_load = load float* %x_mul_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_9_load"/></StgValue>
</operation>

<operation id="1592" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:94  %x_mul_10_addr_1 = getelementptr [19717 x float]* %x_mul_10, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_10_addr_1"/></StgValue>
</operation>

<operation id="1593" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:95  %x_mul_10_load = load float* %x_mul_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="x_mul_10_load"/></StgValue>
</operation>

<operation id="1594" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:101  %x_mul_11_addr_1 = getelementptr [19717 x float]* %x_mul_11, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_11_addr_1"/></StgValue>
</operation>

<operation id="1595" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:102  %x_mul_11_load = load float* %x_mul_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_11_load"/></StgValue>
</operation>

<operation id="1596" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:108  %x_mul_12_addr_1 = getelementptr [19717 x float]* %x_mul_12, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_12_addr_1"/></StgValue>
</operation>

<operation id="1597" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:109  %x_mul_12_load = load float* %x_mul_12_addr_1, align 16

]]></Node>
<StgValue><ssdm name="x_mul_12_load"/></StgValue>
</operation>

<operation id="1598" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:115  %x_mul_13_addr_1 = getelementptr [19717 x float]* %x_mul_13, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_13_addr_1"/></StgValue>
</operation>

<operation id="1599" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:116  %x_mul_13_load = load float* %x_mul_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_13_load"/></StgValue>
</operation>

<operation id="1600" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:122  %x_mul_14_addr_1 = getelementptr [19717 x float]* %x_mul_14, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_14_addr_1"/></StgValue>
</operation>

<operation id="1601" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:123  %x_mul_14_load = load float* %x_mul_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="x_mul_14_load"/></StgValue>
</operation>

<operation id="1602" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calcuresultui0:129  %x_mul_15_addr_1 = getelementptr [19717 x float]* %x_mul_15, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="x_mul_15_addr_1"/></StgValue>
</operation>

<operation id="1603" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:130  %x_mul_15_load = load float* %x_mul_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_15_load"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1604" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="59">
<![CDATA[
calcuresultui0:16  %zext_ln32_10 = zext i59 %add_ln32_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_10"/></StgValue>
</operation>

<operation id="1605" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
calcuresultui0:17  %gmem_addr_9 = getelementptr i512* %gmem, i64 %zext_ln32_10

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="1606" st_id="102" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
calcuresultui0:18  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1607" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:25  %x_mul_0_load = load float* %x_mul_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="x_mul_0_load"/></StgValue>
</operation>

<operation id="1608" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:32  %x_mul_1_load = load float* %x_mul_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_1_load"/></StgValue>
</operation>

<operation id="1609" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:39  %x_mul_2_load = load float* %x_mul_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="x_mul_2_load"/></StgValue>
</operation>

<operation id="1610" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:46  %x_mul_3_load = load float* %x_mul_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_3_load"/></StgValue>
</operation>

<operation id="1611" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:53  %x_mul_4_load = load float* %x_mul_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="x_mul_4_load"/></StgValue>
</operation>

<operation id="1612" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:60  %x_mul_5_load = load float* %x_mul_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_5_load"/></StgValue>
</operation>

<operation id="1613" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:67  %x_mul_6_load = load float* %x_mul_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="x_mul_6_load"/></StgValue>
</operation>

<operation id="1614" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:74  %x_mul_7_load = load float* %x_mul_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_7_load"/></StgValue>
</operation>

<operation id="1615" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:81  %x_mul_8_load = load float* %x_mul_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="x_mul_8_load"/></StgValue>
</operation>

<operation id="1616" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:88  %x_mul_9_load = load float* %x_mul_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_9_load"/></StgValue>
</operation>

<operation id="1617" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:95  %x_mul_10_load = load float* %x_mul_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="x_mul_10_load"/></StgValue>
</operation>

<operation id="1618" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:102  %x_mul_11_load = load float* %x_mul_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_11_load"/></StgValue>
</operation>

<operation id="1619" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:109  %x_mul_12_load = load float* %x_mul_12_addr_1, align 16

]]></Node>
<StgValue><ssdm name="x_mul_12_load"/></StgValue>
</operation>

<operation id="1620" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:116  %x_mul_13_load = load float* %x_mul_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_13_load"/></StgValue>
</operation>

<operation id="1621" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:123  %x_mul_14_load = load float* %x_mul_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="x_mul_14_load"/></StgValue>
</operation>

<operation id="1622" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="15">
<![CDATA[
calcuresultui0:130  %x_mul_15_load = load float* %x_mul_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_mul_15_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1623" st_id="103" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
calcuresultui0:18  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1624" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:26  %tmp_15 = fmul float %norm_load, %x_mul_0_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1625" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:33  %tmp_7_1 = fmul float %norm_load, %x_mul_1_load

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="1626" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:40  %tmp_7_2 = fmul float %norm_load, %x_mul_2_load

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="1627" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:47  %tmp_7_3 = fmul float %norm_load, %x_mul_3_load

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1628" st_id="104" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
calcuresultui0:18  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1629" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:26  %tmp_15 = fmul float %norm_load, %x_mul_0_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1630" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:33  %tmp_7_1 = fmul float %norm_load, %x_mul_1_load

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="1631" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:40  %tmp_7_2 = fmul float %norm_load, %x_mul_2_load

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="1632" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:47  %tmp_7_3 = fmul float %norm_load, %x_mul_3_load

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="1633" st_id="104" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:54  %tmp_7_4 = fmul float %norm_load, %x_mul_4_load

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="1634" st_id="104" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:61  %tmp_7_5 = fmul float %norm_load, %x_mul_5_load

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="1635" st_id="104" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:68  %tmp_7_6 = fmul float %norm_load, %x_mul_6_load

]]></Node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="1636" st_id="104" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:75  %tmp_7_7 = fmul float %norm_load, %x_mul_7_load

]]></Node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1637" st_id="105" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
calcuresultui0:18  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1638" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:26  %tmp_15 = fmul float %norm_load, %x_mul_0_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1639" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:33  %tmp_7_1 = fmul float %norm_load, %x_mul_1_load

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="1640" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:40  %tmp_7_2 = fmul float %norm_load, %x_mul_2_load

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="1641" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:47  %tmp_7_3 = fmul float %norm_load, %x_mul_3_load

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="1642" st_id="105" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:54  %tmp_7_4 = fmul float %norm_load, %x_mul_4_load

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="1643" st_id="105" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:61  %tmp_7_5 = fmul float %norm_load, %x_mul_5_load

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="1644" st_id="105" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:68  %tmp_7_6 = fmul float %norm_load, %x_mul_6_load

]]></Node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="1645" st_id="105" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:75  %tmp_7_7 = fmul float %norm_load, %x_mul_7_load

]]></Node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="1646" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:82  %tmp_7_8 = fmul float %norm_load, %x_mul_8_load

]]></Node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="1647" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:89  %tmp_7_9 = fmul float %norm_load, %x_mul_9_load

]]></Node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="1648" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:96  %tmp_7_s = fmul float %norm_load, %x_mul_10_load

]]></Node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="1649" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:103  %tmp_7_10 = fmul float %norm_load, %x_mul_11_load

]]></Node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1650" st_id="106" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
calcuresultui0:18  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1651" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:26  %tmp_15 = fmul float %norm_load, %x_mul_0_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1652" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:33  %tmp_7_1 = fmul float %norm_load, %x_mul_1_load

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="1653" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:40  %tmp_7_2 = fmul float %norm_load, %x_mul_2_load

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="1654" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:47  %tmp_7_3 = fmul float %norm_load, %x_mul_3_load

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="1655" st_id="106" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:54  %tmp_7_4 = fmul float %norm_load, %x_mul_4_load

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="1656" st_id="106" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:61  %tmp_7_5 = fmul float %norm_load, %x_mul_5_load

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="1657" st_id="106" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:68  %tmp_7_6 = fmul float %norm_load, %x_mul_6_load

]]></Node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="1658" st_id="106" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:75  %tmp_7_7 = fmul float %norm_load, %x_mul_7_load

]]></Node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="1659" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:82  %tmp_7_8 = fmul float %norm_load, %x_mul_8_load

]]></Node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="1660" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:89  %tmp_7_9 = fmul float %norm_load, %x_mul_9_load

]]></Node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="1661" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:96  %tmp_7_s = fmul float %norm_load, %x_mul_10_load

]]></Node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="1662" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:103  %tmp_7_10 = fmul float %norm_load, %x_mul_11_load

]]></Node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="1663" st_id="106" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:110  %tmp_7_11 = fmul float %norm_load, %x_mul_12_load

]]></Node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="1664" st_id="106" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:117  %tmp_7_12 = fmul float %norm_load, %x_mul_13_load

]]></Node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="1665" st_id="106" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:124  %tmp_7_13 = fmul float %norm_load, %x_mul_14_load

]]></Node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="1666" st_id="106" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:131  %tmp_7_14 = fmul float %norm_load, %x_mul_15_load

]]></Node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1667" st_id="107" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
calcuresultui0:18  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1668" st_id="107" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:54  %tmp_7_4 = fmul float %norm_load, %x_mul_4_load

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="1669" st_id="107" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:61  %tmp_7_5 = fmul float %norm_load, %x_mul_5_load

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="1670" st_id="107" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:68  %tmp_7_6 = fmul float %norm_load, %x_mul_6_load

]]></Node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="1671" st_id="107" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:75  %tmp_7_7 = fmul float %norm_load, %x_mul_7_load

]]></Node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="1672" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:82  %tmp_7_8 = fmul float %norm_load, %x_mul_8_load

]]></Node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="1673" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:89  %tmp_7_9 = fmul float %norm_load, %x_mul_9_load

]]></Node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="1674" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:96  %tmp_7_s = fmul float %norm_load, %x_mul_10_load

]]></Node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="1675" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:103  %tmp_7_10 = fmul float %norm_load, %x_mul_11_load

]]></Node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="1676" st_id="107" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:110  %tmp_7_11 = fmul float %norm_load, %x_mul_12_load

]]></Node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="1677" st_id="107" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:117  %tmp_7_12 = fmul float %norm_load, %x_mul_13_load

]]></Node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="1678" st_id="107" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:124  %tmp_7_13 = fmul float %norm_load, %x_mul_14_load

]]></Node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="1679" st_id="107" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:131  %tmp_7_14 = fmul float %norm_load, %x_mul_15_load

]]></Node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1680" st_id="108" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
calcuresultui0:18  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1681" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:82  %tmp_7_8 = fmul float %norm_load, %x_mul_8_load

]]></Node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="1682" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:89  %tmp_7_9 = fmul float %norm_load, %x_mul_9_load

]]></Node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="1683" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:96  %tmp_7_s = fmul float %norm_load, %x_mul_10_load

]]></Node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="1684" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:103  %tmp_7_10 = fmul float %norm_load, %x_mul_11_load

]]></Node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="1685" st_id="108" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:110  %tmp_7_11 = fmul float %norm_load, %x_mul_12_load

]]></Node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="1686" st_id="108" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:117  %tmp_7_12 = fmul float %norm_load, %x_mul_13_load

]]></Node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="1687" st_id="108" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:124  %tmp_7_13 = fmul float %norm_load, %x_mul_14_load

]]></Node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="1688" st_id="108" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:131  %tmp_7_14 = fmul float %norm_load, %x_mul_15_load

]]></Node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1689" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
calcuresultui0:19  %gmem_addr_9_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="1690" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="512">
<![CDATA[
calcuresultui0:20  %trunc_ln162 = trunc i512 %gmem_addr_9_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="1691" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:29  %raw_bits_7_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="raw_bits_7_1"/></StgValue>
</operation>

<operation id="1692" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:36  %raw_bits_7_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="raw_bits_7_2"/></StgValue>
</operation>

<operation id="1693" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:43  %raw_bits_7_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="raw_bits_7_3"/></StgValue>
</operation>

<operation id="1694" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:50  %raw_bits_7_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="raw_bits_7_4"/></StgValue>
</operation>

<operation id="1695" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:57  %raw_bits_7_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="raw_bits_7_5"/></StgValue>
</operation>

<operation id="1696" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:64  %raw_bits_7_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="raw_bits_7_6"/></StgValue>
</operation>

<operation id="1697" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:71  %raw_bits_7_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="raw_bits_7_7"/></StgValue>
</operation>

<operation id="1698" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:78  %raw_bits_7_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="raw_bits_7_8"/></StgValue>
</operation>

<operation id="1699" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:85  %raw_bits_7_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="raw_bits_7_9"/></StgValue>
</operation>

<operation id="1700" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:92  %raw_bits_7_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="raw_bits_7_s"/></StgValue>
</operation>

<operation id="1701" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:99  %raw_bits_7_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="raw_bits_7_10"/></StgValue>
</operation>

<operation id="1702" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:106  %raw_bits_7_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="raw_bits_7_11"/></StgValue>
</operation>

<operation id="1703" st_id="109" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:110  %tmp_7_11 = fmul float %norm_load, %x_mul_12_load

]]></Node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="1704" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:113  %raw_bits_7_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="raw_bits_7_12"/></StgValue>
</operation>

<operation id="1705" st_id="109" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:117  %tmp_7_12 = fmul float %norm_load, %x_mul_13_load

]]></Node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="1706" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:120  %raw_bits_7_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="raw_bits_7_13"/></StgValue>
</operation>

<operation id="1707" st_id="109" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:124  %tmp_7_13 = fmul float %norm_load, %x_mul_14_load

]]></Node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="1708" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcuresultui0:127  %raw_bits_7_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem_addr_9_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="raw_bits_7_14"/></StgValue>
</operation>

<operation id="1709" st_id="109" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:131  %tmp_7_14 = fmul float %norm_load, %x_mul_15_load

]]></Node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1710" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:21  %bitcast_ln163 = bitcast i32 %trunc_ln162 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163"/></StgValue>
</operation>

<operation id="1711" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:27  %tmp_0 = fadd float %bitcast_ln163, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="1712" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:30  %bitcast_ln163_1 = bitcast i32 %raw_bits_7_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_1"/></StgValue>
</operation>

<operation id="1713" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:34  %tmp_0_1 = fadd float %bitcast_ln163_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1714" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:37  %bitcast_ln163_2 = bitcast i32 %raw_bits_7_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_2"/></StgValue>
</operation>

<operation id="1715" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:41  %tmp_0_2 = fadd float %bitcast_ln163_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1716" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:44  %bitcast_ln163_3 = bitcast i32 %raw_bits_7_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_3"/></StgValue>
</operation>

<operation id="1717" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:48  %tmp_0_3 = fadd float %bitcast_ln163_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1718" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:51  %bitcast_ln163_4 = bitcast i32 %raw_bits_7_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_4"/></StgValue>
</operation>

<operation id="1719" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:55  %tmp_0_4 = fadd float %bitcast_ln163_4, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="1720" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:58  %bitcast_ln163_5 = bitcast i32 %raw_bits_7_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_5"/></StgValue>
</operation>

<operation id="1721" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:62  %tmp_0_5 = fadd float %bitcast_ln163_5, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="1722" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:65  %bitcast_ln163_6 = bitcast i32 %raw_bits_7_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_6"/></StgValue>
</operation>

<operation id="1723" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:69  %tmp_0_6 = fadd float %bitcast_ln163_6, %tmp_7_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="1724" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:72  %bitcast_ln163_7 = bitcast i32 %raw_bits_7_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_7"/></StgValue>
</operation>

<operation id="1725" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:76  %tmp_0_7 = fadd float %bitcast_ln163_7, %tmp_7_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>

<operation id="1726" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:79  %bitcast_ln163_8 = bitcast i32 %raw_bits_7_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_8"/></StgValue>
</operation>

<operation id="1727" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:83  %tmp_0_8 = fadd float %bitcast_ln163_8, %tmp_7_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>

<operation id="1728" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:86  %bitcast_ln163_9 = bitcast i32 %raw_bits_7_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_9"/></StgValue>
</operation>

<operation id="1729" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:90  %tmp_0_9 = fadd float %bitcast_ln163_9, %tmp_7_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="1730" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:93  %bitcast_ln163_10 = bitcast i32 %raw_bits_7_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_10"/></StgValue>
</operation>

<operation id="1731" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:97  %tmp_0_s = fadd float %bitcast_ln163_10, %tmp_7_s

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="1732" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:100  %bitcast_ln163_11 = bitcast i32 %raw_bits_7_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_11"/></StgValue>
</operation>

<operation id="1733" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:104  %tmp_0_10 = fadd float %bitcast_ln163_11, %tmp_7_10

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="1734" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:107  %bitcast_ln163_12 = bitcast i32 %raw_bits_7_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_12"/></StgValue>
</operation>

<operation id="1735" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:111  %tmp_0_11 = fadd float %bitcast_ln163_12, %tmp_7_11

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="1736" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:114  %bitcast_ln163_13 = bitcast i32 %raw_bits_7_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_13"/></StgValue>
</operation>

<operation id="1737" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:118  %tmp_0_12 = fadd float %bitcast_ln163_13, %tmp_7_12

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="1738" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:121  %bitcast_ln163_14 = bitcast i32 %raw_bits_7_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_14"/></StgValue>
</operation>

<operation id="1739" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:125  %tmp_0_13 = fadd float %bitcast_ln163_14, %tmp_7_13

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="1740" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:128  %bitcast_ln163_15 = bitcast i32 %raw_bits_7_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln163_15"/></StgValue>
</operation>

<operation id="1741" st_id="110" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:132  %tmp_0_14 = fadd float %bitcast_ln163_15, %tmp_7_14

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1742" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:27  %tmp_0 = fadd float %bitcast_ln163, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="1743" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:34  %tmp_0_1 = fadd float %bitcast_ln163_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1744" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:41  %tmp_0_2 = fadd float %bitcast_ln163_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1745" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:48  %tmp_0_3 = fadd float %bitcast_ln163_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1746" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:55  %tmp_0_4 = fadd float %bitcast_ln163_4, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="1747" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:62  %tmp_0_5 = fadd float %bitcast_ln163_5, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="1748" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:69  %tmp_0_6 = fadd float %bitcast_ln163_6, %tmp_7_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="1749" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:76  %tmp_0_7 = fadd float %bitcast_ln163_7, %tmp_7_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>

<operation id="1750" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:83  %tmp_0_8 = fadd float %bitcast_ln163_8, %tmp_7_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>

<operation id="1751" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:90  %tmp_0_9 = fadd float %bitcast_ln163_9, %tmp_7_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="1752" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:97  %tmp_0_s = fadd float %bitcast_ln163_10, %tmp_7_s

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="1753" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:104  %tmp_0_10 = fadd float %bitcast_ln163_11, %tmp_7_10

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="1754" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:111  %tmp_0_11 = fadd float %bitcast_ln163_12, %tmp_7_11

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="1755" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:118  %tmp_0_12 = fadd float %bitcast_ln163_13, %tmp_7_12

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="1756" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:125  %tmp_0_13 = fadd float %bitcast_ln163_14, %tmp_7_13

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="1757" st_id="111" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:132  %tmp_0_14 = fadd float %bitcast_ln163_15, %tmp_7_14

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1758" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:27  %tmp_0 = fadd float %bitcast_ln163, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="1759" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:34  %tmp_0_1 = fadd float %bitcast_ln163_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1760" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:41  %tmp_0_2 = fadd float %bitcast_ln163_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1761" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:48  %tmp_0_3 = fadd float %bitcast_ln163_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1762" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:55  %tmp_0_4 = fadd float %bitcast_ln163_4, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="1763" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:62  %tmp_0_5 = fadd float %bitcast_ln163_5, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="1764" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:69  %tmp_0_6 = fadd float %bitcast_ln163_6, %tmp_7_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="1765" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:76  %tmp_0_7 = fadd float %bitcast_ln163_7, %tmp_7_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>

<operation id="1766" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:83  %tmp_0_8 = fadd float %bitcast_ln163_8, %tmp_7_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>

<operation id="1767" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:90  %tmp_0_9 = fadd float %bitcast_ln163_9, %tmp_7_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="1768" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:97  %tmp_0_s = fadd float %bitcast_ln163_10, %tmp_7_s

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="1769" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:104  %tmp_0_10 = fadd float %bitcast_ln163_11, %tmp_7_10

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="1770" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:111  %tmp_0_11 = fadd float %bitcast_ln163_12, %tmp_7_11

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="1771" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:118  %tmp_0_12 = fadd float %bitcast_ln163_13, %tmp_7_12

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="1772" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:125  %tmp_0_13 = fadd float %bitcast_ln163_14, %tmp_7_13

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="1773" st_id="112" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:132  %tmp_0_14 = fadd float %bitcast_ln163_15, %tmp_7_14

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1774" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:27  %tmp_0 = fadd float %bitcast_ln163, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="1775" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:34  %tmp_0_1 = fadd float %bitcast_ln163_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1776" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:41  %tmp_0_2 = fadd float %bitcast_ln163_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1777" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:48  %tmp_0_3 = fadd float %bitcast_ln163_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1778" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:55  %tmp_0_4 = fadd float %bitcast_ln163_4, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="1779" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:62  %tmp_0_5 = fadd float %bitcast_ln163_5, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="1780" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:69  %tmp_0_6 = fadd float %bitcast_ln163_6, %tmp_7_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="1781" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:76  %tmp_0_7 = fadd float %bitcast_ln163_7, %tmp_7_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>

<operation id="1782" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:83  %tmp_0_8 = fadd float %bitcast_ln163_8, %tmp_7_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>

<operation id="1783" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:90  %tmp_0_9 = fadd float %bitcast_ln163_9, %tmp_7_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="1784" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:97  %tmp_0_s = fadd float %bitcast_ln163_10, %tmp_7_s

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="1785" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:104  %tmp_0_10 = fadd float %bitcast_ln163_11, %tmp_7_10

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="1786" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:111  %tmp_0_11 = fadd float %bitcast_ln163_12, %tmp_7_11

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="1787" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:118  %tmp_0_12 = fadd float %bitcast_ln163_13, %tmp_7_12

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="1788" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:125  %tmp_0_13 = fadd float %bitcast_ln163_14, %tmp_7_13

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="1789" st_id="113" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:132  %tmp_0_14 = fadd float %bitcast_ln163_15, %tmp_7_14

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1790" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:27  %tmp_0 = fadd float %bitcast_ln163, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="1791" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:34  %tmp_0_1 = fadd float %bitcast_ln163_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1792" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:41  %tmp_0_2 = fadd float %bitcast_ln163_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1793" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:48  %tmp_0_3 = fadd float %bitcast_ln163_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1794" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:55  %tmp_0_4 = fadd float %bitcast_ln163_4, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="1795" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:62  %tmp_0_5 = fadd float %bitcast_ln163_5, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="1796" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:69  %tmp_0_6 = fadd float %bitcast_ln163_6, %tmp_7_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="1797" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:76  %tmp_0_7 = fadd float %bitcast_ln163_7, %tmp_7_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>

<operation id="1798" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:83  %tmp_0_8 = fadd float %bitcast_ln163_8, %tmp_7_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>

<operation id="1799" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:90  %tmp_0_9 = fadd float %bitcast_ln163_9, %tmp_7_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="1800" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:97  %tmp_0_s = fadd float %bitcast_ln163_10, %tmp_7_s

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="1801" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:104  %tmp_0_10 = fadd float %bitcast_ln163_11, %tmp_7_10

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="1802" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:111  %tmp_0_11 = fadd float %bitcast_ln163_12, %tmp_7_11

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="1803" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:118  %tmp_0_12 = fadd float %bitcast_ln163_13, %tmp_7_12

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="1804" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:125  %tmp_0_13 = fadd float %bitcast_ln163_14, %tmp_7_13

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="1805" st_id="114" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:132  %tmp_0_14 = fadd float %bitcast_ln163_15, %tmp_7_14

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1806" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:27  %tmp_0 = fadd float %bitcast_ln163, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="1807" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:34  %tmp_0_1 = fadd float %bitcast_ln163_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1808" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:41  %tmp_0_2 = fadd float %bitcast_ln163_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1809" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:48  %tmp_0_3 = fadd float %bitcast_ln163_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1810" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:55  %tmp_0_4 = fadd float %bitcast_ln163_4, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="1811" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:62  %tmp_0_5 = fadd float %bitcast_ln163_5, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="1812" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:69  %tmp_0_6 = fadd float %bitcast_ln163_6, %tmp_7_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="1813" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:76  %tmp_0_7 = fadd float %bitcast_ln163_7, %tmp_7_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>

<operation id="1814" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:83  %tmp_0_8 = fadd float %bitcast_ln163_8, %tmp_7_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>

<operation id="1815" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:90  %tmp_0_9 = fadd float %bitcast_ln163_9, %tmp_7_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="1816" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:97  %tmp_0_s = fadd float %bitcast_ln163_10, %tmp_7_s

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="1817" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:104  %tmp_0_10 = fadd float %bitcast_ln163_11, %tmp_7_10

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="1818" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:111  %tmp_0_11 = fadd float %bitcast_ln163_12, %tmp_7_11

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="1819" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:118  %tmp_0_12 = fadd float %bitcast_ln163_13, %tmp_7_12

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="1820" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:125  %tmp_0_13 = fadd float %bitcast_ln163_14, %tmp_7_13

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="1821" st_id="115" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:132  %tmp_0_14 = fadd float %bitcast_ln163_15, %tmp_7_14

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1822" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:27  %tmp_0 = fadd float %bitcast_ln163, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="1823" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:34  %tmp_0_1 = fadd float %bitcast_ln163_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1824" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:41  %tmp_0_2 = fadd float %bitcast_ln163_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1825" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:48  %tmp_0_3 = fadd float %bitcast_ln163_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1826" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:55  %tmp_0_4 = fadd float %bitcast_ln163_4, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="1827" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:62  %tmp_0_5 = fadd float %bitcast_ln163_5, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="1828" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:69  %tmp_0_6 = fadd float %bitcast_ln163_6, %tmp_7_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="1829" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:76  %tmp_0_7 = fadd float %bitcast_ln163_7, %tmp_7_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>

<operation id="1830" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:83  %tmp_0_8 = fadd float %bitcast_ln163_8, %tmp_7_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>

<operation id="1831" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:90  %tmp_0_9 = fadd float %bitcast_ln163_9, %tmp_7_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="1832" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:97  %tmp_0_s = fadd float %bitcast_ln163_10, %tmp_7_s

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="1833" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:104  %tmp_0_10 = fadd float %bitcast_ln163_11, %tmp_7_10

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="1834" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:111  %tmp_0_11 = fadd float %bitcast_ln163_12, %tmp_7_11

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="1835" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:118  %tmp_0_12 = fadd float %bitcast_ln163_13, %tmp_7_12

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="1836" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:125  %tmp_0_13 = fadd float %bitcast_ln163_14, %tmp_7_13

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="1837" st_id="116" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcuresultui0:132  %tmp_0_14 = fadd float %bitcast_ln163_15, %tmp_7_14

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>

<operation id="1838" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="512" op_4_bw="0">
<![CDATA[
calcuresultui0:135  %gmem_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1839" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:28  %bitcast_ln177 = bitcast float %tmp_0 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177"/></StgValue>
</operation>

<operation id="1840" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:35  %bitcast_ln177_1 = bitcast float %tmp_0_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_1"/></StgValue>
</operation>

<operation id="1841" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:42  %bitcast_ln177_2 = bitcast float %tmp_0_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_2"/></StgValue>
</operation>

<operation id="1842" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:49  %bitcast_ln177_3 = bitcast float %tmp_0_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_3"/></StgValue>
</operation>

<operation id="1843" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:56  %bitcast_ln177_4 = bitcast float %tmp_0_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_4"/></StgValue>
</operation>

<operation id="1844" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:63  %bitcast_ln177_5 = bitcast float %tmp_0_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_5"/></StgValue>
</operation>

<operation id="1845" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:70  %bitcast_ln177_6 = bitcast float %tmp_0_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_6"/></StgValue>
</operation>

<operation id="1846" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:77  %bitcast_ln177_7 = bitcast float %tmp_0_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_7"/></StgValue>
</operation>

<operation id="1847" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:84  %bitcast_ln177_8 = bitcast float %tmp_0_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_8"/></StgValue>
</operation>

<operation id="1848" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:91  %bitcast_ln177_9 = bitcast float %tmp_0_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_9"/></StgValue>
</operation>

<operation id="1849" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:98  %bitcast_ln177_10 = bitcast float %tmp_0_s to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_10"/></StgValue>
</operation>

<operation id="1850" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:105  %bitcast_ln177_11 = bitcast float %tmp_0_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_11"/></StgValue>
</operation>

<operation id="1851" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:112  %bitcast_ln177_12 = bitcast float %tmp_0_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_12"/></StgValue>
</operation>

<operation id="1852" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:119  %bitcast_ln177_13 = bitcast float %tmp_0_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_13"/></StgValue>
</operation>

<operation id="1853" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:126  %bitcast_ln177_14 = bitcast float %tmp_0_13 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_14"/></StgValue>
</operation>

<operation id="1854" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32">
<![CDATA[
calcuresultui0:133  %bitcast_ln177_15 = bitcast float %tmp_0_14 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln177_15"/></StgValue>
</operation>

<operation id="1855" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
calcuresultui0:134  %tmp_16 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %bitcast_ln177_15, i32 %bitcast_ln177_14, i32 %bitcast_ln177_13, i32 %bitcast_ln177_12, i32 %bitcast_ln177_11, i32 %bitcast_ln177_10, i32 %bitcast_ln177_9, i32 %bitcast_ln177_8, i32 %bitcast_ln177_7, i32 %bitcast_ln177_6, i32 %bitcast_ln177_5, i32 %bitcast_ln177_4, i32 %bitcast_ln177_3, i32 %bitcast_ln177_2, i32 %bitcast_ln177_1, i32 %bitcast_ln177)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1856" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1" op_5_bw="0">
<![CDATA[
calcuresultui0:136  call void @_ssdm_op_Write.m_axi.i512P(i512* %gmem_addr_9, i512 %tmp_16, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1857" st_id="118" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
calcuresultui0:137  %gmem_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1858" st_id="119" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
calcuresultui0:137  %gmem_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1859" st_id="120" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
calcuresultui0:137  %gmem_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1860" st_id="121" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
calcuresultui0:137  %gmem_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1861" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
calcuresultui0:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln254"/></StgValue>
</operation>

<operation id="1862" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcuresultui0:2  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1863" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
calcuresultui0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln256"/></StgValue>
</operation>

<operation id="1864" st_id="122" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
calcuresultui0:137  %gmem_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="1865" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
calcuresultui0:138  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str17, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1866" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0">
<![CDATA[
calcuresultui0:139  br label %18

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1867" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln270"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
