Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "../our main files/the v files/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_ui_top.v" into library work
Parsing module <mcb_ui_top>.
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" into library work
Parsing module <memc_wrapper>.
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" into library work
Parsing module <ram_interface>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/i2c_controller.v" into library work
Parsing module <i2c_controller>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/uart_tx6.v" into library work
Parsing module <uart_tx6>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/uart_rx6.v" into library work
Parsing module <uart_rx6>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/myprogram2.v" into library work
Parsing module <myprogram2>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/kcpsm6.v" into library work
Parsing module <kcpsm6>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/i2c_av_config.v" into library work
Parsing module <i2c_av_config>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/audio_effects.v" into library work
Parsing module <audio_effects>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/audio_codec.v" into library work
Parsing module <audio_codec>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/sockit_top.v" into library work
Parsing module <sockit_top>.
WARNING:HDLCompiler:751 - "/home/ise/VM_Sharing/Final_Testing_Project/sockit_top.v" Line 69: Redeclaration of ansi port sample_end is not allowed
WARNING:HDLCompiler:751 - "/home/ise/VM_Sharing/Final_Testing_Project/sockit_top.v" Line 70: Redeclaration of ansi port sample_req is not allowed
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/rs232_uart.v" into library work
Parsing module <rs232_uart>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" into library work
Parsing module <ram_interface_wrapper>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/picoblaze.v" into library work
Parsing module <picoblaze>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/ipcore_dir/wizard.v" into library work
Parsing module <wizard>.
Analyzing Verilog file "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" into library work
Parsing module <controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <controller>.
WARNING:HDLCompiler:872 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 147: Using initial value of max_ram_address_track1 since it is never assigned

Elaborating module <wizard>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=16,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=6,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=12,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=53,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=26.666,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ipcore_dir/wizard.v" Line 129: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ipcore_dir/wizard.v" Line 130: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ipcore_dir/wizard.v" Line 131: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <picoblaze>.

Elaborating module <kcpsm6>.

Elaborating module <LUT6_2(INIT=64'b1111111111111111111101010101010100000000000000000000111011101110)>.

Elaborating module <FD>.

Elaborating module <LUT6_2(INIT=64'b010000011000000000000101100000000110001000000000001001100)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000000000000000000000100000000000)>.

Elaborating module <LUT6(INIT=64'b01100101010101010)>.

Elaborating module <LUT6_2(INIT=64'b1100110000110011111111110000000010000000100000001000000010000000)>.

Elaborating module <LUT6(INIT=64'b0101101000111100111111111111111100000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111011101110111000000100111011100000000000000000000001000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111100000000000000000000000000000010001111111111)>.

Elaborating module <LUT6(INIT=64'b1111111111111111111111111111111100000000000001000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1111111111111111000100000000000000000000000000000010000000000000)>.

Elaborating module <LUT6_2(INIT=64'b01111001010000000000000000000000100001000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111011100001000000000000000000000000000000000000000111100000000)>.

Elaborating module <LUT6_2(INIT=64'b1101000000000000000000000000000000000010000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b01001111110011111100000000000100001111011111001110)>.

Elaborating module <LUT6_2(INIT=64'b1100000011001100000000000000000010100000101010100000000000000000)>.

Elaborating module <FDR>.

Elaborating module <LUT6_2(INIT=64'b1000000000000000000000000000000000100000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0100000000000000000000000000000000000001000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b010000000000000100000000000000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1010110010101100111111110000000011111111000000001111111100000000)>.

Elaborating module <XORCY>.

Elaborating module <LUT6_2(INIT=64'b010000111011110000000000000000000)>.

Elaborating module <MUXCY>.

Elaborating module <LUT6(INIT=64'b0110100110010110100101100110100110010110011010010110100110010110)>.

Elaborating module <LUT6(INIT=64'b1111111111111111101010101100110011110000111100001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b011001100110011101010101100110011110000101010100000000000000000)>.

Elaborating module <FDRE>.

Elaborating module <LUT6_2(INIT=64'b1010001010000000000000000000000000000000111100000000000011110000)>.

Elaborating module <LUT6_2(INIT=64'b01)>.

Elaborating module <LUT6_2(INIT=64'b0110100000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1111101111111111000000000000000000000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <LUT6(INIT=64'b010101010000000001111111100110011110011000000111100000000)>.

Elaborating module <LUT6(INIT=64'b010101010000000001111111111001100110011001111000000000000)>.

Elaborating module <LUT6(INIT=64'b010101010000000000000000011001100110011001111000000000000)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.

Elaborating module <LUT6_2(INIT=64'b010101001010011010101010101010101010101010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b0101010001001010010101010101010101010101010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b0110100101101001011011101000101011001100110011000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1011111110111100100011111000110010110011101100001000001110000000)>.

Elaborating module <LUT6(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <RAM64M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.

Elaborating module <myprogram2>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=9,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b010000000001101011101000000110001100011000010110110010100001010011010100000100101101111000010000111001000000111010100000000011000100000000001010110110000000100011000010000001101101110000000100110100100000001010001100000000000001100000000000010000000001000,INIT_01=256'b010000000000010001010010000000100110001000000000000110000111001001101010000000100001011110100011000000000010111000000110001011000000011000101010011010000010100001100100001001100110000000100100011001000010001011100100001000001110000000011110101001100001110,INIT_02=256'b01100010010000000110001000101100101000100000110011100001111011000010000111001110011000011010111001100001100011001010000101101001101000010100010
000000001001011000010000100000100000000001110111100100000110011000010000010101101100000001000101000000000011,INIT_03=256'b0110010000001001011100100000100001101111000001110110001100000110011001010000010101010010000001000010000000000011001010010000001000110010000000010000101000000000000011011101000101010001000101110000001100010110000000110001010100000011000101000000001100010011,INIT_04=256'b0101000000000000011011101000101010010000101110000001100010110000000110001010100000011000101000110010100010011011001110001001001100001000100010111001100010000011100110000111101100101000011100100110100001101001000000000110001100001000010110010000000001010,INIT_05=256'b0111001100010000011100110000111101100101000011100100110100001101001000000000110001100001000010110010000000001010011001010000100101110100000010000110010100000111011011000000011001100101000001010100010000000100001000000000001100101001000000100011001100000001,INIT_06=256'b01100101000001110110110000000110011001010000010101000100000001000010000000000011001010010000001
00011010000000001000010100000000000001101110100010101001100010111000000110001011000000011000101010000001100010100011001010001001101100111000100100110000100010001,INIT_07=256'b0101010000010111011100110001011001100101000101010110011100010100011000010001001101110011000100100111001100010001011001010001000001001101000011110010000000001110011011000000110101101100000011000100000100001011001000000000101001100101000010010111010000001000,INIT_08=256'b0111010100001110011011000000110101101111000011000101011000001011001000000000101001110100000010010111001100001000011101010000011101101010000001100110010000000101010000010000010000100000000000110010100100000010001101010000000100001010000000000000110111010001,INIT_09=256'b0110001100000101011001010000010001101100000000110110010100000010010100110000000100001010000000000000110111010001010101010001011100000011000101100000001100010101000000110001010000001010000100110000110100010010000000110001000101100101000100000110110100001111,INIT_0A=256'b011000101010000001100010100001100010001
00110010000000010010001110100001000101101110000100000110111100001111011010010000111001110100000011010111000000001100010011110000101100100000000010100110111000001001010000010000100000100000000001110111010000000110,INIT_0B=256'b01100100000111100001010011100000000000000111000011000110110000000010000001100100000111100000110100110001110000000010111110100000001011101000000000100000110000000010000000011110000011001010000000100000110111100001101000101010110000101110000001100010110,INIT_0C=256'b0100001001111100001001110100001000000001001010011101000111001101011001101000110100110100100011001110100010001100101110111100110001111100001010011100000011000000011111000010100111000000110000000111110000101001110000000000000011100010100011000000000001,INIT_0D=256'b0100011000000111001000000000011001111001000001010111001000000100011011110000001101101101000000100110010100000001010011010000000000001100011010011010011100000001000000011010011100000001000000001111000001101001101011110000000100000111111100001001110100000101,INIT_0E=256'
b1000001000010111000000110001011000000011000101010110010100010100011011100001001101101111000100100100010000010001001000000001000000101001000011110011000100001110000010100000110100001010000011000000110100001011011011000000101001101100000010010111010100001000,INIT_0F=256'b0111010000001110011100000000110101001111000011000010000000001011011011100000101001000001000010010010000000001000011101000000011101100011000001100110010100000101011011000000010001100101000000110101001100000010000010100000000100001010000000000000110111010001,INIT_10=256'b0100101011000000010010001000000001000001100000000100000000111100000001001100000001000001101111000011010001100000110001011100000011000101100000001100010101001100010001010000100000000100110011101000010010011011100001000101101111000100000110100100001111,INIT_11=256'b111100000011100100110001111100000011111100000011000000011111000000111111000000110000000111110000001111110000000000000011001110000011000000000001000000110010000011110000001111110000000000000011001101000011001000000001000
0001100100000111100000001011100111100,INIT_12=256'b010000000001011001010010000101000110010000010010000101000001000000011010000011101101000000001100110011100000101011010010000010001001000000000110010000000000010001010010000000100110001000000000000110000010111001111110000000100000001001111110000000100000000,INIT_13=256'b0101001100000010000010100000000100001010000000000000110111010001010110000001011101110111000101100110111100010101010011000001010000100000000100110010100100010010001100110001000100001010000100000000110100001111011001000000111001101001000011010100110100001100,INIT_14=256'b011101000010010011011100001000101101111000100000110100100001111011101000000111001110000000011010100111100001100001000000000101101101110000010100110000100001001001000000000100001110100000001110110001100000110011001010000010101101100000001000110010100000011,INIT_15=256'b011001000001111000010110010110101110000000111000110000000011011110100000001000001100000000100000000111100001011001010101011000000010000011011110000000010000001001011
01000101011001000101110000001100010110000000110001010100110001000101000010000000010011,INIT_16=256'b0100000010011111001000011001111100001001100101101111000110001111100001110011100000011000000011111000011100111000000110000000111110000111001110000000000000011110100110011000000000001000000110010000011110000111001110000000000000011110011110011010000000001,INIT_17=256'b0110110100000111011011110000011001010011000001010010000000000100011110010000001101100001000000100110110000000001010100000000000000001100101100101110011100000001000000011110011100000001000000001111000000111001000010000001010100111001000010000001010000111001,INIT_18=256'b0101101100010111001000000001011000101001000101010011000100010100000010100001001100001010000100100000110100010001001110100001000000000011000011110110101100001110011000110000110101100001000011000111001000001011010101000000101000100000000010010110010100001000,INIT_19=256'b011000110000111001100001000011010111001000001100010101000000101100100000000010100010100100001001001100100000100000001
0100000011100001101000001100011000100000101001000000000010001101011000000110110001100000010011000010000000101110010000000000101010011010001,INIT_1A=256'b011001100000101001000000000010001101011000000110110001100000010011000010000000101110010000000000101010011010001010111000001011100100000000101100010100100010101001100110001010000001010000100110000110100010010001100100001000100100000000100000110101100001111,INIT_1B=256'b010100100010101001101010001010000001010000100110000110100010010001101000001000100100000000100000110101100001111011000110000111001100001000011010111001000001100010101000000101100100000000010100010100100001001001101000000100000001010000001110000110100000110,INIT_1C=256'b0110111100001100010001110000101100100000000010100010100100001001001101100000100000001010000001110000110100000110001101010000010100100000000001000110101100000011011000110000001001100001000000010111001000000000010101001101000101011101000101110010000000010110,INIT_1D=256'b011001010000001101010011000000100000101000000001000010100000000
0000011011101000101011111000101110000001100010110000000110001010100000011000101000000001100010011000000110001001001101011000100010110001100010000011000010000111101000010000011100010000000001101,INIT_1E=256'b010000000010011001110100001001001101110000100010110111100010000011010010000111101110100000011100111000000001101010011110000110000100000000010110110111000001010010000010000100100100000000010000111010000000111011000110000011001100101000001010110110000000100,INIT_1F=256'b01100001011001101110000000100000011001000001111000011101110000100110000000100000010000000011111100100000001000001100000000100000000111100001110111011101001000000010000011011110000110100010110000000010111000000110001011000000011000101010011000100010100,INIT_20=256'b010110000110100001101000010101000110011001100110010100000110010001100100010011000110001001100011111000000110000000000110000000111110000001100000000001100000001111100000011000000000000000000110000111100110000000000010000001100100000111100000011000000000000,INIT_21=256'b01101100001000
000100111001000000001010101000000000000001100111011100011000000000001000000010011000000000001000000001111000000111000000001010011100000000100001110000000001100111000000000100011100000000001001110010010010100110110001011100011010100110101,INIT_22=256'b01001100000011000100100000001100010001000000110001000000000011000011110000001100001110000000110000110100000011000011000000001100001011000000110000101000000011000010010000001100001000001110100000011110000000000001100010000000000101011010110000010001100011,INIT_23=256'b0101000110010000010010000101000001000000011010000011100000011000001100000001100000101011110010000010001100001000000110110110000000010010100000000000100100000000000000010100111010001011110000001011100110001000101100000101000010101000010100001010000001101,INIT_24=256'b0101101001000000000110101111010001011110010001011101010011000101100010000000010101001010010001010000110011000100110000101000010010000011010001000101100101000100000111001100001111011101010000111001100001000011010101000000001100001000000000
101100101001,INIT_25=256'b01000100000011000100000000001100001111000000110000111001101011000011010110001100001100011000010000101101000010000010100010000000001001011011110000100001000111000001110010000000000110001010010000010100110100000001000000101000000011000011010000001001110000,INIT_26=256'b0100001110100000001110110001100000110011001010000010101101100000001000110010100000011010100110000001000001010000000010000101000000000000011011101000101111010000101110000001100010110000000110001010100000011000101000000001100010011000000110001001000000011,INIT_27=256'b1101000101111011000101110000001100010110000000110001010100110001000101000010000000010011001110100001001001101110000100010110111100010000011010010000111101110100000011100111000000001101010011110000110000100000000010110110111000001010011000010000100100100000,INIT_28=256'b0110010011000110000000000010000001100100000111100000110000100000000000000110010001000110101000000010000001100100000111100000000010100101010000000010001100100000001000100000000000100000110000000
0100000000111100000000010100000000000000010000011011110000,INIT_29=256'b010101001010000001000100011100000011010001000000001001000001000000011111000011101111000010001111111100110011001101000101001100110011010100000011001000110110001100011111000001100001000000110000000111110000011000010000001100000001111100000110000100000000,INIT_2A=256'b011000100111000010111110011011000000001000010000001011101010101000000010000101011110000000010000001011000000000000010000000001100000000000010000000100000000000000010000000011100000000000010000000011000000000000010000000010100000000000010000000000001001101,INIT_2B=256'b0101011100001010001000000000100101101111000010000101010000000111001000000000011001100100000001010111001000000100011011110000001101100011000000100110010100000001010100100000000000001100000001010110000100000001000000010110000100000001000000001111000000111000,INIT_2C=256'b010100000000100001010000000000000110111010001011000100001011100000011000101100011101000010101011010110001010001100011000100110110000100010010011100
1000010001010101000001000000100000000011110110100000001110011000110000110101101001000011000110100000001011,INIT_2D=256'b01100010001000000110001000000000011000011110000001100001110000000110000110100000011000011000011000100001011001000000000101001101011000010010110001100001000011000010000011101110010000001100101010000000101001000000000010000101001000000110011000100000010,INIT_2E=256'b0110101100001000011000110000011101100001000001100111001000000101010101000000010000100000000000110010100100000010001100100000000100001010000000000000110111010001011000110001011100000011000101100000001100010101000000110001010000000011000100110000001100010010,INIT_2F=256'b0110111010001011001000001011100110011000101100010000000010101011010110001010001100011000100110110000100010010011100100001000101010100000100000010000000001111001010010000111000110011000011010000101000001100000011010000101100110010000010100010000000001001,INIT_30=256'b010000000001111001010010000111000110101000011010000101000001100000011010000101100110100000010100010000
000001001011010110000100001100011000001110110000100000110011100100000010101010100000001000010000000000011001010010000001000110100000000010000101000000000,INIT_31=256'b010000000000110011011110000010101000111000001000010000000000011001010010000001000110110000000010000101000000000000011011101000101100101000101110011010100010110001000000001010101101011000101000110001100010011011000010001001001110010000100010101010000010000,INIT_32=256'b01100010110000000110001010100000011000101000000001100010011000000110001001000000011000100010000001100010000000000110000111100000011000011100000001100001101000000110000110000000011000010110110101100001010011000110000100101100001000010000100001000000111,INIT_33=256'b0111000000001101010011110000110000100000000010110110111000001010011000010000100100100000000010000111010000000111011000110000011001100101000001010110110000000100011001010000001101010011000000100000101000000001000010100000000000001101110100010110011000010111,INIT_34=256'b10100101000000010000011000000001000000001111000010011
01010010101000000010000011011110000110100010110011100010111000000110001011000000011000101010011000100010100001000000001001100111010000100100110111000010001011011110001000001101001000011110111010000001110,INIT_35=256'b1111000011011100000000110000000111110000110111000000001100000001111100001101110000000000000000111011101100110000000000010000001100100000111100001101110000000000000000111011011100110111000000010000001100100000111100001001101010111111000000011010111000000001,INIT_36=256'b1101110000000001000000001111000011100100000001011110010000000100111001000000001111100100000000101110010000000001001110011101000100110110110110100011010100110101110110000011010000110100110101100011001100110011110101000011001000110010110100100011000100110001,INIT_37=256'b0110101100001000011000111001000001011010101000000101000100000000010010110011100001000011011100000011101101001000001100110010000000101011100100000010001101111000000110110001100000010011001010000000101010010000000000000110010011010110111000000000100000001,INIT_38=256'b
010001110010000000110110000100000010011101000000000101010011000000000010000011010001011111010001011100101001000101100011000100010101000010100001010000001010000100110000110100010010001110100001000110000000000100000010000000001111011010110000111001100011,INIT_39=256'b01010001000100000100110010000000010010001010010001000100110011000100000000101000001111000011010000111001110000000011010110111100001100011101000000101101010011000010100010000000001001001010010000100000110010000001110000101000000110000011010000010101110100,INIT_3A=256'b0101101101110000010100110000100001001001000000000100001110100000001110110001100000110011001010000010101101100000001000110010100000011010100110000001000001010000000010000101000000000000011011101000101111110000101110110010100010110011011100001010101101111,INIT_3B=256'b1111000001111111011110100000000100000110111100001101000101111111000101110000001100010110000000110001010100110001000101000010000000010011001110100001001001101110000100010110111100010000011010010000111101110100000011100111000
000001101010011110000110000100000,INIT_3C=256'b1100101000000011000000011111000011001010000000000000001110100000001100000000000100000011001000001111000011001010000000000000001110011100001101000000000100000011001000001111000001111111101001000000000110010011000000011000101000000001000001100000000100000000,INIT_3D=256'b0100000001011011110100000100000001010011110100000100000001001011110100000100000000001110000010000010110111110000001001011101100000011101110000000001010110101000000011100011100110011110001000011001010101011001100011111000011001010000000110000000111110000,INIT_3E=256'b011001100101000001010111010000000100011001010000001101101100000000100110010100000001010001000000000000001100011111111100101000000001000000011100101000000001000000001111000001101001000010001111111101111010000010001111111101111010000010000000110001111010,INIT_3F=256'b010110000000110001010100000011000101000000001100010011001110100001001001101011000100010110001100010000011000010000111101110010000011100101010000001101001000000000110001101000
00001011011000110000101001101001000010010110100000001000010101110000011100100000,INITP_00=256'b1000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000001101000000000000000000000000000000000000000000000000000,INITP_01=256'b010000000000000000000000000000000000000000000000001111100111111101111001001010100011001100111010000110010000111011100101100101000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000,INITP_02=256'b0110001000000000000000100010001010000001000000001000010001010000100010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000110001001000100010100000010000000010000100010100010100000000000000000,INITP_03=256'b011000110010111001010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000
00001000000000000000000000000000000000000000000000000010000000000000000000000000000000,INITP_04=256'b0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000010110001000000000000000000000000000010001000101000000100,INITP_05=256'b010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000111110010001000011110010010010010010010010101010101000101010101100110011101000011001000011101110010111001,INITP_06=256'b01100010000000000000000000000000000100010001010000001000000001000010001010000101000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000,INITP_07=256'b01111100110010010010010010010010101010101010101100110011101000011001000011101110010111001010000000000000000000000000000000000000000000000000
10000000000000000000000000000000000000000000000000100000000000000000000>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=9,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000000000000111111100001111,INIT_01=256'b0100001111000000010000111100000001000011110000000100000010000101100001110101101001011000101010000111001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_02=256'b010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010
0001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_03=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000001010100001110011110000000100001111000000010000111100000001000011110000000100001111000,INIT_04=256'b0100001111000000010000001010100001110011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_05=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_06=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001
111000000010000111100000001000000101010000111001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_07=256'b0111001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_08=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101,INIT_09=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_0A=256'b01000011110000000100001111010000010100111100000001000011110
00000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_0B=256'b0110111101011111000001110001000000001001011010101001000011101010100010100110111101011111000001110001000010010000111010111001000011101010100100001110100101001011010010100100100100000111100100001110101101001011000001110001010100001110011110000000100001111000,INIT_0C=256'b1110110101001101000001110001000001101101000011010001000010010001111010101001000011101010100100111110101010010000111010101001000111101010000001110001000001101010100010100000011100010000011010101100101000000111000100000000101001101010100100001110101011001010,INIT_0D=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000000100001001000011101010010010101001000011101001010010010000011100010010100100001110110001001100000001110001000010010101,INIT_0E=256'b011100111
1000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_0F=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101,INIT_10=256'b1110101110010001111010101001000111101001010010110100101001001001000001111001000111101011010010110000011100010101000011100111100000001000011110000000100001111010000010100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_11=256'b0111100100001110101000000111000100010110101010001010000001110001000101101010110010100000011100010001000010100110101010010001111010101100101001101111010111110000011100010001000010010110101010010001111010101000101001101111010111110
00001110001000110010001,INIT_12=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010001100100011110101001001010100100011110100101001001,INIT_13=256'b0100001111000000010000111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111101000001010011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_14=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_15=256'b011011110101111100000111000100011001000111101011100100011110101010010001111010010100101101001010010010010000011100010001100100011110101101001011000001110110110100001101000101010000111001
1110000000100001111000000010000111101000001010011110000000100001111000,INIT_16=256'b0110110100001101100100011110101010010001111010101001000111101010000001110001000101101010100010100000011100010001011010101100101000000111000100010000101001101010100100011110101011001010011011110101111100000111000100010000100101101010100100011110101010001010,INIT_17=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000000100011001000111101010010010101001000111101001010010010000011100010000011011010000110100010000011011010000110100010000,INIT_18=256'b0111001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_19=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011
110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101,INIT_1A=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_1B=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_1C=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000001010100001110011110000000100001111000,INIT_1D=256'b01000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100
00000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_1E=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_1F=256'b0110101010010010111010101000101001101111010111110000011100010001100100101110101110010010111010101001000111101001010010110100101001001001000001110001000110010001111010110100101100000111000101010000111001111000000010000111100000001000011110100000101001111000,INIT_20=256'b1001001011101010000011001001001011101010000011001001001011101010000011001001001011101010000011000000011100010010011010101000101000000111000100100110101011001010000001110001001000001010011010101001001011101010110010100110111101011111000001110001001000001001,INIT_21=256'b011110000000100001111000000010000111100000
0010000111100000001000000100011001001011101010010010101001001011101001010010010000011100010010000011100001001000001110000100100000111000010010000011100001001000001110000100001001001011101010100100101110101000001100,INIT_22=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000000000011110000000100001111000000010000111100000001000,INIT_23=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111100000001000,INIT_24=256'b0111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000
,INIT_25=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_26=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000001010100001110011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_27=256'b01010100001110011110000000100001111000000010000111101000001010011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_28=256'b0110101010010010111010101100101001101111010111110000011100010010000010010110101010010010111010101000101001101111010111110000011100010010100100101110101110010010111010101001001011101001010010110100101001
001001000001110001001010010010111010110100101100000111,INIT_29=256'b1110111010010010111011101001001011101110100100101110111010010010111011100000011100010001011011010000110110010010111010101001001011101010100100101110101010010010111010100000011100010010011010101000101000000111000100100110101011001010000001110001001000001010,INIT_2A=256'b0110000010010100100101110110010001100011011010000110110110010111010110100101100000111011011010000110100010010011011010000110100010010011011010000110100010010011011010000110100010010011011010000110100010010011011010000110100010010011011010000110110010010,INIT_2B=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000000100101001001011101010010010101001001011101001010010010000011100010010,INIT_2C=256'b01000011110000000100001111000000010000001010100001110011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011
11000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_2D=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_2E=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_2F=256'b0100000010101000011100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_30=256'b010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100
0000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_31=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000001010100001110011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_32=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_33=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000000101010000111001111000,INIT_34=256'b1001001111101001010010110100101001001001000001110001001110010011
111010110100101100000111000101010000111001111000000010000111100000001000011110100000101001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_35=256'b011100010011011010101000101000000111000100110110101011001010000001110001001100001010011010101001001111101010110010100110111101011111000001110001001100001001011010101001001111101010100010100110111101011111000001110001001110010011111010111001001111101010,INIT_36=256'b1001001111101001010010010000011100010011000011100001001100001110000100110000111000010011000011100001001100001110000100001001001111101010100100111110101000001100100100111110101000001100100100111110101000001100100100111110101000001100100100111110101000001100,INIT_37=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010011100100111110101001001010,INIT_38=256'b011110000000
1000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000000000011110000000100001111000000010000111100000001000,INIT_39=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_3A=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000001010100001110011110000000100001111000000010000111100000001000,INIT_3B=256'b0111000100111001001111101011010010110000011100010101000011100111100000001000011110000000100001111010000010100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110
00000010000111100000001000,INIT_3C=256'b01001101101010110010100000011100010011000010100110101010010011111010101100101001101111010111110000011100010011000010010110101010010011111010101000101001101111010111110000011100010011100100111110101110010011111010101001001111101001010010110100101001001001,INIT_3D=256'b0110110100001101000100110110110100001101000100110110110100001101000100110110110100001101100100111110111010010011111011101001001111101110100100111110111010010011111011101001001111101010100100111110101010010011111010100000011100010011011010101000101000000111,INIT_3E=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000000100111001001111101010010010101001001111101001010010010000011100010010011011010000110100010011011011010000110100010011011011010000110100010011,INIT_3F=256'b01111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000
01111000000010000111100000001000011110000000100001111000000010000111100000001000,INITP_00=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010110010101010101010101010101010101010101010101010101010010,INITP_01=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101100100011000110001101101010101001100110010110010010110010011010100000100010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_02=256'b0101010101010101011001000110110110101010011001100101100100101100100110101000001100010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101011001000100110011001011001001011001001101010000010001010101010101010101,INITP_03=256'b11001001101010000011000101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101
01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_04=256'b1010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101011001000101010101011010010010010010001100110010110010010,INITP_05=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010110010001011001010001011011011011011011010101010100110101010100110011001011001001011001001101010000011000,INITP_06=256'b1010101010101010101010101010110010001010101010110100100100100100011001100101100100101100100110101000001100010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_07=256'b10101010101010101010101010101010101010101010101100100011
01101101101101101101010101010101010011001100101100100101100100110101000001100010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=9,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b0110100000011000011000011000100001011001000000000101001101011000010010110001100001000011000010000011101110010000001100101010000000101001000000000010000101001000000110011000100000010000010100000000100001010000000000000110111010001011010010001011100000011,INIT_01=256'b010000100000000000110010100100000010001100100000000100001010000000000000110111010001011010100001011100000011000101100000001100010101000000110001010000000011000100110000001100010010000000110001000100000011000100000000001100001111000000110000111000000011,INIT_02=256'b0101000110001100010011011000010001001001110010000100010101010000010000001000000000111100101001000011100011001100001101000010100000110000001101000010
1100110010000010100010000000001001011010110000100001100011000001110110000100000110011100100000010101010100,INIT_03=256'b0101100110100000010100010000000001001011010110000100001100011000001110110000100000110011100100000010101010100000001000010000000000011001010010000001000110100000000010000101000000000000011011101000101101011000101110011001100010110001000000001010101101011,INIT_04=256'b01000110110000000010000101000000000000011011101000101101100000101110011010100010110001000000001010101101011000101000110001100010011011000010001001001110010000100010101010000010000001000000000111100101001000011100011010100001101000010100000110000001101,INIT_05=256'b01001000000011000100010000001100010000000000110000111100000011000011100000001100001101000000110000110000000011000010110110101100001010011000110000100101100001000010000100001000000111001000000000011001101111000001010100011100000100001000000000001100101001,INIT_06=256'b01001001000000000100001110100000001110110001100000110011001010000010101101100000001000110010100000011010
10011000000100000101000000001000010100000000000001101110100010110110100010111000000110001011000000011000101010000001100010100000000110001001100000011,INIT_07=256'b01100110100010110111000010111000000110001011000000011000101010011000100010100001000000001001100111010000100100110111000010001011011110001000001101001000011110111010000001110011100000000110101001111000011000010000000001011011011100000101001100001,INIT_08=256'b01000001100101000011110110110000001110011001010000110101000100000011000010000000001011011100110000101001100001000010010101011100001000001000000000011101100101000001100110011100000101011000010000010001110011000000110111001100000010011001010000000101001101,INIT_09=256'b011100100000000001100110111100000101010001110000010000100000000000110010100100000010001100010000000100001010000000000000101011010001011101000001011100000011000101100000001100010101000000110001010000001101000100110110010000010010011001010001000101110100,INIT_0A=256'b01011100000011000101100000001100010101000000110001010000000011000100
110000001100010010000000110001000100000011000100000000001100001111000000110000111000000011000011010000001100001100000000110000101101101011000010100110001100001001011000010000100001000010,INIT_0B=256'b0111001110000000011010100111100001100001000000000101101101110000010100110000100001001001000000000100001110100000001110110001100000110011001010000010101101100000001000110010100000011010100110000001000001010000000010000101000000000000011011101000101110101,INIT_0C=256'b0110100100000000010000011000000001000000001111000010011001100101000000000100000110111100001101000101110110000101110000001100010110000000110001010100110001000101000010000000010011001110100001001001101110000100010110111100010000011010010000111101110100,INIT_0D=256'b011000111110000111111010000001100000001111100001111110100000011000000011111000011111101000000000000001110111010001100000000000100000011001000001111000011111101000000000000001110110110001101110000000100000011001000001111000010011001101111100000000110101101,INIT_0E=256'b010011111000011011110000
0100000001111110101101111111000000001000010011111000011010110000010000000111011001110111111100000000100001001111100001100111000001000000011010011100100110110111010110011010111100011001101001101101100110011110100110011001011001011,INIT_0F=256'b0100000000111100001111100011010010000000010000011011110000111110001111001100000001000001101111000011101110111111100000000100001001111100001110111000001000000100011110011011111110000000010000100111110000111001100000100000010000110111101111111000000001,INIT_10=256'b010000000001100011100110000101101100101000010100110011100001001011000010000100001110011000001110111001100000110011001010000010101001101000001000010000000000011011011000000001001101100000000010100000100000000000011001001100111111101000000010000000111111101,INIT_11=256'b01100010000001100001010000000100000101000000001000011010000000001100100110100010111000000010111011001010001011001110100000101010110010100010100011011000001001101100101000100100100010000010001001000000001000001100101000011110111001000001110010000010
0001101,INIT_12=256'b01100010011000000110001001000000011000100010000001100010000000000110000111100000011000011100000001100001101011010110000110001100011000010110110000100001010010000100000100100100000000010000110111100000111010001110000011000100000000001010010100100000100,INIT_13=256'b0110111000001010011000010000100100100000000010000111010000000111011000110000011001100101000001010110110000000100011001010000001101010011000000100000101000000001000010100000000000001101110100010111000100010111000000110001011000000011000101010000001100010100,INIT_14=256'b1010000010011011000000010000011011110000110100010111001000010111000000110001011000000011000101010011000100010100001000000001001100111010000100100110111000010001011011110001000001101001000011110111010000001110011100000000110101001111000011000010000000001011,INIT_15=256'b011000000011111000011001001000000000000001111000001001100000000000100000011001000001111000011001001000000000000001110111101001100100000000100000011001000001111000010100000110001010000000110110100000
00001101010110000000100000110000000010000000011110000,INIT_16=256'b0110101101010001001110010101000011110000110100100001100000000011000000010000000001000010000000010000010111110000000000001010000011001001000000010000000111001001000000010000000011110000001110011100100000110001111100001100100100000011000000011111000011001001,INIT_17=256'b1001101101100010011010010110000111101001011000001011011101011111100001010101110101010011010111000010000101011011111011110101101010101011010110010111100101011000010001110101011101100101010101100011001101010101000000010101010011001111010100111001110101010010,INIT_18=256'b1001101101110010011010010111000100110111011100000000010101101111100101000110111011001100011011011001101001101100011010000110101100110110011010100000010001101001110100100110100010010101011001110110001101100110001100010110010111111111011001001100110101100011,INIT_19=256'b111000011000001010101111100000010011010110000000011110100111111101001000011111100001011001111101111001000111110000000000011110111100111001111010100
1110001111001011010100111100000111000011101111111001101110110011000100111010100110000011101001111111001110011,INIT_1A=256'b0100010011010010111100000001001110000011,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INITP_00=256'b01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000100,INITP_01=256'b0111001110011011110010
11110010111100101111001011110000101010101011001100111010000110010000111011100101110010100000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000,INITP_02=256'b1111111111111101010101111111010101011001011111000110001000100010001010000001000000001000010001010000101000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000011111,INITP_03=256'b0101011111011111110111010101011111110101010101110101010101110101011111,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=9,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100000001000,INIT_01=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_02=256'b011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001
0000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_03=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000001010100001110011110000000100001111000000010000111100000001000,INIT_04=256'b0111100000001000011110000000100001111000000010000001010100001110011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_05=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_06=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111
000000010000111100000001000011110000000100001111000000010000111100000001000000101010000111001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_07=256'b0111100000001000000101010000111001111000000010000111100000001000011110100000101001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_08=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_09=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100000010101000011100111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_0A=256'b01111000000010000111100000001
00001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_0B=256'b0111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000001010100001110,INIT_0C=256'b1110101010010100111010010100101101001010010010010000011100010100100101001110101101001011000001110001010100001110011110000000100001111000000010000111101000001010011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000,INIT_0D=256'b111010100000011100010100011010101000101000000111000101000110101011001010000001110001010000001010011010101001010011101010110010100110111101011111000001110001010000001001011010101001010011101010100010100110111101011111000001110001010010010100111
0101110010100,INIT_0E=256'b0100110100000111000101000110110100001101000101001001010011101101010011010000011100010100011011010000110100010100100101001110110101001101000001110001010001101101000011011001000011101010100101001110101010010100111010101001010011101010100101001110101010010100,INIT_0F=256'b1110100101001001000001110001010010010011111010110100101100000111000101001001010011101011010010110000011100010100100101001110110101001101000001110001010001101101000011010001010010010100111011010100110100000111000101000110110100001101000101001001010011101101,INIT_10=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000001010010010100111010100100101010010100,INIT_11=256'b0100001111000000010000111100000001000011110000000100001111000000010000001010100001110011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000
000100001111000000010000111100000001000011110000000100001111000,INIT_12=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_13=256'b0100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000000101010000111001111000000010000111100000001000011110000000100001111000,INIT_14=256'b01010110010101111010110100101100000111000101010000111001111000000010000111100000001000011110100000101001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000000010000111100000001000011110000000100001111000,INIT_15=256'b0110101011001010000001110001010100001010011010101001010111101010110010100110111101011111000001110001010100001001011010101001010111101010100010100
110111101011111000001110001010110010101111010111001010111101010100101011110100101001011010010100100100100000111,INIT_16=256'b1001000011101110100100001110111000000111101101011110100001101000100010000101000010010101111010010100100100000111001100000001010110010101111010100100101010010101111010010100100100000111000100001001010111101010000001110001010101101010100010100000011100010101,INIT_17=256'b1001001011101110100100101110111010010001111011101001000111101110100100011110111010010001111011101001000111101110100100011110111010010001111011101001000111101110100100011110111010010000111011101001000011101110100100001110111010010000111011101001000011101110,INIT_18=256'b1001010111101110100101011110111010010101111011101001010111101110100101001110111010010100111011101001010011101110100101001110111010010100111011101001010011101110100100111110111010010011111011101001001111101110100100111110111010010010111011101001001011101110,INIT_19=256'b10010000111011101001000011101110100100001110111010010011111011101001001111101110100100111
11011101001001111101110100100101110111010010010111011101001001011101110100100101110111010010010111011101001010011101110100101001110111010010100111011101001010011101110,INIT_1A=256'b01010100010101000001111001000111101110,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INITP_00=256'b1010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101
010101010101010101010,INITP_01=256'b01100011000110001101100011011000110110001101100011010101010101001100110010110010010110010011010100000110001010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010,INITP_02=256'b1010101010101010101010101010101010100101001000011001000110011001100101100100101100100110101000001100010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101011001,INITP_03=256'b0110101010101010101010101010101010101010101010101010101010101010101010,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0>.

Elaborating module <ram_interface_wrapper>.

Elaborating module <ram_interface(C3_P0_MASK_SIZE=4,C3_P0_DATA_PORT_SIZE=32,C3_P1_MASK_SIZE=4,C3_P1_DATA_PORT_SIZE=32,DEBUG_EN=0,C3_MEMCLK_PERIOD=3333,C3_CALIB_SOFT_IP="TRUE",C3_SIMULATION="FALSE",C3_RST_ACT_LOW=0,C3_INPUT_CLK_TYPE="SINGLE_ENDED",C3_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C3_NUM_DQ_PINS=16,C3_MEM_ADDR_WIDTH=13,C3_MEM_BANKADDR_WIDTH=3)>.

Elaborating module <infrastructure(C_INCLK_PERIOD=32'sb010011100001111,C_RST_ACT_LOW=0,C_INPUT_CLK_TYPE="SINGLE_ENDED",C_CLKOUT0_DIVIDE=1,C_CLKOUT1_DIVIDE=1,C_CLKOUT2_DIVIDE=16,C_CLKOUT3_DIVIDE=8,C_CLKFBOUT_MULT=6,C_DIVCLK_DIVIDE=1)>.

Elaborating module <IBUFG>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=9.999,CLKIN2_PERIOD=9.999,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=16,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,SIM_DEVICE="SPARTAN6",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=6,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFGCE>.

Elaborating module <BUFPLL_MCB>.

Elaborating module
<memc_wrapper(C_MEMCLK_PERIOD=3333,C_CALIB_SOFT_IP="TRUE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b0,C_ARB_TIME_SLOT_1=18'b0,C_ARB_TIME_SLOT_2=18'b0,C_ARB_TIME_SLOT_3=18'b0,C_ARB_TIME_SLOT_4=18'b0,C_ARB_TIME_SLOT_5=18'b0,C_ARB_TIME_SLOT_6=18'b0,C_ARB_TIME_SLOT_7=18'b0,C_ARB_TIME_SLOT_8=18'b0,C_ARB_TIME_SLOT_9=18'b0,C_ARB_TIME_SLOT_10=18'b0,C_ARB_TIME_SLOT_11=18'b0,C_ARB_ALGORITHM=0,C_PORT_ENABLE=6'b01,C_PORT_CONFIG="B32_B32_R32_R32_R32_R32",C_MEM_TRAS=45000,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV2",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3
_AUTO_SR="ENABLED",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=3333,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b0,C_ARB_TIME_SLOT_1=18'b0,C_ARB_TIME_SLOT_2=18'b0,C_ARB_TIME_SLOT_3=18'b0,C_ARB_TIME_SLOT_4=18'b0,C_ARB_TIME_SLOT_5=18'b0,C_ARB_TIME_SLOT_6=18'b0,C_ARB_TIME_SLOT_7=18'b0,C_ARB_TIME_SLOT_8=18'b0,C_ARB_TIME_SLOT_9=18'b0,C_ARB_TIME_SLOT_10=18'b0,C_ARB_TIME_SLOT_11=18'b0,C_PORT_CONFIG="B32_B32_R32_R32_R32_R32",C_MEM_TRAS=45000,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RTT="DIV2",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="EN
ABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=10'b1000010000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32,C_MCB_USE_EXTERNAL_BUFPLL=1)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3333,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111111111111000,C_ARB_TIME_SLOT_1=18'b111111111111111000,C_ARB_TIME_SLOT_2=18'b111111111111111000,C_ARB_TIME_SLOT_3=18'b111111111111111000,C_ARB_TIME_SLOT_4=18'b111111111111111000,C_ARB_TIME_SLOT_5=18'b111111111111111000,C_ARB_TIME_SLOT_6=18'b111111111111111000,C_ARB_TIME_SLOT_7=18'b111111111111111000,C_ARB_TIME_SLOT_8=18'b111111111111111000,C_ARB_TIME_SLOT_9=18'b111111111111111000,C_ARB_TIME_SLOT_10=18'b111111111111111000,C_ARB_TIME_SLOT_11=18'b111111111111111000,C_PORT_CONFIG="B32_B32_R32_R32_R32_R32",C_MEM_TRAS=45000,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_
SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RTT="DIV2",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=12'b0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELA
Y="HALF",C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32)>.
WARNING:HDLCompiler:872 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B32_B32_R32_R32_R32_R32",MEM_WIDTH=16,MEM_TYPE="DDR2",MEM_BURST_LEN=4,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=5,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=32'sb0101,MEM_DDR3_WRT_RECOVERY=5,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="50OHMS",MEM_DDR3_RTT="DIV2",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01110,MEM_RCD_VAL=32'sb0100,MEM_REFI_VAL=32'sb0100100001100,MEM_RFC_VAL=32'sb0100111,MEM_RP_VAL=32'sb0100,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=32'sb011,MEM_WTR_VAL=32'sb011,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=3'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111111111111000,ARB_TIME_SLOT_1=18'b111111111111111000,ARB_TIME_SLOT_2=18'b11
1111111111111000,ARB_TIME_SLOT_3=18'b111111111111111000,ARB_TIME_SLOT_4=18'b111111111111111000,ARB_TIME_SLOT_5=18'b111111111111111000,ARB_TIME_SLOT_6=18'b111111111111111000,ARB_TIME_SLOT_7=18'b111111111111111000,ARB_TIME_SLOT_8=18'b111111111111111000,ARB_TIME_SLOT_9=18'b111111111111111000,ARB_TIME_SLOT_10=18'b111111111111111000,ARB_TIME_SLOT_11=18'b111111111111111000)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 407: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 409: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 442: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 726: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 752: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 783: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 942: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 992: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" Line 829: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 789: Assignment to sysclk_2x_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 790: Assignment to sysclk_2x_180_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 791: Assignment to pll_ce_0_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 792: Assignment to pll_ce_90_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 793: Assignment to pll_lock_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 986: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 987: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 989: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 990: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 991: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 992: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 993: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1010: Assignment to s0_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1015: Assignment to s0_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1016: Assignment to s0_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1017: Assignment to s0_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1018: Assignment to s0_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1030: Assignment to s0_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1031: Assignment to s0_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1032: Assignment to s0_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1033: Assignment to s0_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1034: Assignment to s0_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1035: Assignment to s0_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1050: Assignment to s1_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1055: Assignment to s1_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1056: Assignment to s1_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1057: Assignment to s1_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1058: Assignment to s1_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1070: Assignment to s1_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1071: Assignment to s1_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1072: Assignment to s1_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1073: Assignment to s1_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1074: Assignment to s1_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1075: Assignment to s1_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1090: Assignment to s2_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1095: Assignment to s2_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1096: Assignment to s2_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1097: Assignment to s2_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1098: Assignment to s2_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1110: Assignment to s2_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1111: Assignment to s2_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1112: Assignment to s2_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1113: Assignment to s2_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1114: Assignment to s2_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1115: Assignment to s2_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1130: Assignment to s3_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1135: Assignment to s3_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1136: Assignment to s3_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1137: Assignment to s3_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1138: Assignment to s3_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1150: Assignment to s3_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1151: Assignment to s3_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1152: Assignment to s3_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1153: Assignment to s3_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1154: Assignment to s3_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1155: Assignment to s3_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1170: Assignment to s4_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1175: Assignment to s4_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1176: Assignment to s4_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1177: Assignment to s4_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1178: Assignment to s4_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1190: Assignment to s4_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1191: Assignment to s4_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1192: Assignment to s4_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1193: Assignment to s4_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1194: Assignment to s4_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1195: Assignment to s4_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1210: Assignment to s5_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1215: Assignment to s5_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1216: Assignment to s5_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1217: Assignment to s5_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1218: Assignment to s5_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1230: Assignment to s5_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1231: Assignment to s5_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1232: Assignment to s5_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1233: Assignment to s5_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1234: Assignment to s5_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 1235: Assignment to s5_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 437: Net <s0_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 438: Net <s0_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 439: Net <s0_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 440: Net <s0_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 441: Net <s0_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 442: Net <s0_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 443: Net <s0_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 444: Net <s0_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 445: Net <s0_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 446: Net <s0_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 447: Net <s0_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 448: Net <s0_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 450: Net <s0_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 451: Net <s0_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 452: Net <s0_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 453: Net <s0_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 458: Net <s0_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 459: Net <s0_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 460: Net <s0_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 461: Net <s0_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 462: Net <s0_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 463: Net <s0_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 464: Net <s0_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 465: Net <s0_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 466: Net <s0_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 467: Net <s0_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 468: Net <s0_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 475: Net <s0_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 477: Net <s1_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 478: Net <s1_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 479: Net <s1_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 480: Net <s1_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 481: Net <s1_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 482: Net <s1_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 483: Net <s1_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 484: Net <s1_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 485: Net <s1_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 486: Net <s1_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 487: Net <s1_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 488: Net <s1_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 490: Net <s1_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 491: Net <s1_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 492: Net <s1_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 493: Net <s1_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 498: Net <s1_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 499: Net <s1_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 500: Net <s1_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 501: Net <s1_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 502: Net <s1_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 503: Net <s1_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 504: Net <s1_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 505: Net <s1_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 506: Net <s1_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 507: Net <s1_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 508: Net <s1_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 515: Net <s1_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 517: Net <s2_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 518: Net <s2_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 519: Net <s2_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 520: Net <s2_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 521: Net <s2_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 522: Net <s2_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 523: Net <s2_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 524: Net <s2_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 525: Net <s2_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 526: Net <s2_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 527: Net <s2_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 528: Net <s2_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 530: Net <s2_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 531: Net <s2_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 532: Net <s2_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 533: Net <s2_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 538: Net <s2_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 539: Net <s2_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 540: Net <s2_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 541: Net <s2_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 542: Net <s2_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 543: Net <s2_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 544: Net <s2_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 545: Net <s2_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 546: Net <s2_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 547: Net <s2_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 548: Net <s2_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 555: Net <s2_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 557: Net <s3_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 558: Net <s3_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 559: Net <s3_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 560: Net <s3_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 561: Net <s3_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 562: Net <s3_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 563: Net <s3_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 564: Net <s3_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 565: Net <s3_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 566: Net <s3_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 567: Net <s3_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 568: Net <s3_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 570: Net <s3_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 571: Net <s3_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 572: Net <s3_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 573: Net <s3_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 578: Net <s3_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 579: Net <s3_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 580: Net <s3_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 581: Net <s3_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 582: Net <s3_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 583: Net <s3_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 584: Net <s3_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 585: Net <s3_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 586: Net <s3_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 587: Net <s3_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 588: Net <s3_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 595: Net <s3_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 597: Net <s4_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 598: Net <s4_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 599: Net <s4_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 600: Net <s4_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 601: Net <s4_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 602: Net <s4_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 603: Net <s4_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 604: Net <s4_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 605: Net <s4_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 606: Net <s4_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 607: Net <s4_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 608: Net <s4_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 610: Net <s4_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 611: Net <s4_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 612: Net <s4_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 613: Net <s4_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 618: Net <s4_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 619: Net <s4_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 620: Net <s4_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 621: Net <s4_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 622: Net <s4_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 623: Net <s4_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 624: Net <s4_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 625: Net <s4_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 626: Net <s4_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 627: Net <s4_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 628: Net <s4_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 635: Net <s4_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 637: Net <s5_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 638: Net <s5_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 639: Net <s5_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 640: Net <s5_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 641: Net <s5_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 642: Net <s5_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 643: Net <s5_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 644: Net <s5_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 645: Net <s5_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 646: Net <s5_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 647: Net <s5_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 648: Net <s5_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 650: Net <s5_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 651: Net <s5_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 652: Net <s5_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 653: Net <s5_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 658: Net <s5_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 659: Net <s5_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 660: Net <s5_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 661: Net <s5_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 662: Net <s5_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 663: Net <s5_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 664: Net <s5_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 665: Net <s5_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 666: Net <s5_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 667: Net <s5_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 668: Net <s5_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" Line 675: Net <s5_axi_rready> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 600: Assignment to c3_p1_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 601: Assignment to c3_p1_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 608: Assignment to c3_p1_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 609: Assignment to c3_p1_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 610: Assignment to c3_p1_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 611: Assignment to c3_p1_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 612: Assignment to c3_p1_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 617: Assignment to c3_p1_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 618: Assignment to c3_p1_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 619: Assignment to c3_p1_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 620: Assignment to c3_p1_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 621: Assignment to c3_p1_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 622: Assignment to c3_p1_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 631: Assignment to c3_p2_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 632: Assignment to c3_p2_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 639: Assignment to c3_p2_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 640: Assignment to c3_p2_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 641: Assignment to c3_p2_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 642: Assignment to c3_p2_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 643: Assignment to c3_p2_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 648: Assignment to c3_p2_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 649: Assignment to c3_p2_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 650: Assignment to c3_p2_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 651: Assignment to c3_p2_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 652: Assignment to c3_p2_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 653: Assignment to c3_p2_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 662: Assignment to c3_p3_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 663: Assignment to c3_p3_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 670: Assignment to c3_p3_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 671: Assignment to c3_p3_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 672: Assignment to c3_p3_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 673: Assignment to c3_p3_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 674: Assignment to c3_p3_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 679: Assignment to c3_p3_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 680: Assignment to c3_p3_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 681: Assignment to c3_p3_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 682: Assignment to c3_p3_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 683: Assignment to c3_p3_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 684: Assignment to c3_p3_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 693: Assignment to c3_p4_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 694: Assignment to c3_p4_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 701: Assignment to c3_p4_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 702: Assignment to c3_p4_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 703: Assignment to c3_p4_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 704: Assignment to c3_p4_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 705: Assignment to c3_p4_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 710: Assignment to c3_p4_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 711: Assignment to c3_p4_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 712: Assignment to c3_p4_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 713: Assignment to c3_p4_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 714: Assignment to c3_p4_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 715: Assignment to c3_p4_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 724: Assignment to c3_p5_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 725: Assignment to c3_p5_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 732: Assignment to c3_p5_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 733: Assignment to c3_p5_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 734: Assignment to c3_p5_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 735: Assignment to c3_p5_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 736: Assignment to c3_p5_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 741: Assignment to c3_p5_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 742: Assignment to c3_p5_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 743: Assignment to c3_p5_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 744: Assignment to c3_p5_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 745: Assignment to c3_p5_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 746: Assignment to c3_p5_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 749: Assignment to c3_selfrefresh_mode ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 268: Net <c3_p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 269: Net <c3_p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 270: Net <c3_p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 271: Net <c3_p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 272: Net <c3_p1_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 275: Net <c3_p1_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 276: Net <c3_p1_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 277: Net <c3_p1_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 278: Net <c3_p1_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 284: Net <c3_p1_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 285: Net <c3_p1_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 292: Net <c3_p2_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 293: Net <c3_p2_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 294: Net <c3_p2_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 295: Net <c3_p2_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 296: Net <c3_p2_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 299: Net <c3_p2_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 300: Net <c3_p2_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 301: Net <c3_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 302: Net <c3_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 308: Net <c3_p2_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 309: Net <c3_p2_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 316: Net <c3_p3_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 317: Net <c3_p3_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 318: Net <c3_p3_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 319: Net <c3_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 320: Net <c3_p3_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 323: Net <c3_p3_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 324: Net <c3_p3_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 325: Net <c3_p3_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 326: Net <c3_p3_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 332: Net <c3_p3_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 333: Net <c3_p3_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 340: Net <c3_p4_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 341: Net <c3_p4_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 342: Net <c3_p4_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 343: Net <c3_p4_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 344: Net <c3_p4_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 347: Net <c3_p4_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 348: Net <c3_p4_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 349: Net <c3_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 350: Net <c3_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 356: Net <c3_p4_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 357: Net <c3_p4_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 364: Net <c3_p5_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 365: Net <c3_p5_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 366: Net <c3_p5_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 367: Net <c3_p5_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 368: Net <c3_p5_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 371: Net <c3_p5_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 372: Net <c3_p5_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 373: Net <c3_p5_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 374: Net <c3_p5_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 380: Net <c3_p5_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" Line 381: Net <c3_p5_rd_en> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 181: Assignment to c3_p0_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 182: Assignment to c3_p0_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 190: Assignment to c3_p0_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 192: Assignment to c3_p0_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 193: Assignment to c3_p0_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 194: Assignment to c3_p0_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 200: Assignment to c3_p0_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 203: Assignment to c3_p0_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" Line 204: Assignment to c3_p0_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 280: Size mismatch in connection of port <reset>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <rs232_uart>.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/Final_Testing_Project/rs232_uart.v" Line 72: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <uart_tx6>.

Elaborating module <SRL16E(INIT=16'b0)>.

Elaborating module <LUT6(INIT=64'b1111111100000000111111100000000011111111100000001111111100000000)>.

Elaborating module <LUT6(INIT=64'b1111000011110000111000011110000011111000011110001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b1100110010010000011000001100110010101010010100000101000010101010)>.

Elaborating module <LUT6_2(INIT=64'b1111010011111100111101001111110000000100000000000000010011000000)>.

Elaborating module <LUT6_2(INIT=64'b01000000000000000010000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1100111110101010110011000000111100001111111111111111111111111111)>.

Elaborating module <LUT6(INIT=64'b1000010101010000000000000000000010101010101010101010101010101010)>.

Elaborating module <LUT6(INIT=64'b010011001100001000000000000000011001100110011001100110011001100)>.

Elaborating module <LUT6(INIT=64'b1000100001110000000000000000000011110000111100001111000011110000)>.

Elaborating module <LUT6(INIT=64'b1000011101000100000000000000000011111111000000001111111100000000)>.

Elaborating module <LUT6_2(INIT=64'b0110110000000000000000000000000001011010000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111111110000000111111110000000001111000011110001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000000000000)>.

Elaborating module <uart_rx6>.

Elaborating module <LUT6_2(INIT=64'b1100110011110000000000000000000010101010110011000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1100101011111111110010101111111100000000000000001100000011000000)>.

Elaborating module <LUT6_2(INIT=64'b1111000011001100111111111111111111001100101010101111111111111111)>.

Elaborating module <LUT6(INIT=64'b010111100101111101011111010111100000000000000001111111100000000)>.

Elaborating module <LUT6(INIT=64'b010001000100010000000001111000000000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0110110011001100000000000000000001011010101010100000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000010001000100010001000100010001000)>.

Elaborating module <sockit_top>.

Elaborating module <i2c_av_config>.

Elaborating module <i2c_controller>.
WARNING:HDLCompiler:189 - "/home/ise/VM_Sharing/Final_Testing_Project/sockit_top.v" Line 79: Size mismatch in connection of port <status>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/sockit_top.v" Line 79: Assignment to LED ignored, since the identifier is never used

Elaborating module <audio_codec>.

Elaborating module <audio_effects>.
WARNING:HDLCompiler:1127 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 337: Assignment to PLL_LOCKED ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 338: Size mismatch in connection of port <KEY>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 380: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 560: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 599: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 672: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" Line 706: Result of 27-bit expression is truncated to fit in 26-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <controller>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/controller.v".
        main_menu = 8'b00000000
        main_record = 8'b00000001
        main_play = 8'b00000010
        main_pause = 8'b00000011
        delete_all_messages = 8'b00000100
        record_part2 = 8'b00000101
        record_part3 = 8'b00000110
        play_part2 = 8'b00000111
        play_part3 = 8'b00001000
        play_part4 = 8'b00001001
        play_part5 = 8'b00001010
        del_all_part2 = 8'b00001011
        del_all_part3 = 8'b00001100
        del_all_part4 = 8'b00001101
        delete_message = 8'b00001111
        delete_message_part2 = 8'b00010000
        delete_message_part3 = 8'b00010001
        delete_message_part4 = 8'b00010010
        v_control = 8'b00010011
        skip_play = 8'b00010100
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" line 261: Output port <interrupt_ack> of the instance <pblaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/controller.v" line 322: Output port <PLL_LOCKED> of the instance <audio> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <pb_in_port>.
    Found 1-bit register for signal <read_from_uart>.
    Found 1-bit register for signal <record_track1>.
    Found 1-bit register for signal <record_track2>.
    Found 1-bit register for signal <record_track3>.
    Found 1-bit register for signal <record_track4>.
    Found 1-bit register for signal <record_track5>.
    Found 1-bit register for signal <play_track1>.
    Found 1-bit register for signal <play_track2>.
    Found 1-bit register for signal <play_track3>.
    Found 1-bit register for signal <play_track4>.
    Found 1-bit register for signal <play_track5>.
    Found 1-bit register for signal <delete_track1>.
    Found 1-bit register for signal <delete_track2>.
    Found 1-bit register for signal <delete_track3>.
    Found 1-bit register for signal <delete_track4>.
    Found 1-bit register for signal <delete_track5>.
    Found 1-bit register for signal <pause>.
    Found 1-bit register for signal <delete_all>.
    Found 1-bit register for signal <change_v>.
    Found 1-bit register for signal <high>.
    Found 1-bit register for signal <med>.
    Found 1-bit register for signal <low>.
    Found 1-bit register for signal <skip>.
    Found 1-bit register for signal <skip_p>.
    Found 26-bit register for signal <address>.
    Found 30-bit register for signal <count>.
    Found 1-bit register for signal <force_start>.
    Found 26-bit register for signal <max_address>.
    Found 8-bit register for signal <state>.
    Found 3-bit register for signal <curr_track>.
    Found 1-bit register for signal <playback>.
    Found 1-bit register for signal <skip_ack>.
    Found 2-bit register for signal <volume_control>.
    Found 1-bit register for signal <highLED>.
    Found 1-bit register for signal <medLED>.
    Found 1-bit register for signal <LEDRAM>.
    Found 1-bit register for signal <sample_a_check>.
    Found 1-bit register for signal <enableWrite>.
    Found 16-bit register for signal <RAMin>.
    Found 1-bit register for signal <reqRead>.
    Found 1-bit register for signal <ackRead>.
    Found 16-bit register for signal <tmpDATA>.
    Found 1-bit register for signal <sample_req_check>.
    Found 16-bit register for signal <mem_out>.
    Found 1-bit register for signal <deleted_all>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 150                                            |
    | Inputs             | 40                                             |
    | Outputs            | 24                                             |
    | Clock              | clk37 (rising_edge)                            |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <curr_track>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 186                                            |
    | Inputs             | 24                                             |
    | Outputs            | 39                                             |
    | Clock              | clk37 (rising_edge)                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit adder for signal <count[29]_GND_1_o_add_40_OUT> created at line 380.
    Found 26-bit adder for signal <address[25]_GND_1_o_add_157_OUT> created at line 560.
    Found 8-bit 13-to-1 multiplexer for signal <_n0686> created at line 214.
    Found 26-bit comparator greater for signal <address[25]_max_ram_address[25]_LessThan_47_o> created at line 436
    Found 26-bit comparator greater for signal <n0264> created at line 576
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 176 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  51 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <controller> synthesized.

Synthesizing Unit <wizard>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/ipcore_dir/wizard.v".
    Summary:
	no macro.
Unit <wizard> synthesized.

Synthesizing Unit <picoblaze>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/picoblaze.v".
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/picoblaze.v" line 68: Output port <k_write_strobe> of the instance <pblaze_cpu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <picoblaze> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/kcpsm6.v".
        hwbuild = 8'b00000000
        interrupt_vector = 12'b001111111111
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

Synthesizing Unit <myprogram2>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/myprogram2.v".
    Summary:
	no macro.
Unit <myprogram2> synthesized.

Synthesizing Unit <ram_interface_wrapper>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v".
        DATA_BYTE_WIDTH = 2
WARNING:Xst:647 - Input <address<25:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_wr_count> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_rst0> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_cmd_empty> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_cmd_full> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_wr_full> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_wr_underrun> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_wr_error> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_rd_full> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_rd_overflow> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/ram_interface_wrapper.v" line 130: Output port <c3_p0_rd_error> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
    Found 7-bit comparator greater for signal <rd_data_pres> created at line 207
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ram_interface_wrapper> synthesized.

Synthesizing Unit <ram_interface>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 3333
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p1_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p2_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p3_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p4_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/ram_interface.v" line 519: Output port <p5_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ram_interface> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/infrastructure.v".
        C_INCLK_PERIOD = 9999
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 16
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 6
        C_DIVCLK_DIVIDE = 1
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_wrapper>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v".
        C_MEMCLK_PERIOD = 3333
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_PORT_ENABLE = 6'b000001
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000000
        C_ARB_TIME_SLOT_1 = 18'b000000000000000000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000000
        C_ARB_TIME_SLOT_3 = 18'b000000000000000000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000000
        C_ARB_TIME_SLOT_5 = 18'b000000000000000000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000000
        C_ARB_TIME_SLOT_7 = 18'b000000000000000000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000000
        C_ARB_TIME_SLOT_9 = 18'b000000000000000000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000000
        C_ARB_TIME_SLOT_11 = 18'b000000000000000000
        C_MEM_TRAS = 45000
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MC_CALIB_BYPASS = "NO"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_CALIB_SOFT_IP = "TRUE"
        C_SIMULATION = "FALSE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <uo_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <status> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <sysclk_2x_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <sysclk_2x_180_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <pll_ce_0_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <pll_ce_90_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <pll_lock_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <uo_data_valid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <uo_cal_start> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <uo_sdo> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s0_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s1_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s2_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s3_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s4_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v" line 781: Output port <s5_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s0_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_wrapper> synthesized.

Synthesizing Unit <mcb_ui_top>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_ui_top.v".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000000
        C_ARB_TIME_SLOT_1 = 18'b000000000000000000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000000
        C_ARB_TIME_SLOT_3 = 18'b000000000000000000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000000
        C_ARB_TIME_SLOT_5 = 18'b000000000000000000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000000
        C_ARB_TIME_SLOT_7 = 18'b000000000000000000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000000
        C_ARB_TIME_SLOT_9 = 18'b000000000000000000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000000
        C_ARB_TIME_SLOT_11 = 18'b000000000000000000
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_TRAS = 45000
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 10'b1000010000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_SIMULATION = "FALSE"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_MCB_USE_EXTERNAL_BUFPLL = 1
        C_S0_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_ENABLE = 0
        C_S0_AXI_ID_WIDTH = 4
        C_S0_AXI_ADDR_WIDTH = 64
        C_S0_AXI_DATA_WIDTH = 32
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 1
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 1
        C_S0_AXI_ENABLE_AP = 0
        C_S1_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 64
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 1
        C_S1_AXI_SUPPORTS_WRITE = 1
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000000000
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 1
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 64
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 1
        C_S2_AXI_SUPPORTS_WRITE = 1
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000000000
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 1
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 64
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 1
        C_S3_AXI_SUPPORTS_WRITE = 1
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000000000
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 1
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 64
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 1
        C_S4_AXI_SUPPORTS_WRITE = 1
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000000000
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 1
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 64
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 1
        C_S5_AXI_SUPPORTS_WRITE = 1
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000000000
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 1
        C_S5_AXI_ENABLE_AP = 0
WARNING:Xst:647 - Input <s0_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s0_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcb_ui_top> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111111111111000
        C_ARB_TIME_SLOT_1 = 18'b111111111111111000
        C_ARB_TIME_SLOT_2 = 18'b111111111111111000
        C_ARB_TIME_SLOT_3 = 18'b111111111111111000
        C_ARB_TIME_SLOT_4 = 18'b111111111111111000
        C_ARB_TIME_SLOT_5 = 18'b111111111111111000
        C_ARB_TIME_SLOT_6 = 18'b111111111111111000
        C_ARB_TIME_SLOT_7 = 18'b111111111111111000
        C_ARB_TIME_SLOT_8 = 18'b111111111111111000
        C_ARB_TIME_SLOT_9 = 18'b111111111111111000
        C_ARB_TIME_SLOT_10 = 18'b111111111111111000
        C_ARB_TIME_SLOT_11 = 18'b111111111111111000
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_TRAS = 45000
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v" line 172: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR2"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" line 422: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v" line 439: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 135                                            |
    | Inputs             | 26                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 406.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 408.
    Found 7-bit subtractor for signal <GND_68_o_GND_68_o_sub_64_OUT> created at line 946.
    Found 8-bit subtractor for signal <GND_68_o_GND_68_o_sub_99_OUT> created at line 1001.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_68_o_sub_229_OUT> created at line 1500.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_68_o_add_12_OUT> created at line 511.
    Found 10-bit adder for signal <RstCounter[9]_GND_68_o_add_17_OUT> created at line 568.
    Found 8-bit adder for signal <WaitTimer[7]_GND_68_o_add_38_OUT> created at line 752.
    Found 6-bit adder for signal <count[5]_GND_68_o_add_47_OUT> created at line 775.
    Found 6-bit adder for signal <P_Term[5]_GND_68_o_add_62_OUT> created at line 942.
    Found 10-bit adder for signal <n0705[9:0]> created at line 471.
    Found 11-bit adder for signal <n0708[10:0]> created at line 471.
    Found 12-bit adder for signal <n0711[11:0]> created at line 471.
    Found 7-bit adder for signal <N_Term[6]_GND_68_o_add_76_OUT> created at line 992.
    Found 8-bit adder for signal <n0731[7:0]> created at line 471.
    Found 9-bit adder for signal <n0734[8:0]> created at line 471.
    Found 10-bit adder for signal <n0737[9:0]> created at line 471.
    Found 11-bit adder for signal <n0740[10:0]> created at line 471.
    Found 12-bit adder for signal <n0743[11:0]> created at line 471.
    Found 10-bit adder for signal <n0755[9:0]> created at line 471.
    Found 11-bit adder for signal <n0758[10:0]> created at line 471.
    Found 12-bit adder for signal <n0761[11:0]> created at line 471.
    Found 13-bit adder for signal <n0764[12:0]> created at line 471.
    Found 14-bit adder for signal <n0767[13:0]> created at line 471.
    Found 10-bit adder for signal <n0773> created at line 471.
    Found 8-bit adder for signal <counter_inc[7]_GND_68_o_add_211_OUT> created at line 1470.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_68_o_add_214_OUT> created at line 1475.
    Found 8-bit adder for signal <counter_dec[7]_GND_68_o_add_225_OUT> created at line 1495.
    Found 15-bit adder for signal <_n0868> created at line 471.
    Found 15-bit adder for signal <n0476> created at line 471.
    Found 13-bit adder for signal <_n0877> created at line 471.
    Found 13-bit adder for signal <n0484> created at line 471.
    Found 13-bit adder for signal <_n0879> created at line 471.
    Found 13-bit adder for signal <n0466> created at line 471.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 795.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_67_o_LessThan_17_o> created at line 566
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 763
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 764
    Found 6-bit comparator equal for signal <n0153> created at line 1008
    Found 7-bit comparator equal for signal <n0162> created at line 1041
    Found 6-bit comparator greater for signal <count[5]_PWR_67_o_LessThan_189_o> created at line 1412
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_195_o> created at line 1444
    Found 8-bit comparator greater for signal <n0242> created at line 1444
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o> created at line 1449
    Found 8-bit comparator greater for signal <n0246> created at line 1449
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o> created at line 1472
    Found 8-bit comparator lessequal for signal <n0260> created at line 1472
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o> created at line 1497
    Found 8-bit comparator lessequal for signal <n0278> created at line 1497
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred 210 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_69_o_add_15_OUT> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/home/ise/VM_Sharing/our main files/the v files/ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_70_o_add_16_OUT> created at line 301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <rs232_uart>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/rs232_uart.v".
        MAX_BAUD_COUNT = 651
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/rs232_uart.v" line 79: Output port <buffer_data_present> of the instance <transmitter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/rs232_uart.v" line 79: Output port <buffer_half_full> of the instance <transmitter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/rs232_uart.v" line 92: Output port <buffer_half_full> of the instance <receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/rs232_uart.v" line 92: Output port <buffer_full> of the instance <receiver> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <en_16_x_baud>.
    Found 10-bit register for signal <baud_count>.
    Found 10-bit adder for signal <baud_count[9]_GND_106_o_add_2_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <rs232_uart> synthesized.

Synthesizing Unit <uart_tx6>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/uart_tx6.v".
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_TX6_4" for instance <full_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <lsb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <msb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <read_flop>.
    Summary:
	no macro.
Unit <uart_tx6> synthesized.

Synthesizing Unit <uart_rx6>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/uart_rx6.v".
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <full_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_dly_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <buffer_write_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data01_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data0_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data1_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data23_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data2_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data3_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data45_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data4_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data5_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data67_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data6_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data7_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_flop>.
    Summary:
	no macro.
Unit <uart_rx6> synthesized.

Synthesizing Unit <sockit_top>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/sockit_top.v".
WARNING:Xst:647 - Input <KEY<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/VM_Sharing/Final_Testing_Project/sockit_top.v" line 74: Output port <status> of the instance <av_config> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <PLL_LOCKED> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <audio_sel>.
    Found 16x2-bit multiplier for signal <n0018> created at line 60.
    Found 16x2-bit multiplier for signal <n0019> created at line 63.
    Summary:
	inferred   2 Multiplier(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sockit_top> synthesized.

Synthesizing Unit <i2c_av_config>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/i2c_av_config.v".
        LAST_INDEX = 4'b1010
    Found 1-bit register for signal <i2c_start>.
    Found 2-bit register for signal <control_state>.
    Found 24-bit register for signal <i2c_data>.
    Found 4-bit register for signal <lut_index>.
    Found finite state machine <FSM_5> for signal <control_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <lut_index[3]_GND_132_o_add_4_OUT> created at line 73.
    Found 16x24-bit Read Only RAM for signal <n0040>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_av_config> synthesized.

Synthesizing Unit <i2c_controller>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/i2c_controller.v".
        LAST_STAGE = 5'b11101
    Found 5-bit register for signal <stage>.
    Found 1-bit register for signal <clock_en>.
    Found 1-bit register for signal <sdat>.
    Found 3-bit register for signal <acks>.
    Found 24-bit register for signal <data>.
    Found 7-bit register for signal <sclk_divider>.
    Found 5-bit adder for signal <stage[4]_GND_133_o_add_6_OUT> created at line 50.
    Found 7-bit adder for signal <sclk_divider[6]_GND_133_o_add_17_OUT> created at line 63.
    Found 1-bit tristate buffer for signal <i2c_sdat> created at line 28
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c_controller> synthesized.

Synthesizing Unit <audio_codec>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/audio_codec.v".
    Found 2-bit register for signal <bclk_divider>.
    Found 16-bit register for signal <shift_out>.
    Found 16-bit register for signal <shift_in>.
    Found 16-bit register for signal <shift_temp>.
    Found 8-bit register for signal <lrck_divider>.
    Found 8-bit adder for signal <lrck_divider[7]_GND_135_o_add_1_OUT> created at line 38.
    Found 2-bit adder for signal <bclk_divider[1]_GND_135_o_add_2_OUT> created at line 39.
    Found 16x2-bit multiplier for signal <n0044> created at line 45.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <audio_codec> synthesized.

Synthesizing Unit <audio_effects>.
    Related source file is "/home/ise/VM_Sharing/Final_Testing_Project/audio_effects.v".
        SINE = 0
        FEEDBACK = 1
WARNING:Xst:647 - Input <control<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'romdata', unconnected in block 'audio_effects', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <romdata>, simulation mismatch.
    Found 100x16-bit single-port Read Only RAM <Mram_romdata> for signal <romdata>.
    Found 16-bit register for signal <dat>.
    Found 7-bit register for signal <index>.
    Found 16-bit register for signal <last_sample>.
    Found 7-bit adder for signal <index[6]_GND_136_o_add_6_OUT> created at line 137.
    Found 16x2-bit multiplier for signal <n0024> created at line 131.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <audio_effects> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 100x16-bit single-port Read Only RAM                  : 1
 16x24-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 4
 16x2-bit multiplier                                   : 4
# Adders/Subtractors                                   : 44
 10-bit adder                                          : 6
 11-bit adder                                          : 3
 12-bit adder                                          : 3
 13-bit adder                                          : 5
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 2
 30-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
 8-bit adder                                           : 5
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 1
# Registers                                            : 151
 1-bit register                                        : 92
 10-bit register                                       : 2
 16-bit register                                       : 10
 2-bit register                                        : 3
 24-bit register                                       : 2
 25-bit register                                       : 1
 26-bit register                                       : 2
 3-bit register                                        : 3
 30-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 2
 6-bit register                                        : 5
 7-bit register                                        : 6
 8-bit register                                        : 20
# Comparators                                          : 17
 10-bit comparator greater                             : 1
 26-bit comparator greater                             : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 144
 1-bit 2-to-1 multiplexer                              : 53
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 8
 26-bit 2-to-1 multiplexer                             : 41
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 27
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> in Unit <mcb_soft_calibration_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <IODRPCTRLR_MEMCELL_ADDR_4> <IODRPCTRLR_MEMCELL_ADDR_5> <IODRPCTRLR_MEMCELL_ADDR_6> 
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <audio_codec>.
The following registers are absorbed into counter <bclk_divider>: 1 register on signal <bclk_divider>.
The following registers are absorbed into counter <lrck_divider>: 1 register on signal <lrck_divider>.
Unit <audio_codec> synthesized (advanced).

Synthesizing (advanced) Unit <audio_effects>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <audio_effects> synthesized (advanced).

Synthesizing (advanced) Unit <controller>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <controller> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_av_config>.
The following registers are absorbed into counter <lut_index>: 1 register on signal <lut_index>.
INFO:Xst:3231 - The small RAM <Mram_n0040> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 24-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lut_index>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <i2c_av_config> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_controller>.
The following registers are absorbed into counter <sclk_divider>: 1 register on signal <sclk_divider>.
The following registers are absorbed into counter <stage>: 1 register on signal <stage>.
Unit <i2c_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
	The following adders/subtractors are grouped into adder tree <Madd_n0466_Madd1> :
 	<Madd_n0708[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0711[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0879_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0737[9:0]1> :
 	<Madd_n0731[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0734[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0737[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <rs232_uart>.
The following registers are absorbed into counter <baud_count>: 1 register on signal <baud_count>.
Unit <rs232_uart> synthesized (advanced).

Synthesizing (advanced) Unit <sockit_top>.
	Found pipelined multiplier on signal <audio_input>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3218 - HDL ADVISOR - The RAM <ae/Mram_romdata> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ae/index>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sockit_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 100x16-bit single-port distributed Read Only RAM      : 1
 16x24-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 4
 16x2-bit multiplier                                   : 3
 16x2-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 7
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 26-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 4
# Adder Trees                                          : 2
 10-bit / 4-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 17
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 2
 30-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 4
 8-bit updown counter                                  : 1
# Registers                                            : 664
 Flip-Flops                                            : 664
# Comparators                                          : 17
 10-bit comparator greater                             : 1
 26-bit comparator greater                             : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 148
 1-bit 2-to-1 multiplexer                              : 67
 1-bit 3-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 8
 26-bit 2-to-1 multiplexer                             : 41
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 22
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <curr_track[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with user encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00000000
 00010100 | 00010100
 00000100 | 00000100
 00010011 | 00010011
 00000011 | 00000011
 00001111 | 00001111
 00000010 | 00000010
 00000001 | 00000001
 00000101 | 00000101
 00000111 | 00000111
 00001011 | 00001011
 00001000 | 00001000
 00001001 | 00001001
 00001010 | 00001010
 00001100 | 00001100
 00001101 | 00001101
 00010000 | 00010000
 00010001 | 00010001
 00010010 | 00010010
----------------------
INFO:Xst:2146 - In block <sockit_top>, Counter <ac/lrck_divider> <ac/bclk_divider> are equivalent, XST will keep only <ac/lrck_divider>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <audio/av_config/FSM_5> on signal <control_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_2> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Optimizing FSM <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_3> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_4> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
WARNING:Xst:1710 - FF/Latch <i2c_data_8> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_13> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_14> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_15> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_16> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_17> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_18> (without init value) has a constant value of 1 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_19> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_20> (without init value) has a constant value of 1 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_21> (without init value) has a constant value of 1 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_22> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_23> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ac/Mmult_n0044_1> of sequential type is unconnected in block <sockit_top>.
WARNING:Xst:2677 - Node <ac/Mmult_n0044_0> of sequential type is unconnected in block <sockit_top>.
WARNING:Xst:1426 - The value init of the FF/Latch max_address_0 hinder the constant cleaning in the block controller.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch max_address_1 hinder the constant cleaning in the block controller.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch max_address_2 hinder the constant cleaning in the block controller.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch max_address_3 hinder the constant cleaning in the block controller.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch max_address_4 hinder the constant cleaning in the block controller.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <max_address_17> has a constant value of 1 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <max_address_24> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <max_address_25> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance myclock/pll_base_inst in unit myclock/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <max_address_0> in Unit <controller> is equivalent to the following 4 FFs/Latches, which will be removed : <max_address_1> <max_address_2> <max_address_3> <max_address_4> 
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_23> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_22> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_21> (without init value) has a constant value of 1 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_20> (without init value) has a constant value of 1 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_19> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_18> (without init value) has a constant value of 1 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_17> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_16> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_15> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_14> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_13> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/av_config/control/data_8> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <max_address_15> in Unit <controller> is equivalent to the following 2 FFs/Latches, which will be removed : <max_address_19> <max_address_23> 
INFO:Xst:2261 - The FF/Latch <max_address_18> in Unit <controller> is equivalent to the following FF/Latch, which will be removed : <max_address_22> 
INFO:Xst:2261 - The FF/Latch <max_address_5> in Unit <controller> is equivalent to the following 2 FFs/Latches, which will be removed : <max_address_12> <max_address_21> 

Optimizing unit <uart_tx6> ...

Optimizing unit <uart_rx6> ...

Optimizing unit <kcpsm6> ...

Optimizing unit <myprogram2> ...

Optimizing unit <controller> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <infrastructure> ...
WARNING:Xst:1710 - FF/Latch <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_7> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_7> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <controller>.
INFO:Xst:2261 - The FF/Latch <medLED> in Unit <controller> is equivalent to the following FF/Latch, which will be removed : <volume_control_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <pblaze/pblaze_cpu/sync_interrupt_flop> in Unit <controller> is equivalent to the following FF/Latch : <pblaze/pblaze_cpu/sync_sleep_flop> 
FlipFlop RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 814
 Flip-Flops                                            : 814

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1936
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 90
#      LUT2                        : 177
#      LUT3                        : 204
#      LUT4                        : 229
#      LUT5                        : 183
#      LUT6                        : 446
#      LUT6_2                      : 78
#      MULT_AND                    : 7
#      MUXCY                       : 239
#      MUXF7                       : 19
#      VCC                         : 1
#      XORCY                       : 236
# FlipFlops/Latches                : 814
#      FD                          : 162
#      FDC                         : 19
#      FDCE                        : 26
#      FDE                         : 161
#      FDP                         : 1
#      FDR                         : 165
#      FDRE                        : 254
#      FDS                         : 10
#      FDSE                        : 16
# RAMS                             : 10
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAMB16BWER                  : 4
# Shift Registers                  : 16
#      SRL16E                      : 16
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGMUX                     : 1
# IO Buffers                       : 68
#      IBUF                        : 8
#      IBUFG                       : 1
#      IOBUF                       : 19
#      IOBUFDS                     : 2
#      OBUF                        : 14
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# Others                           : 76
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             814  out of  54576     1%  
 Number of Slice LUTs:                 1473  out of  27288     5%  
    Number used as Logic:              1433  out of  27288     5%  
    Number used as Memory:               40  out of   6408     0%  
       Number used as RAM:               24
       Number used as SRL:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1621
   Number with an unused Flip Flop:     807  out of   1621    49%  
   Number with an unused LUT:           148  out of   1621     9%  
   Number of fully used LUT-FF pairs:   666  out of   1621    41%  
   Number of unique control sets:        86

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  71  out of    320    22%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    116     3%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
clk                                | PLL_ADV:CLKOUT2                      | 164   |
myclock/pll_base_inst/CLKOUT0      | BUFG                                 | 200   |
myclock/pll_base_inst/CLKOUT3      | BUFG                                 | 111   |
myclock/pll_base_inst/CLKOUT2      | BUFG                                 | 48    |
clk                                | PLL_ADV:CLKOUT3                      | 317   |
max_address<24>                    | NONE(pblaze/pblaze_rom/kcpsm6_rom_hh)| 4     |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.546ns (Maximum Frequency: 104.760MHz)
   Minimum input arrival time before clock: 6.227ns
   Maximum output required time after clock: 5.231ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.412ns (frequency: 155.947MHz)
  Total number of paths / destination ports: 39074 / 1077
-------------------------------------------------------------------------
Delay:               8.550ns (Levels of Logic = 6)
  Source:            RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Source Clock:      clk rising 0.8X
  Destination Clock: clk rising 0.8X

  Data Path: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   1.109  RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2)
     LUT6:I0->O            1   0.203   0.944  RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13 (RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12)
     LUT6:I0->O            3   0.203   0.651  RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14 (RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13)
     LUT2:I1->O            5   0.205   1.059  RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15 (RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2)
     LUT6:I1->O            3   0.203   1.015  RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_68_o_equal_233_o<2>1 (RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_68_o_equal_233_o)
     LUT6:I0->O            2   0.203   0.981  RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o (RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o)
     LUT6:I0->O            8   0.203   0.802  RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1 (RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv)
     FDRE:CE                   0.322          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      8.550ns (1.989ns logic, 6.561ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myclock/pll_base_inst/CLKOUT0'
  Clock period: 9.546ns (frequency: 104.760MHz)
  Total number of paths / destination ports: 39875 / 465
-------------------------------------------------------------------------
Delay:               9.546ns (Levels of Logic = 6)
  Source:            pblaze/pblaze_rom/kcpsm6_rom_lh (RAM)
  Destination:       urt/transmitter/pointer0_flop (FF)
  Source Clock:      myclock/pll_base_inst/CLKOUT0 rising
  Destination Clock: myclock/pll_base_inst/CLKOUT0 rising

  Data Path: pblaze/pblaze_rom/kcpsm6_rom_lh to urt/transmitter/pointer0_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA3    1   1.850   0.579  pblaze/pblaze_rom/kcpsm6_rom_lh (pblaze/pblaze_rom/n0015<3>)
     LUT6_2:I0->O5        16   0.568   1.004  pblaze/pblaze_rom/s6_4k_mux12_lut (pblaze/instruction<12>)
     LUT6_2:I4->O6        10   0.568   0.961  pblaze/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut (pb_port_id<5>)
     LUT4:I2->O           11   0.203   0.883  _n0687<7>1 (_n0687)
     LUT6:I5->O           12   0.205   0.908  write_to_uart1 (write_to_uart)
     LUT6_2:I2->O5         1   0.568   0.579  urt/transmitter/data_present_lut (urt/transmitter/en_pointer)
     LUT6_2:I2->O6         1   0.568   0.000  urt/transmitter/pointer01_lut (urt/transmitter/pointer_value<1>)
     FDR:D                     0.102          urt/transmitter/pointer1_flop
    ----------------------------------------
    Total                      9.546ns (4.632ns logic, 4.914ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myclock/pll_base_inst/CLKOUT3'
  Clock period: 6.382ns (frequency: 156.698MHz)
  Total number of paths / destination ports: 2743 / 221
-------------------------------------------------------------------------
Delay:               6.382ns (Levels of Logic = 3)
  Source:            audio/ac/lrck_divider_1 (FF)
  Destination:       audio/ae/index_6 (FF)
  Source Clock:      myclock/pll_base_inst/CLKOUT3 rising
  Destination Clock: myclock/pll_base_inst/CLKOUT3 rising

  Data Path: audio/ac/lrck_divider_1 to audio/ae/index_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.447   1.109  audio/ac/lrck_divider_1 (audio/ac/lrck_divider_1)
     LUT6:I0->O           58   0.203   1.848  audio/ac/sample_req<0><7>11 (audio/ac/sample_req<0><7>1)
     LUT5:I1->O            8   0.203   1.167  audio/ae/_n0046<1>11 (audio/ae/_n0046<1>1)
     LUT6:I0->O            7   0.203   0.773  audio/ae/_n0046<1> (audio/ae/_n0046)
     FDRE:R                    0.430          audio/ae/index_0
    ----------------------------------------
    Total                      6.382ns (1.486ns logic, 4.896ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myclock/pll_base_inst/CLKOUT2'
  Clock period: 5.198ns (frequency: 192.398MHz)
  Total number of paths / destination ports: 483 / 104
-------------------------------------------------------------------------
Delay:               5.198ns (Levels of Logic = 4)
  Source:            audio/av_config/control/sclk_divider_0 (FF)
  Destination:       audio/av_config/control/sclk_divider_5 (FF)
  Source Clock:      myclock/pll_base_inst/CLKOUT2 rising
  Destination Clock: myclock/pll_base_inst/CLKOUT2 rising

  Data Path: audio/av_config/control/sclk_divider_0 to audio/av_config/control/sclk_divider_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  audio/av_config/control/sclk_divider_0 (audio/av_config/control/sclk_divider_0)
     LUT5:I0->O            5   0.203   0.715  audio/av_config/control/midlow<6>11 (audio/av_config/control/midlow<6>1)
     LUT3:I2->O            7   0.205   1.138  audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o<6>1 (audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o)
     LUT6:I0->O            2   0.203   0.864  audio/av_config/control/Mcount_sclk_divider_cy<4>11 (audio/av_config/control/Mcount_sclk_divider_cy<4>)
     LUT4:I0->O            1   0.203   0.000  audio/av_config/control/Mcount_sclk_divider_xor<5>11 (audio/av_config/control/Mcount_sclk_divider5)
     FDR:D                     0.102          audio/av_config/control/sclk_divider_5
    ----------------------------------------
    Total                      5.198ns (1.363ns logic, 3.835ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'max_address<24>'
  Clock period: 2.729ns (frequency: 366.455MHz)
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Delay:               2.729ns (Levels of Logic = 0)
  Source:            pblaze/pblaze_rom/kcpsm6_rom_hh (RAM)
  Destination:       pblaze/pblaze_rom/kcpsm6_rom_hh (RAM)
  Source Clock:      max_address<24> rising
  Destination Clock: max_address<24> rising

  Data Path: pblaze/pblaze_rom/kcpsm6_rom_hh to pblaze/pblaze_rom/kcpsm6_rom_hh
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB7    1   1.850   0.579  pblaze/pblaze_rom/kcpsm6_rom_hh (pblaze/pblaze_rom/n0032<7>)
     RAMB16BWER:DIB7           0.300          pblaze/pblaze_rom/kcpsm6_rom_hh
    ----------------------------------------
    Total                      2.729ns (2.150ns logic, 0.579ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 577 / 301
-------------------------------------------------------------------------
Offset:              6.227ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       medLED (FF)
  Destination Clock: clk rising 0.4X

  Data Path: reset to medLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.463  reset_IBUF (reset_IBUF)
     LUT3:I0->O           14   0.205   1.302  state_FSM_FFd7-In311 (state_FSM_FFd7-In31)
     LUT5:I0->O            2   0.203   0.617  _n084411 (_n08441)
     LUT3:I2->O            1   0.205   0.579  _n08442 (_n0844)
     FDR:R                     0.430          medLED
    ----------------------------------------
    Total                      6.227ns (2.265ns logic, 3.962ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'myclock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 60 / 58
-------------------------------------------------------------------------
Offset:              5.285ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       record_track1 (FF)
  Destination Clock: myclock/pll_base_inst/CLKOUT0 rising

  Data Path: reset to record_track1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.235  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.205   0.944  _n0920_inv23_SW0 (N22)
     LUT6:I0->O           23   0.203   1.153  _n0920_inv23 (_n0920_inv)
     FDE:CE                    0.322          record_track1
    ----------------------------------------
    Total                      5.285ns (1.952ns logic, 3.333ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'myclock/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 77 / 47
-------------------------------------------------------------------------
Offset:              5.277ns (Levels of Logic = 3)
  Source:            switches<1> (PAD)
  Destination:       audio/ae/index_6 (FF)
  Destination Clock: myclock/pll_base_inst/CLKOUT3 rising

  Data Path: switches<1> to audio/ae/index_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  switches_1_IBUF (switches_1_IBUF)
     LUT5:I2->O            8   0.205   1.167  audio/ae/_n0046<1>11 (audio/ae/_n0046<1>1)
     LUT6:I0->O            7   0.203   0.773  audio/ae/_n0046<1> (audio/ae/_n0046)
     FDRE:R                    0.430          audio/ae/index_0
    ----------------------------------------
    Total                      5.277ns (2.060ns logic, 3.217ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'myclock/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.180ns (Levels of Logic = 2)
  Source:            AUD_I2C_SDAT (PAD)
  Destination:       audio/av_config/control/acks_2 (FF)
  Destination Clock: myclock/pll_base_inst/CLKOUT2 rising

  Data Path: AUD_I2C_SDAT to audio/av_config/control/acks_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.651  AUD_I2C_SDAT_IOBUF (N139)
     LUT6:I5->O            1   0.205   0.000  audio/av_config/control/stage[4]_acks[2]_select_16_OUT<0>4 (audio/av_config/control/stage[4]_acks[2]_select_16_OUT<0>)
     FDSE:D                    0.102          audio/av_config/control/acks_0
    ----------------------------------------
    Total                      2.180ns (1.529ns logic, 0.651ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'myclock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            urt/transmitter/serial_flop (FF)
  Destination:       rs232_tx (PAD)
  Source Clock:      myclock/pll_base_inst/CLKOUT0 rising

  Data Path: urt/transmitter/serial_flop to rs232_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  urt/transmitter/serial_flop (rs232_tx_OBUF)
     OBUF:I->O                 2.571          rs232_tx_OBUF (rs232_tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'myclock/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.231ns (Levels of Logic = 2)
  Source:            audio/ac/lrck_divider_7 (FF)
  Destination:       AUD_ADCLRCK (PAD)
  Source Clock:      myclock/pll_base_inst/CLKOUT3 rising

  Data Path: audio/ac/lrck_divider_7 to AUD_ADCLRCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             39   0.447   1.391  audio/ac/lrck_divider_7 (audio/ac/lrck_divider_7)
     INV:I->O              2   0.206   0.616  audio/ac/_n00961_INV_0 (AUD_ADCLRCK_OBUF)
     OBUF:I->O                 2.571          AUD_ADCLRCK_OBUF (AUD_ADCLRCK)
    ----------------------------------------
    Total                      5.231ns (3.224ns logic, 2.007ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'myclock/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 2)
  Source:            audio/av_config/control/sclk_divider_6 (FF)
  Destination:       AUD_I2C_SCLK (PAD)
  Source Clock:      myclock/pll_base_inst/CLKOUT2 rising

  Data Path: audio/av_config/control/sclk_divider_6 to AUD_I2C_SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.849  audio/av_config/control/sclk_divider_6 (audio/av_config/control/sclk_divider_6)
     LUT2:I0->O            1   0.203   0.579  audio/av_config/control/i2c_sclk1 (AUD_I2C_SCLK_OBUF)
     OBUF:I->O                 2.571          AUD_I2C_SCLK_OBUF (AUD_I2C_SCLK)
    ----------------------------------------
    Total                      4.649ns (3.221ns logic, 1.428ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 192 / 138
-------------------------------------------------------------------------
Offset:              4.644ns (Levels of Logic = 1)
  Source:            medLED (FF)
  Destination:       medLED (PAD)
  Source Clock:      clk rising 0.4X

  Data Path: medLED to medLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             62   0.447   1.626  medLED (medLED_OBUF)
     OBUF:I->O                 2.571          medLED_OBUF (medLED)
    ----------------------------------------
    Total                      4.644ns (3.018ns logic, 1.626ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 757 / 708
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0:OQ (PAD)
  Destination:       hw_ram_ba<2> (PAD)

  Data Path: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0:OQ to hw_ram_ba<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0 (RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba<2>)
     OBUFT:I->O                2.571          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[2].iob_ba_inst (hw_ram_ba<2>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |    9.519|         |         |         |
myclock/pll_base_inst/CLKOUT0|    8.331|         |         |         |
myclock/pll_base_inst/CLKOUT3|    7.939|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock max_address<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
max_address<24>|    2.729|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock myclock/pll_base_inst/CLKOUT0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |    3.019|         |         |         |
myclock/pll_base_inst/CLKOUT0|    9.546|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myclock/pll_base_inst/CLKOUT2
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
myclock/pll_base_inst/CLKOUT2|    5.198|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myclock/pll_base_inst/CLKOUT3
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |    4.395|         |         |         |
myclock/pll_base_inst/CLKOUT3|    6.382|         |         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 2.57 secs
 
--> 


Total memory usage is 514388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1075 (   0 filtered)
Number of infos    :  183 (   0 filtered)

