INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/StateChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU_sim
