// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_HH_
#define _dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_832_16_1_1.h"
#include "myproject_mul_mul_16s_12s_26_3_1.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V.h"

namespace ap_rtl {

struct dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s : public sc_module {
    // Port declarations 43
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > data_0_V_address0;
    sc_out< sc_logic > data_0_V_ce0;
    sc_in< sc_lv<15> > data_0_V_q0;
    sc_out< sc_lv<4> > data_1_V_address0;
    sc_out< sc_logic > data_1_V_ce0;
    sc_in< sc_lv<15> > data_1_V_q0;
    sc_out< sc_lv<4> > data_2_V_address0;
    sc_out< sc_logic > data_2_V_ce0;
    sc_in< sc_lv<15> > data_2_V_q0;
    sc_out< sc_lv<4> > data_3_V_address0;
    sc_out< sc_logic > data_3_V_ce0;
    sc_in< sc_lv<15> > data_3_V_q0;
    sc_out< sc_lv<4> > data_4_V_address0;
    sc_out< sc_logic > data_4_V_ce0;
    sc_in< sc_lv<15> > data_4_V_q0;
    sc_out< sc_lv<4> > data_5_V_address0;
    sc_out< sc_logic > data_5_V_ce0;
    sc_in< sc_lv<15> > data_5_V_q0;
    sc_out< sc_lv<4> > data_6_V_address0;
    sc_out< sc_logic > data_6_V_ce0;
    sc_in< sc_lv<15> > data_6_V_q0;
    sc_out< sc_lv<4> > data_7_V_address0;
    sc_out< sc_logic > data_7_V_ce0;
    sc_in< sc_lv<15> > data_7_V_q0;
    sc_out< sc_lv<1> > res_0_V_address0;
    sc_out< sc_logic > res_0_V_ce0;
    sc_out< sc_logic > res_0_V_we0;
    sc_out< sc_lv<16> > res_0_V_d0;
    sc_out< sc_lv<1> > res_1_V_address0;
    sc_out< sc_logic > res_1_V_ce0;
    sc_out< sc_logic > res_1_V_we0;
    sc_out< sc_lv<16> > res_1_V_d0;
    sc_out< sc_lv<1> > res_2_V_address0;
    sc_out< sc_logic > res_2_V_ce0;
    sc_out< sc_logic > res_2_V_we0;
    sc_out< sc_lv<16> > res_2_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s);

    ~dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s();

    sc_trace_file* mVcdFile;

    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V* w10_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V* b10_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V* mult_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V* acc_V_U;
    myproject_mux_832_16_1_1<1,1,16,16,16,16,16,16,16,16,32,16>* myproject_mux_832_16_1_1_U672;
    myproject_mul_mul_16s_12s_26_3_1<1,3,16,12,26>* myproject_mul_mul_16s_12s_26_3_1_U673;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > w10_V_address0;
    sc_signal< sc_logic > w10_V_ce0;
    sc_signal< sc_lv<12> > w10_V_q0;
    sc_signal< sc_lv<3> > b10_V_address0;
    sc_signal< sc_logic > b10_V_ce0;
    sc_signal< sc_lv<11> > b10_V_q0;
    sc_signal< sc_lv<8> > ii_9_fu_392_p2;
    sc_signal< sc_lv<8> > ii_9_reg_710;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_fu_386_p2;
    sc_signal< sc_lv<11> > tmp_240_fu_508_p2;
    sc_signal< sc_lv<11> > tmp_240_reg_755;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<26> > OP1_V_cast_fu_514_p1;
    sc_signal< sc_lv<26> > OP1_V_cast_reg_760;
    sc_signal< sc_lv<3> > jj_5_fu_528_p2;
    sc_signal< sc_lv<3> > jj_5_reg_768;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<11> > index_fu_534_p2;
    sc_signal< sc_lv<11> > index_reg_773;
    sc_signal< sc_lv<1> > tmp_243_fu_522_p2;
    sc_signal< sc_lv<64> > tmp_246_fu_542_p1;
    sc_signal< sc_lv<64> > tmp_246_reg_778;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<12> > w10_V_load_reg_788;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<26> > grp_fu_702_p2;
    sc_signal< sc_lv<26> > p_Val2_s_reg_798;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > iacc_3_fu_566_p2;
    sc_signal< sc_lv<3> > iacc_3_reg_806;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > tmp_242_fu_572_p1;
    sc_signal< sc_lv<64> > tmp_242_reg_811;
    sc_signal< sc_lv<1> > tmp_s_fu_560_p2;
    sc_signal< sc_lv<11> > b10_V_load_reg_821;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > ii_10_fu_587_p2;
    sc_signal< sc_lv<8> > ii_10_reg_829;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<11> > tmp_245_fu_619_p2;
    sc_signal< sc_lv<11> > tmp_245_reg_834;
    sc_signal< sc_lv<1> > tmp_241_fu_581_p2;
    sc_signal< sc_lv<3> > jj_6_fu_635_p2;
    sc_signal< sc_lv<3> > jj_6_reg_842;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<11> > index_3_fu_641_p2;
    sc_signal< sc_lv<11> > index_3_reg_847;
    sc_signal< sc_lv<1> > tmp_250_fu_629_p2;
    sc_signal< sc_lv<3> > acc_V_addr_6_reg_852;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<16> > acc_V_q0;
    sc_signal< sc_lv<16> > p_Val2_29_reg_862;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<16> > mult_V_q0;
    sc_signal< sc_lv<16> > p_Val2_30_reg_867;
    sc_signal< sc_lv<3> > ires_3_fu_670_p2;
    sc_signal< sc_lv<3> > ires_3_reg_875;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > tmp_244_fu_664_p2;
    sc_signal< sc_lv<10> > mult_V_address0;
    sc_signal< sc_logic > mult_V_ce0;
    sc_signal< sc_logic > mult_V_we0;
    sc_signal< sc_lv<16> > mult_V_d0;
    sc_signal< sc_lv<3> > acc_V_address0;
    sc_signal< sc_logic > acc_V_ce0;
    sc_signal< sc_logic > acc_V_we0;
    sc_signal< sc_lv<16> > acc_V_d0;
    sc_signal< sc_lv<8> > ii_reg_317;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<3> > jj_reg_329;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > iacc_reg_340;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > ii2_reg_351;
    sc_signal< sc_lv<3> > jj3_reg_362;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<3> > ires_reg_374;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<64> > newIndex_fu_402_p1;
    sc_signal< sc_lv<64> > tmp_251_fu_649_p1;
    sc_signal< sc_lv<64> > tmp_252_fu_654_p1;
    sc_signal< sc_lv<64> > tmp_249_fu_676_p1;
    sc_signal< sc_lv<64> > newIndex9_fu_695_p1;
    sc_signal< sc_lv<16> > b10_V_load_cast_fu_577_p1;
    sc_signal< sc_lv<16> > p_Val2_s_70_fu_659_p2;
    sc_signal< sc_lv<2> > arrayNo5_cast_fu_681_p4;
    sc_signal< sc_lv<4> > tmp_469_fu_398_p1;
    sc_signal< sc_lv<4> > arrayNo_fu_414_p4;
    sc_signal< sc_lv<16> > cache_V_fu_460_p1;
    sc_signal< sc_lv<16> > cache_V_fu_460_p2;
    sc_signal< sc_lv<16> > cache_V_fu_460_p3;
    sc_signal< sc_lv<16> > cache_V_fu_460_p4;
    sc_signal< sc_lv<16> > cache_V_fu_460_p5;
    sc_signal< sc_lv<16> > cache_V_fu_460_p6;
    sc_signal< sc_lv<16> > cache_V_fu_460_p7;
    sc_signal< sc_lv<16> > cache_V_fu_460_p8;
    sc_signal< sc_lv<32> > cache_V_fu_460_p9;
    sc_signal< sc_lv<7> > tmp_470_fu_482_p1;
    sc_signal< sc_lv<10> > p_shl_fu_486_p3;
    sc_signal< sc_lv<8> > tmp_471_fu_498_p2;
    sc_signal< sc_lv<11> > p_shl_cast_fu_494_p1;
    sc_signal< sc_lv<11> > p_shl7_cast_fu_504_p1;
    sc_signal< sc_lv<16> > cache_V_fu_460_p10;
    sc_signal< sc_lv<11> > jj_cast6_fu_518_p1;
    sc_signal< sc_lv<32> > index_cast_fu_539_p1;
    sc_signal< sc_lv<7> > tmp_472_fu_593_p1;
    sc_signal< sc_lv<10> > p_shl8_fu_597_p3;
    sc_signal< sc_lv<8> > tmp_473_fu_609_p2;
    sc_signal< sc_lv<11> > p_shl8_cast_fu_605_p1;
    sc_signal< sc_lv<11> > p_shl9_cast_fu_615_p1;
    sc_signal< sc_lv<11> > jj3_cast3_fu_625_p1;
    sc_signal< sc_lv<32> > index_3_cast_fu_646_p1;
    sc_signal< sc_lv<1> > tmp_474_fu_691_p1;
    sc_signal< sc_lv<16> > grp_fu_702_p0;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_state8;
    static const sc_lv<20> ap_ST_fsm_state9;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_state11;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_state13;
    static const sc_lv<20> ap_ST_fsm_state14;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_state16;
    static const sc_lv<20> ap_ST_fsm_state17;
    static const sc_lv<20> ap_ST_fsm_state18;
    static const sc_lv<20> ap_ST_fsm_state19;
    static const sc_lv<20> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_19;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast_fu_514_p1();
    void thread_acc_V_address0();
    void thread_acc_V_ce0();
    void thread_acc_V_d0();
    void thread_acc_V_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo5_cast_fu_681_p4();
    void thread_arrayNo_fu_414_p4();
    void thread_b10_V_address0();
    void thread_b10_V_ce0();
    void thread_b10_V_load_cast_fu_577_p1();
    void thread_cache_V_fu_460_p1();
    void thread_cache_V_fu_460_p2();
    void thread_cache_V_fu_460_p3();
    void thread_cache_V_fu_460_p4();
    void thread_cache_V_fu_460_p5();
    void thread_cache_V_fu_460_p6();
    void thread_cache_V_fu_460_p7();
    void thread_cache_V_fu_460_p8();
    void thread_cache_V_fu_460_p9();
    void thread_data_0_V_address0();
    void thread_data_0_V_ce0();
    void thread_data_1_V_address0();
    void thread_data_1_V_ce0();
    void thread_data_2_V_address0();
    void thread_data_2_V_ce0();
    void thread_data_3_V_address0();
    void thread_data_3_V_ce0();
    void thread_data_4_V_address0();
    void thread_data_4_V_ce0();
    void thread_data_5_V_address0();
    void thread_data_5_V_ce0();
    void thread_data_6_V_address0();
    void thread_data_6_V_ce0();
    void thread_data_7_V_address0();
    void thread_data_7_V_ce0();
    void thread_grp_fu_702_p0();
    void thread_iacc_3_fu_566_p2();
    void thread_ii_10_fu_587_p2();
    void thread_ii_9_fu_392_p2();
    void thread_index_3_cast_fu_646_p1();
    void thread_index_3_fu_641_p2();
    void thread_index_cast_fu_539_p1();
    void thread_index_fu_534_p2();
    void thread_ires_3_fu_670_p2();
    void thread_jj3_cast3_fu_625_p1();
    void thread_jj_5_fu_528_p2();
    void thread_jj_6_fu_635_p2();
    void thread_jj_cast6_fu_518_p1();
    void thread_mult_V_address0();
    void thread_mult_V_ce0();
    void thread_mult_V_d0();
    void thread_mult_V_we0();
    void thread_newIndex9_fu_695_p1();
    void thread_newIndex_fu_402_p1();
    void thread_p_Val2_s_70_fu_659_p2();
    void thread_p_shl7_cast_fu_504_p1();
    void thread_p_shl8_cast_fu_605_p1();
    void thread_p_shl8_fu_597_p3();
    void thread_p_shl9_cast_fu_615_p1();
    void thread_p_shl_cast_fu_494_p1();
    void thread_p_shl_fu_486_p3();
    void thread_res_0_V_address0();
    void thread_res_0_V_ce0();
    void thread_res_0_V_d0();
    void thread_res_0_V_we0();
    void thread_res_1_V_address0();
    void thread_res_1_V_ce0();
    void thread_res_1_V_d0();
    void thread_res_1_V_we0();
    void thread_res_2_V_address0();
    void thread_res_2_V_ce0();
    void thread_res_2_V_d0();
    void thread_res_2_V_we0();
    void thread_tmp_240_fu_508_p2();
    void thread_tmp_241_fu_581_p2();
    void thread_tmp_242_fu_572_p1();
    void thread_tmp_243_fu_522_p2();
    void thread_tmp_244_fu_664_p2();
    void thread_tmp_245_fu_619_p2();
    void thread_tmp_246_fu_542_p1();
    void thread_tmp_249_fu_676_p1();
    void thread_tmp_250_fu_629_p2();
    void thread_tmp_251_fu_649_p1();
    void thread_tmp_252_fu_654_p1();
    void thread_tmp_469_fu_398_p1();
    void thread_tmp_470_fu_482_p1();
    void thread_tmp_471_fu_498_p2();
    void thread_tmp_472_fu_593_p1();
    void thread_tmp_473_fu_609_p2();
    void thread_tmp_474_fu_691_p1();
    void thread_tmp_fu_386_p2();
    void thread_tmp_s_fu_560_p2();
    void thread_w10_V_address0();
    void thread_w10_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
