 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : qpsk_top
Version: U-2022.12
Date   : Tue Nov 14 17:37:54 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: fir_i/product_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk_8megahz)
  Endpoint: fir_i/sum_buf_reg[13]
            (rising edge-triggered flip-flop clocked by clk_8megahz)
  Path Group: clk_8megahz
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qpsk_top           tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_8megahz (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  fir_i/product_reg[1][0]/CK (DFFRX1)                     0.00       0.50 r
  fir_i/product_reg[1][0]/Q (DFFRX1)                      0.63       1.13 f
  fir_i/add_9_root_add_0_root_add_160_16/A[0] (pulseshapingfilter_1_DW01_add_10_DW01_add_27)
                                                          0.00       1.13 f
  fir_i/add_9_root_add_0_root_add_160_16/U1/Y (AND2X2)
                                                          0.25       1.39 f
  fir_i/add_9_root_add_0_root_add_160_16/U1_1/CO (ADDFXL)
                                                          0.48       1.86 f
  fir_i/add_9_root_add_0_root_add_160_16/U1_2/CO (ADDFXL)
                                                          0.53       2.39 f
  fir_i/add_9_root_add_0_root_add_160_16/U1_3/CO (ADDFXL)
                                                          0.53       2.92 f
  fir_i/add_9_root_add_0_root_add_160_16/U1_4/CO (ADDFXL)
                                                          0.53       3.44 f
  fir_i/add_9_root_add_0_root_add_160_16/U1_5/S (ADDFXL)
                                                          0.56       4.01 r
  fir_i/add_9_root_add_0_root_add_160_16/SUM[5] (pulseshapingfilter_1_DW01_add_10_DW01_add_27)
                                                          0.00       4.01 r
  fir_i/add_4_root_add_0_root_add_160_16/B[5] (pulseshapingfilter_1_DW01_add_9_DW01_add_26)
                                                          0.00       4.01 r
  fir_i/add_4_root_add_0_root_add_160_16/U1_5/CO (ADDFXL)
                                                          0.86       4.87 r
  fir_i/add_4_root_add_0_root_add_160_16/U1_6/S (ADDFXL)
                                                          0.62       5.48 r
  fir_i/add_4_root_add_0_root_add_160_16/SUM[6] (pulseshapingfilter_1_DW01_add_9_DW01_add_26)
                                                          0.00       5.48 r
  fir_i/add_2_root_add_0_root_add_160_16/B[6] (pulseshapingfilter_1_DW01_add_2_DW01_add_19)
                                                          0.00       5.48 r
  fir_i/add_2_root_add_0_root_add_160_16/U1_6/CO (ADDFXL)
                                                          0.86       6.34 r
  fir_i/add_2_root_add_0_root_add_160_16/U1_7/S (ADDFXL)
                                                          0.61       6.96 r
  fir_i/add_2_root_add_0_root_add_160_16/SUM[7] (pulseshapingfilter_1_DW01_add_2_DW01_add_19)
                                                          0.00       6.96 r
  fir_i/add_0_root_add_0_root_add_160_16/A[7] (pulseshapingfilter_1_DW01_add_0_DW01_add_17)
                                                          0.00       6.96 r
  fir_i/add_0_root_add_0_root_add_160_16/U1_7/CO (ADDFXL)
                                                          0.80       7.76 r
  fir_i/add_0_root_add_0_root_add_160_16/U1_8/CO (ADDFXL)
                                                          0.51       8.26 r
  fir_i/add_0_root_add_0_root_add_160_16/U1_9/CO (ADDFX2)
                                                          0.42       8.69 r
  fir_i/add_0_root_add_0_root_add_160_16/U4/Y (NAND2X1)
                                                          0.15       8.84 f
  fir_i/add_0_root_add_0_root_add_160_16/U2/Y (NAND3X1)
                                                          0.22       9.06 r
  fir_i/add_0_root_add_0_root_add_160_16/U1_11/CO (ADDFHX2)
                                                          0.34       9.39 r
  fir_i/add_0_root_add_0_root_add_160_16/U11/Y (NAND2X1)
                                                          0.15       9.54 f
  fir_i/add_0_root_add_0_root_add_160_16/U8/Y (NAND3X1)
                                                          0.23       9.77 r
  fir_i/add_0_root_add_0_root_add_160_16/U1_13/Y (XOR3X1)
                                                          0.39      10.15 r
  fir_i/add_0_root_add_0_root_add_160_16/SUM[13] (pulseshapingfilter_1_DW01_add_0_DW01_add_17)
                                                          0.00      10.15 r
  fir_i/sum_buf_reg[13]/D (DFFRX1)                        0.00      10.15 r
  data arrival time                                                 10.15

  clock clk_8megahz (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  fir_i/sum_buf_reg[13]/CK (DFFRX1)                       0.00      10.40 r
  library setup time                                     -0.25      10.15
  data required time                                                10.15
  --------------------------------------------------------------------------
  data required time                                                10.15
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
