// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_top_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inter_2_address0,
        inter_2_ce0,
        inter_2_q0,
        inter_2_address1,
        inter_2_ce1,
        inter_2_q1,
        inter_3_address0,
        inter_3_ce0,
        inter_3_we0,
        inter_3_d0,
        max_ret3_max_fu_299_p_din1,
        max_ret3_max_fu_299_p_din2,
        max_ret3_max_fu_299_p_din3,
        max_ret3_max_fu_299_p_din4,
        max_ret3_max_fu_299_p_dout0,
        max_ret3_max_fu_299_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] inter_2_address0;
output   inter_2_ce0;
input  [7:0] inter_2_q0;
output  [13:0] inter_2_address1;
output   inter_2_ce1;
input  [7:0] inter_2_q1;
output  [11:0] inter_3_address0;
output   inter_3_ce0;
output   inter_3_we0;
output  [7:0] inter_3_d0;
output  [7:0] max_ret3_max_fu_299_p_din1;
output  [7:0] max_ret3_max_fu_299_p_din2;
output  [7:0] max_ret3_max_fu_299_p_din3;
output  [7:0] max_ret3_max_fu_299_p_din4;
input  [7:0] max_ret3_max_fu_299_p_dout0;
input   max_ret3_max_fu_299_p_ready;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln242_reg_341;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln242_fu_152_p2;
wire    ap_block_pp0_stage0_11001;
wire   [6:0] select_ln242_fu_188_p3;
reg   [6:0] select_ln242_reg_345;
reg   [5:0] tmp_s_reg_350;
reg   [5:0] tmp_s_reg_350_pp0_iter1_reg;
wire   [5:0] tmp_34_fu_235_p4;
reg   [5:0] tmp_34_reg_362;
reg   [5:0] tmp_34_reg_362_pp0_iter1_reg;
wire    ap_block_pp0_stage1_11001;
reg   [7:0] inter_2_load_reg_378;
reg   [7:0] inter_2_load_1_reg_388;
reg   [7:0] inter_2_load_2_reg_393;
reg   [7:0] inter_2_load_3_reg_398;
reg   [7:0] max_ret3_reg_403;
wire    ap_block_pp0_stage1_11001_ignoreCallOp54;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_ignoreCallOp54;
wire   [63:0] zext_ln244_fu_230_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln244_2_fu_255_p1;
wire   [63:0] zext_ln244_1_fu_289_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln244_3_fu_304_p1;
wire   [63:0] zext_ln244_4_fu_315_p1;
reg   [7:0] j_fu_60;
wire   [7:0] add_ln243_fu_260_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_j_load;
reg   [7:0] i_fu_64;
wire   [7:0] select_ln242_1_fu_200_p3;
reg   [7:0] ap_sig_allocacmp_i_load;
reg   [12:0] indvar_flatten_fu_68;
wire   [12:0] add_ln242_1_fu_158_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
reg    inter_2_ce1_local;
reg   [13:0] inter_2_address1_local;
reg    inter_2_ce0_local;
reg   [13:0] inter_2_address0_local;
reg    inter_3_we0_local;
reg    inter_3_ce0_local;
wire   [0:0] tmp_fu_180_p3;
wire   [6:0] trunc_ln242_fu_170_p1;
wire   [7:0] add_ln242_fu_174_p2;
wire   [6:0] trunc_ln244_fu_208_p1;
wire   [13:0] add_ln_fu_222_p3;
wire   [13:0] tmp_35_fu_245_p4;
wire   [7:0] zext_ln242_fu_196_p1;
wire   [13:0] add_ln244_1_fu_281_p4;
wire   [13:0] tmp_36_fu_294_p5;
wire   [11:0] tmp_37_fu_309_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_60 = 8'd0;
#0 i_fu_64 = 8'd0;
#0 indvar_flatten_fu_68 = 13'd0;
#0 ap_done_reg = 1'b0;
end

real_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln242_fu_152_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_64 <= select_ln242_1_fu_200_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_64 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln242_fu_152_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_68 <= add_ln242_1_fu_158_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_68 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln242_fu_152_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_60 <= add_ln243_fu_260_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_60 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln242_reg_341 <= icmp_ln242_fu_152_p2;
        select_ln242_reg_345 <= select_ln242_fu_188_p3;
        tmp_34_reg_362 <= {{select_ln242_fu_188_p3[6:1]}};
        tmp_34_reg_362_pp0_iter1_reg <= tmp_34_reg_362;
        tmp_s_reg_350 <= {{select_ln242_1_fu_200_p3[6:1]}};
        tmp_s_reg_350_pp0_iter1_reg <= tmp_s_reg_350;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inter_2_load_1_reg_388 <= inter_2_q0;
        inter_2_load_reg_378 <= inter_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inter_2_load_2_reg_393 <= inter_2_q1;
        inter_2_load_3_reg_398 <= inter_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_ret3_reg_403 <= max_ret3_max_fu_299_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln242_reg_341 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln242_reg_341 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 8'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_68;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 8'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_60;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inter_2_address0_local = zext_ln244_3_fu_304_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inter_2_address0_local = zext_ln244_2_fu_255_p1;
    end else begin
        inter_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inter_2_address1_local = zext_ln244_1_fu_289_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inter_2_address1_local = zext_ln244_fu_230_p1;
    end else begin
        inter_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inter_2_ce0_local = 1'b1;
    end else begin
        inter_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inter_2_ce1_local = 1'b1;
    end else begin
        inter_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inter_3_ce0_local = 1'b1;
    end else begin
        inter_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inter_3_we0_local = 1'b1;
    end else begin
        inter_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln242_1_fu_158_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln242_fu_174_p2 = (ap_sig_allocacmp_i_load + 8'd2);

assign add_ln243_fu_260_p2 = (zext_ln242_fu_196_p1 + 8'd2);

assign add_ln244_1_fu_281_p4 = {{{tmp_s_reg_350}, {1'd1}}, {select_ln242_reg_345}};

assign add_ln_fu_222_p3 = {{trunc_ln244_fu_208_p1}, {select_ln242_fu_188_p3}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp54 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_ignoreCallOp54 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign icmp_ln242_fu_152_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd4096) ? 1'b1 : 1'b0);

assign inter_2_address0 = inter_2_address0_local;

assign inter_2_address1 = inter_2_address1_local;

assign inter_2_ce0 = inter_2_ce0_local;

assign inter_2_ce1 = inter_2_ce1_local;

assign inter_3_address0 = zext_ln244_4_fu_315_p1;

assign inter_3_ce0 = inter_3_ce0_local;

assign inter_3_d0 = max_ret3_reg_403;

assign inter_3_we0 = inter_3_we0_local;

assign max_ret3_max_fu_299_p_din1 = inter_2_load_reg_378;

assign max_ret3_max_fu_299_p_din2 = inter_2_load_1_reg_388;

assign max_ret3_max_fu_299_p_din3 = inter_2_load_2_reg_393;

assign max_ret3_max_fu_299_p_din4 = inter_2_load_3_reg_398;

assign select_ln242_1_fu_200_p3 = ((tmp_fu_180_p3[0:0] == 1'b1) ? add_ln242_fu_174_p2 : ap_sig_allocacmp_i_load);

assign select_ln242_fu_188_p3 = ((tmp_fu_180_p3[0:0] == 1'b1) ? 7'd0 : trunc_ln242_fu_170_p1);

assign tmp_34_fu_235_p4 = {{select_ln242_fu_188_p3[6:1]}};

assign tmp_35_fu_245_p4 = {{{trunc_ln244_fu_208_p1}, {tmp_34_fu_235_p4}}, {1'd1}};

assign tmp_36_fu_294_p5 = {{{{tmp_s_reg_350}, {1'd1}}, {tmp_34_reg_362}}, {1'd1}};

assign tmp_37_fu_309_p3 = {{tmp_s_reg_350_pp0_iter1_reg}, {tmp_34_reg_362_pp0_iter1_reg}};

assign tmp_fu_180_p3 = ap_sig_allocacmp_j_load[32'd7];

assign trunc_ln242_fu_170_p1 = ap_sig_allocacmp_j_load[6:0];

assign trunc_ln244_fu_208_p1 = select_ln242_1_fu_200_p3[6:0];

assign zext_ln242_fu_196_p1 = select_ln242_fu_188_p3;

assign zext_ln244_1_fu_289_p1 = add_ln244_1_fu_281_p4;

assign zext_ln244_2_fu_255_p1 = tmp_35_fu_245_p4;

assign zext_ln244_3_fu_304_p1 = tmp_36_fu_294_p5;

assign zext_ln244_4_fu_315_p1 = tmp_37_fu_309_p3;

assign zext_ln244_fu_230_p1 = add_ln_fu_222_p3;

endmodule //real_top_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4
