Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 22:31:22 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_13_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.751ns (23.215%)  route 2.484ns (76.785%))
  Logic Levels:           8  (CARRY8=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 6.934 - 4.000 ) 
    Source Clock Delay      (SCD):    3.562ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.625ns (routing 1.576ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.287ns (routing 1.429ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8224, routed)        2.625     3.562    Delay1No11_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X160Y180       FDCE                                         r  Delay1No11_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y180       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.641 r  Delay1No11_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.770     4.411    Delay1No10_instance/Y_reg[33]_0[0]
    SLICE_X153Y213       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     4.501 r  Delay1No10_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.009     4.510    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X153Y213       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.700 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.726    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X153Y214       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.741 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.767    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X153Y215       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.819 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.392     5.211    Delay1No10_instance/CO[0]
    SLICE_X155Y216       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.279 f  Delay1No10_instance/shiftedFracY_d1[32]_i_6__0/O
                         net (fo=4, routed)           0.363     5.642    Delay1No10_instance/shiftedFracY_d1[32]_i_6__0_n_0
    SLICE_X153Y217       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.741 f  Delay1No10_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.349     6.090    Delay1No10_instance/shiftVal__5[0]
    SLICE_X149Y214       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     6.180 r  Delay1No10_instance/shiftedFracY_d1[32]_i_3__0/O
                         net (fo=6, routed)           0.261     6.441    Delay1No10_instance/shiftedFracY_d1[32]_i_3__0_n_0
    SLICE_X151Y212       LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.509 r  Delay1No10_instance/shiftedFracY_d1[40]_i_1__0/O
                         net (fo=2, routed)           0.288     6.797    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[17]
    SLICE_X151Y212       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8224, routed)        2.287     6.934    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X151Y212       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/C
                         clock pessimism              0.489     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X151Y212       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.412    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  0.615    




