{
  "module_name": "ivsrcid_vislands30.h",
  "hash_id": "6837f3c39dee1b58f2c1f523631a5e0013c0d01c2656870dc0bd0480ded5d03a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/ivsrcid/ivsrcid_vislands30.h",
  "human_readable_source": " \n\n#ifndef _IVSRCID_VISLANDS30_H_\n#define _IVSRCID_VISLANDS30_H_\n\n\n\n\n#define VISLANDS30_IV_SRCID_D1_V_UPDATE_INT\t\t            7\t    \n#define VISLANDS30_IV_EXTID_D1_V_UPDATE_INT                  0\n\n#define VISLANDS30_IV_SRCID_D1_GRPH_PFLIP\t\t            8\t    \n#define VISLANDS30_IV_EXTID_D1_GRPH_PFLIP                    0\n\n#define VISLANDS30_IV_SRCID_D2_V_UPDATE_INT\t\t            9\t    \n#define VISLANDS30_IV_EXTID_D2_V_UPDATE_INT                  0\n\n#define VISLANDS30_IV_SRCID_D2_GRPH_PFLIP  \t\t            10\t    \n#define VISLANDS30_IV_EXTID_D2_GRPH_PFLIP                    0\n\n#define VISLANDS30_IV_SRCID_D3_V_UPDATE_INT\t\t            11\t    \n#define VISLANDS30_IV_EXTID_D3_V_UPDATE_INT                  0\n\n#define VISLANDS30_IV_SRCID_D3_GRPH_PFLIP\t\t            12\t    \n#define VISLANDS30_IV_EXTID_D3_GRPH_PFLIP                    0\n\n#define VISLANDS30_IV_SRCID_D4_V_UPDATE_INT\t\t            13\t    \n#define VISLANDS30_IV_EXTID_D4_V_UPDATE_INT                  0\n\n#define VISLANDS30_IV_SRCID_D4_GRPH_PFLIP\t\t            14\t    \n#define VISLANDS30_IV_EXTID_D4_GRPH_PFLIP                    0\n\n#define VISLANDS30_IV_SRCID_D5_V_UPDATE_INT\t\t            15\t    \n#define VISLANDS30_IV_EXTID_D5_V_UPDATE_INT                  0\n\n#define VISLANDS30_IV_SRCID_D5_GRPH_PFLIP\t\t            16\t    \n#define VISLANDS30_IV_EXTID_D5_GRPH_PFLIP                    0\n\n#define VISLANDS30_IV_SRCID_D6_V_UPDATE_INT\t\t            17\t    \n#define VISLANDS30_IV_EXTID_D6_V_UPDATE_INT                  0\n\n#define VISLANDS30_IV_SRCID_D6_GRPH_PFLIP\t\t            18\t    \n#define VISLANDS30_IV_EXTID_D6_GRPH_PFLIP                    0\n\n#define VISLANDS30_IV_SRCID_D1_VERTICAL_INTERRUPT0           19      \n#define VISLANDS30_IV_EXTID_D1_VERTICAL_INTERRUPT0           7\n\n#define VISLANDS30_IV_SRCID_D1_VERTICAL_INTERRUPT1           19      \n#define VISLANDS30_IV_EXTID_D1_VERTICAL_INTERRUPT1           8\n\n#define VISLANDS30_IV_SRCID_D1_VERTICAL_INTERRUPT2           19      \n#define VISLANDS30_IV_EXTID_D1_VERTICAL_INTERRUPT2           9\n\n#define VISLANDS30_IV_SRCID_D1_EXT_TIMING_SYNC_LOSS          19      \n#define VISLANDS30_IV_EXTID_D1_EXT_TIMING_SYNC_LOSS          10\n\n#define VISLANDS30_IV_SRCID_D1_EXT_TIMING_SYNC               19      \n#define VISLANDS30_IV_EXTID_D1_EXT_TIMING_SYNC               11\n\n#define VISLANDS30_IV_SRCID_D1_EXT_TIMING_SIGNAL             19      \n#define VISLANDS30_IV_EXTID_D1_EXT_TIMING_SIGNAL             12\n\n#define VISLANDS30_IV_SRCID_D2_VERTICAL_INTERRUPT0           20      \n#define VISLANDS30_IV_EXTID_D2_VERTICAL_INTERRUPT0           7\n\n#define VISLANDS30_IV_SRCID_D2_VERTICAL_INTERRUPT1           20      \n#define VISLANDS30_IV_EXTID_D2_VERTICAL_INTERRUPT1           8\n\n#define VISLANDS30_IV_SRCID_D2_VERTICAL_INTERRUPT2           20      \n#define VISLANDS30_IV_EXTID_D2_VERTICAL_INTERRUPT2           9\n\n#define VISLANDS30_IV_SRCID_D2_EXT_TIMING_SYNC_LOSS          20      \n#define VISLANDS30_IV_EXTID_D2_EXT_TIMING_SYNC_LOSS          10\n\n#define VISLANDS30_IV_SRCID_D2_EXT_TIMING_SYNC               20      \n#define VISLANDS30_IV_EXTID_D2_EXT_TIMING_SYNC               11\n\n#define VISLANDS30_IV_SRCID_D2_EXT_TIMING_SIGNAL             20      \n#define VISLANDS30_IV_EXTID_D2_EXT_TIMING_SIGNAL             12\n\n#define VISLANDS30_IV_SRCID_D3_VERTICAL_INTERRUPT0           21      \n#define VISLANDS30_IV_EXTID_D3_VERTICAL_INTERRUPT0           7\n\n#define VISLANDS30_IV_SRCID_D3_VERTICAL_INTERRUPT1           21      \n#define VISLANDS30_IV_EXTID_D3_VERTICAL_INTERRUPT1           8\n\n#define VISLANDS30_IV_SRCID_D3_VERTICAL_INTERRUPT2           21      \n#define VISLANDS30_IV_EXTID_D3_VERTICAL_INTERRUPT2           9\n\n#define VISLANDS30_IV_SRCID_D3_EXT_TIMING_SYNC_LOSS          21      \n#define VISLANDS30_IV_EXTID_D3_EXT_TIMING_SYNC_LOSS          10\n\n#define VISLANDS30_IV_SRCID_D3_EXT_TIMING_SYNC               21      \n#define VISLANDS30_IV_EXTID_D3_EXT_TIMING_SYNC               11\n\n#define VISLANDS30_IV_SRCID_D3_EXT_TIMING_SIGNAL             21      \n#define VISLANDS30_IV_EXTID_D3_EXT_TIMING_SIGNAL             12\n\n#define VISLANDS30_IV_SRCID_D4_VERTICAL_INTERRUPT0           22      \n#define VISLANDS30_IV_EXTID_D4_VERTICAL_INTERRUPT0           7\n\n#define VISLANDS30_IV_SRCID_D4_VERTICAL_INTERRUPT1           22      \n#define VISLANDS30_IV_EXTID_D4_VERTICAL_INTERRUPT1           8\n\n#define VISLANDS30_IV_SRCID_D4_VERTICAL_INTERRUPT2           22      \n#define VISLANDS30_IV_EXTID_D4_VERTICAL_INTERRUPT2           9\n\n#define VISLANDS30_IV_SRCID_D4_EXT_TIMING_SYNC_LOSS          22      \n#define VISLANDS30_IV_EXTID_D4_EXT_TIMING_SYNC_LOSS          10\n\n#define VISLANDS30_IV_SRCID_D4_EXT_TIMING_SYNC               22      \n#define VISLANDS30_IV_EXTID_D4_EXT_TIMING_SYNC               11\n\n#define VISLANDS30_IV_SRCID_D4_EXT_TIMING_SIGNAL             22      \n#define VISLANDS30_IV_EXTID_D4_EXT_TIMING_SIGNAL             12\n\n#define VISLANDS30_IV_SRCID_D5_VERTICAL_INTERRUPT0           23      \n#define VISLANDS30_IV_EXTID_D5_VERTICAL_INTERRUPT0           7\n\n#define VISLANDS30_IV_SRCID_D5_VERTICAL_INTERRUPT1           23      \n#define VISLANDS30_IV_EXTID_D5_VERTICAL_INTERRUPT1           8\n\n#define VISLANDS30_IV_SRCID_D5_VERTICAL_INTERRUPT2           23      \n#define VISLANDS30_IV_EXTID_D5_VERTICAL_INTERRUPT2           9\n\n#define VISLANDS30_IV_SRCID_D5_EXT_TIMING_SYNC_LOSS          23      \n#define VISLANDS30_IV_EXTID_D5_EXT_TIMING_SYNC_LOSS          10\n\n#define VISLANDS30_IV_SRCID_D5_EXT_TIMING_SYNC               23      \n#define VISLANDS30_IV_EXTID_D5_EXT_TIMING_SYNC               11\n\n#define VISLANDS30_IV_SRCID_D5_EXT_TIMING_SIGNAL             23      \n#define VISLANDS30_IV_EXTID_D5_EXT_TIMING_SIGNAL             12\n\n#define VISLANDS30_IV_SRCID_D6_VERTICAL_INTERRUPT0           24      \n#define VISLANDS30_IV_EXTID_D6_VERTICAL_INTERRUPT0           7\n\n#define VISLANDS30_IV_SRCID_D6_VERTICAL_INTERRUPT1           24      \n#define VISLANDS30_IV_EXTID_D6_VERTICAL_INTERRUPT1           8\n\n#define VISLANDS30_IV_SRCID_D6_VERTICAL_INTERRUPT2           24      \n#define VISLANDS30_IV_EXTID_D6_VERTICAL_INTERRUPT2           9\n\n#define VISLANDS30_IV_SRCID_HOTPLUG_DETECT_A\t\t            42\t    \n#define VISLANDS30_IV_EXTID_HOTPLUG_DETECT_A                 0\n\n#define VISLANDS30_IV_SRCID_HOTPLUG_DETECT_B   \t\t        42\t    \n#define VISLANDS30_IV_EXTID_HOTPLUG_DETECT_B                 1\n\n#define VISLANDS30_IV_SRCID_HOTPLUG_DETECT_C   \t\t        42\t    \n#define VISLANDS30_IV_EXTID_HOTPLUG_DETECT_C                 2\n\n#define VISLANDS30_IV_SRCID_HOTPLUG_DETECT_D\t    \t        42\t    \n#define VISLANDS30_IV_EXTID_HOTPLUG_DETECT_D                 3\n\n#define VISLANDS30_IV_SRCID_HOTPLUG_DETECT_E\t\t            42\t    \n#define VISLANDS30_IV_EXTID_HOTPLUG_DETECT_E                 4\n\n#define VISLANDS30_IV_SRCID_HOTPLUG_DETECT_F\t\t            42\t    \n#define VISLANDS30_IV_EXTID_HOTPLUG_DETECT_F                 5\n\n#define VISLANDS30_IV_SRCID_HPD_RX_A\t\t                    42\t    \n#define VISLANDS30_IV_EXTID_HPD_RX_A                         6\n\n#define VISLANDS30_IV_SRCID_HPD_RX_B\t\t                    42\t    \n#define VISLANDS30_IV_EXTID_HPD_RX_B                         7\n\n#define VISLANDS30_IV_SRCID_HPD_RX_C\t\t                    42\t    \n#define VISLANDS30_IV_EXTID_HPD_RX_C                         8\n\n#define VISLANDS30_IV_SRCID_HPD_RX_D\t\t                    42\t    \n#define VISLANDS30_IV_EXTID_HPD_RX_D                         9\n\n#define VISLANDS30_IV_SRCID_HPD_RX_E\t\t                    42\t    \n#define VISLANDS30_IV_EXTID_HPD_RX_E                         10\n\n#define VISLANDS30_IV_SRCID_HPD_RX_F\t\t                    42\t    \n#define VISLANDS30_IV_EXTID_HPD_RX_F                         11\n\n#define VISLANDS30_IV_SRCID_GPIO_19                            0x00000053   \n\n#define VISLANDS30_IV_SRCID_SRBM_READ_TIMEOUT_ERR              0x00000060   \n#define VISLANDS30_IV_SRCID_SRBM_CTX_SWITCH                    0x00000061   \n\n#define VISLANDS30_IV_SRBM_REG_ACCESS_ERROR                    0x00000062   \n\n\n#define VISLANDS30_IV_SRCID_UVD_ENC_GEN_PURP                   0x00000077   \n#define VISLANDS30_IV_SRCID_UVD_SYSTEM_MESSAGE                 0x0000007c   \n\n#define VISLANDS30_IV_SRCID_BIF_PF_VF_MSGBUF_VALID             0x00000087   \n\n#define VISLANDS30_IV_SRCID_BIF_VF_PF_MSGBUF_ACK               0x0000008a   \n\n#define VISLANDS30_IV_SRCID_SYS_PAGE_INV_FAULT                 0x0000008c   \n#define VISLANDS30_IV_SRCID_SYS_MEM_PROT_FAULT                 0x0000008d   \n\n#define VISLANDS30_IV_SRCID_SEM_PAGE_INV_FAULT                 0x00000090   \n#define VISLANDS30_IV_SRCID_SEM_MEM_PROT_FAULT                 0x00000091   \n\n#define VISLANDS30_IV_SRCID_GFX_PAGE_INV_FAULT                 0x00000092   \n#define VISLANDS30_IV_SRCID_GFX_MEM_PROT_FAULT                 0x00000093   \n\n#define VISLANDS30_IV_SRCID_ACP                                0x000000a2   \n\n#define VISLANDS30_IV_SRCID_VCE_TRAP                           0x000000a7   \n#define VISLANDS30_IV_EXTID_VCE_TRAP_GENERAL_PURPOSE           0\n#define VISLANDS30_IV_EXTID_VCE_TRAP_LOW_LATENCY               1\n#define VISLANDS30_IV_EXTID_VCE_TRAP_REAL_TIME                 2\n\n#define VISLANDS30_IV_SRCID_CP_INT_RB                          0x000000b0   \n#define VISLANDS30_IV_SRCID_CP_INT_IB1                         0x000000b1   \n#define VISLANDS30_IV_SRCID_CP_INT_IB2                         0x000000b2   \n#define VISLANDS30_IV_SRCID_CP_PM4_RES_BITS_ERR                0x000000b4   \n#define VISLANDS30_IV_SRCID_CP_END_OF_PIPE                     0x000000b5   \n#define VISLANDS30_IV_SRCID_CP_BAD_OPCODE                      0x000000b7   \n#define VISLANDS30_IV_SRCID_CP_PRIV_REG_FAULT                  0x000000b8   \n#define VISLANDS30_IV_SRCID_CP_PRIV_INSTR_FAULT                0x000000b9   \n#define VISLANDS30_IV_SRCID_CP_WAIT_MEM_SEM_FAULT              0x000000ba   \n#define VISLANDS30_IV_SRCID_CP_GUI_IDLE                        0x000000bb   \n#define VISLANDS30_IV_SRCID_CP_GUI_BUSY                        0x000000bc   \n\n#define VISLANDS30_IV_SRCID_CP_COMPUTE_QUERY_STATUS            0x000000bf   \n#define VISLANDS30_IV_SRCID_CP_ECC_ERROR                       0x000000c5   \n\n#define CARRIZO_IV_SRCID_CP_COMPUTE_QUERY_STATUS               0x000000c7   \n\n#define VISLANDS30_IV_SRCID_CP_WAIT_REG_MEM_POLL_TIMEOUT       0x000000c0   \n#define VISLANDS30_IV_SRCID_CP_SEM_SIG_INCOMPL                 0x000000c1   \n#define VISLANDS30_IV_SRCID_CP_PREEMPT_ACK                     0x000000c2   \n#define VISLANDS30_IV_SRCID_CP_GENERAL_PROT_FAULT              0x000000c3   \n#define VISLANDS30_IV_SRCID_CP_GDS_ALLOC_ERROR                 0x000000c4   \n#define VISLANDS30_IV_SRCID_CP_ECC_ERROR                       0x000000c5   \n\n#define VISLANDS30_IV_SRCID_RLC_STRM_PERF_MONITOR              0x000000ca   \n\n#define VISLANDS30_IV_SDMA_ATOMIC_SRC_ID                       0x000000da   \n\n#define VISLANDS30_IV_SRCID_SDMA_ECC_ERROR                     0x000000dc   \n\n#define VISLANDS30_IV_SRCID_SDMA_TRAP          \t               0x000000e0   \n#define VISLANDS30_IV_SRCID_SDMA_SEM_INCOMPLETE                0x000000e1   \n#define VISLANDS30_IV_SRCID_SDMA_SEM_WAIT                      0x000000e2   \n\n\n#define VISLANDS30_IV_SRCID_SMU_DISP_TIMER2_TRIGGER            0x000000e5   \n\n#define VISLANDS30_IV_SRCID_CG_TSS_THERMAL_LOW_TO_HIGH         0x000000e6   \n#define VISLANDS30_IV_SRCID_CG_TSS_THERMAL_HIGH_TO_LOW         0x000000e7   \n\n#define VISLANDS30_IV_SRCID_GRBM_READ_TIMEOUT_ERR              0x000000e8   \n#define VISLANDS30_IV_SRCID_GRBM_REG_GUI_IDLE                  0x000000e9   \n\n#define VISLANDS30_IV_SRCID_SQ_INTERRUPT_MSG                   0x000000ef   \n\n#define VISLANDS30_IV_SRCID_SDMA_PREEMPT                       0x000000f0   \n#define VISLANDS30_IV_SRCID_SDMA_VM_HOLE                       0x000000f2   \n#define VISLANDS30_IV_SRCID_SDMA_CTXEMPTY                      0x000000f3   \n#define VISLANDS30_IV_SRCID_SDMA_DOORBELL_INVALID              0x000000f4   \n#define VISLANDS30_IV_SRCID_SDMA_FROZEN                        0x000000f5   \n#define VISLANDS30_IV_SRCID_SDMA_POLL_TIMEOUT                  0x000000f6   \n#define VISLANDS30_IV_SRCID_SDMA_SRBM_WRITE                    0x000000f7   \n\n#define VISLANDS30_IV_SRCID_CG_THERMAL_TRIG                    0x000000f8   \n\n#define VISLANDS30_IV_SRCID_SMU_DISP_TIMER_TRIGGER             0x000000fd   \n\n \n#define VISLANDS30_IV_SRCID_VM_CONTEXT_ALL                     0x00000100   \n#define VISLANDS30_IV_EXTID_VM_CONTEXT0_ALL                    0\n#define VISLANDS30_IV_EXTID_VM_CONTEXT1_ALL                    1\n\n\n \n#define VISLANDS30_IV_EXTID_NONE                               0x00000000\n#define VISLANDS30_IV_EXTID_INVALID                            0xffffffff\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}