# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"mutex3_2b_tb_time_synth.v" \
"../../../../../MMU_240607.srcs/sim_1/new/mutex3_2b_tb.v" \

# Do not sort compile order
nosort
