<dec f='llvm/llvm/include/llvm/BinaryFormat/MachO.h' l='1791' type='uint32_t [13]'/>
<use f='llvm/llvm/include/llvm/BinaryFormat/MachO.h' l='1800' u='a' c='_ZN4llvm5MachO10swapStructERNS0_20arm_thread_state32_tE'/>
<offset>0</offset>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9423' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9424' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9425' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9426' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9427' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9428' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9429' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9430' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9431' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9432' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9433' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9434' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
<use f='llvm/llvm/tools/llvm-objdump/MachODump.cpp' l='9435' u='r' c='_ZN4llvmL26Print_arm_thread_state32_tERNS_5MachO20arm_thread_state32_tE'/>
