G5PLACER_32_64_BIT_EXT=64
DESIGN=BaseDesign
DESDIR=C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\designer\BaseDesign
FAM=PolarFire
DIE=PA5M300TS_ES
PACKAGE=fcg1152
SPEED=-1
VOLTAGE=1.0
TEMPR=EXT
VOLTR=EXT
VCCI_1.2_VOLTR=EXT
VCCI_1.5_VOLTR=EXT
VCCI_1.8_VOLTR=EXT
VCCI_2.5_VOLTR=EXT
VCCI_3.3_VOLTR=EXT
PDC_IMPORT_HARDERROR=1
RGB_COUNT=18
LAYOUT_MODE=TIMING_DRIVEN
INCREMENTAL_MODE=OFF
PA5GDEV_IOFF_COMBINING=0
PA5_DO_TIMING_GB_DEMOTE=1
LAYOUTG4_POST_DRIVER_DUPLICATION=0
PA4_LAYOUT_HIGH_EFFORT_MODE=0
PA5_LAYOUT_HIGH_EFFORT_MODE=0
PDPR=0
PA4_PHYS_OPT_MODE=0
PA5_PHYS_OPT_MODE=0
PA4_LAYOUT_SEQ_OPT_MODE=0
PA5_LAYOUT_SEQ_OPT_MODE=0
RANDOM_SEED=0
NETLIST_TYPE=EDIF
MINDELAYG4_REPAIR=1
MINDELAYG5_REPAIR=1
LAYOUT_STATE=NOT_VALID
PDC_FILE=C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\constraint\io\io_constraints.pdc,,
USE_CONSTRAINT_FLOW=1
TARGET_DEVICES_FOR_MIGRATION='PA5M300TS_ES '
RESTRICTPROBEPINS=1
RESTRICTSPIPINS=0
