Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sat Dec 17 10:58:29 2022
| Host             : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.150        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.817        |
| Device Static (W)        | 0.333        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 75.4         |
| Junction Temperature (C) | 34.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.280 |       12 |       --- |             --- |
| CLB Logic                |     0.435 |   148747 |       --- |             --- |
|   LUT as Distributed RAM |     0.287 |     4418 |     57600 |            7.67 |
|   LUT as Logic           |     0.120 |    47018 |    117120 |           40.15 |
|   Register               |     0.016 |    66510 |    234240 |           28.39 |
|   LUT as Shift Register  |     0.009 |     2050 |     57600 |            3.56 |
|   CARRY8                 |     0.003 |     2252 |     14640 |           15.38 |
|   BUFG                   |    <0.001 |        9 |        32 |           28.13 |
|   Others                 |     0.000 |     2787 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1302 |    117120 |            1.11 |
| Signals                  |     0.201 |   102579 |       --- |             --- |
| Block RAM                |     0.121 |     81.5 |       144 |           56.60 |
| URAM                     |     0.038 |       12 |        64 |           18.75 |
| MMCM                     |     0.114 |        0 |       --- |             --- |
| DSPs                     |     0.012 |       94 |      1248 |            7.53 |
| I/O                      |     0.029 |       21 |       189 |           11.11 |
| PS8                      |     2.574 |        1 |       --- |             --- |
| Hard IPs                 |     0.013 |        1 |       --- |             --- |
|   VCU                    |     0.013 |        1 |         1 |          100.00 |
| Static Power             |     0.333 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     0.333 |          |           |                 |
| Total                    |     4.150 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     1.598 |       1.496 |      0.101 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.041 |       0.004 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.014 |       0.012 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.138 |       0.063 |      0.074 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.043 |       0.012 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.007 |       0.000 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.003 |       0.003 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.995 |       0.995 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.249 |       0.249 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.067 |       0.067 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.726 |       0.726 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.082 |       0.082 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.025 |       0.025 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                                                                                              | Constraint (ns) |
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_ctrl_design_1_clk_wiz_0_0 | design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0                                                                                               |            10.0 |
| clk_isp_design_1_clk_wiz_0_0  | design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0                                                                                                |             8.0 |
| clk_mm_design_1_clk_wiz_0_0   | design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0                                                                                                 |             3.3 |
| clk_pl_0                      | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                           |            10.0 |
| clk_pl_0                      | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                              |            10.0 |
| clk_vcu_design_1_clk_wiz_0_0  | design_1_i/clk_wiz/inst/clk_vcu_design_1_clk_wiz_0_0                                                                                                |            30.0 |
| mipi_ias1_clk_bit             | mipi_rx_ias1_clk_p                                                                                                                                  |             2.0 |
| mipi_rpi_clk_bit              | mipi_rx_rpi_clk_p                                                                                                                                   |             2.0 |
| mipi_rx_to_video_vid_clk_1    | design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte |             8.0 |
| mipi_rx_to_video_vid_clk_2    | design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte  |             8.0 |
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| design_1_wrapper       |     3.817 |
|   design_1_i           |     3.817 |
|     axi_iic            |     0.001 |
|       U0               |     0.001 |
|     axi_smc_cam        |     0.273 |
|       inst             |     0.273 |
|     axi_smc_vcu_0      |     0.063 |
|       inst             |     0.063 |
|     axi_smc_vcu_1      |     0.159 |
|       inst             |     0.159 |
|     axi_smc_vcu_2      |     0.170 |
|       inst             |     0.170 |
|     camif_ias1         |     0.086 |
|       mipi_rx_to_video |     0.024 |
|       v_frm_wr         |     0.060 |
|       video_to_axis    |     0.001 |
|     camif_rpi          |     0.051 |
|       mipi_rx_to_video |     0.016 |
|       v_frm_wr         |     0.035 |
|     clk_wiz            |     0.115 |
|       inst             |     0.115 |
|     isp_pipe           |     0.216 |
|       axis_to_video    |     0.002 |
|       isp              |     0.072 |
|       v_frm_rd         |     0.025 |
|       v_frm_wr_1       |     0.038 |
|       v_frm_wr_2       |     0.034 |
|       video_to_axis_1  |     0.001 |
|       video_to_axis_2  |     0.002 |
|       vip_1            |     0.020 |
|       vip_2            |     0.021 |
|     ps8_0_axi_periph   |     0.008 |
|       s00_couplers     |     0.007 |
|       xbar             |     0.001 |
|     ps8_0_axi_periph_1 |     0.016 |
|       s00_couplers     |     0.013 |
|       xbar             |     0.003 |
|     vcu                |     0.076 |
|       inst             |     0.076 |
|     zynq_ultra_ps_e_0  |     2.581 |
|       inst             |     2.581 |
+------------------------+-----------+


