Synthesis report
Wed Jul  3 13:43:54 2024
Quartus Prime Version 24.1.0 Build 115 03/21/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Synthesis Summary
  3. Synthesis Settings
  4. Synthesis Source Files Read
  5. Synthesis Partition Summary
---- Analysis & Elaboration Stage Reports ----
       6. Top Causes of Logic Optimized Away During Sweep
---- Logic Synthesis Stage Reports ----
       7. Partition "root_partition" Resource Utilization by Entity
       8. Registers Removed During Synthesis
       9. General Register Statistics for Partition "root_partition"
      10. Preserve for Debug Assignments for Partition "root_partition"
      11. Post-Synthesis Netlist Statistics for Partition "root_partition"
      12. Synthesis Resource Usage Summary for Partition "root_partition"
 13. Warnings for ../rtl/exception_handler.sv
 14. Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Wed Jul  3 13:43:53 2024 ;
; Revision Name         ; plic                                  ;
; Top-level Entity Name ; exception_handler                     ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; 10CX220YF672I5G         ;                         ;
; Top-level entity name                                                           ; exception_handler       ; plic                    ;
; Family name                                                                     ; Cyclone 10 GX           ; Cyclone 10 GX           ;
; Maximum processors allowed for parallel compilation                             ; All                     ;                         ;
; Verilog Version                                                                 ; SystemVerilog_2012      ; Verilog_2001            ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Design Assistant include IP blocks                                              ; Off                     ; Off                     ;
; High fanout net threshold for RAM inference                                     ; 15                      ; 15                      ;
; Design Assistant limit on reported violations per rule                          ; 5000                    ; 5000                    ;
; Optimization Mode                                                               ; Balanced                ; Balanced                ;
; Allow Register Merging                                                          ; On                      ; On                      ;
; Allow Register Duplication                                                      ; On                      ; On                      ;
; Allow Register Retiming                                                         ; On                      ; On                      ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; Waive gated clock synchronizer check                                            ; On                      ; On                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Auto                    ; Auto                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Report Propagation of Constraints                                               ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                     ; 100                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                     ; 100                     ;
; Number of Top Root Causes Reported in Synthesis Report                          ; 10                      ; 10                      ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                      ; On                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Optimization and Constraint Precedence                                          ; Prioritize Optimization ; Prioritize Optimization ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
; Disable DSP Negate Inferencing                                                  ; Off                     ; Off                     ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Parameter Settings to ASCII                                              ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Source Assignments to ASCII                                              ; On                      ; On                      ;
; Report Resource Utilization by Entity to ASCII                                  ; On                      ; On                      ;
; Size of the Latch Report                                                        ; 100                     ; 100                     ;
; Enable VHDL static assertion support                                            ; Off                     ; Off                     ;
; Enable SystemVerilog static assertion support                                   ; Off                     ; Off                     ;
; Enable State Machines Inference                                                 ; On                      ; On                      ;
; Allow RAMs Inferred In Generate-For Loop For Verilog                            ; Off                     ; Off                     ;
; Enable formal verification support during compilation                           ; Off                     ; Off                     ;
; Size of the PR Initial Conditions Report                                        ; 100                     ; 100                     ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                     ; 500                     ;
; Report PR Initial Values as Errors                                              ; Off                     ; Off                     ;
; Fractal Synthesis                                                               ; Off                     ; Off                     ;
; Synthesis Available Resource Multiplier                                         ; 1                       ; 1                       ;
; Message Level for Unconnected Output Ports                                      ; Warning                 ; Warning                 ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                    ; Auto                    ;
; Initialize Verilog enums to X                                                   ; Off                     ; Off                     ;
; Enable dynamic report                                                           ; Off                     ; Off                     ;
; Show Collapsible Rows in Ascii Report for Warning Summary Reports               ; On                      ; On                      ;
; Enable RTL Analysis Debug Mode                                                  ; Off                     ; Off                     ;
; Enable preserve for debug assignments                                           ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                   ;
+------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+-----------+---------------+----------------------------------+
; File Name with User-Entered Path   ; File Type                              ; File Name with Absolute Path                                                           ; Library ; IP Source ; Include Files ; MD5                              ;
+------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+-----------+---------------+----------------------------------+
; ../include/riscv_privileged_pkg.sv ; User-Specified SystemVerilog HDL File  ; /home/jdcasanasr/Development/lagarto-exception_handler/include/riscv_privileged_pkg.sv ;         ;           ;               ; ba7e19fff8e95e5428e921b9b48474eb ;
; ../include/riscv_pkg.sv            ; User-Specified SystemVerilog HDL File  ; /home/jdcasanasr/Development/lagarto-exception_handler/include/riscv_pkg.sv            ;         ;           ;               ; 0c677ca316221603646d3238295def82 ;
; ../rtl/exception_handler.sv        ; User-Specified SystemVerilog HDL File  ; /home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv        ;         ;           ;               ; df3c07f9d1440dc0125231979fe31af6 ;
+------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+-----------+---------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


Top root causes of logic optimization that have been identified during sweep. For more details and filtering options, ensure that you have compiled with the "Enable RTL Analysis Debug Mode " setting turned on under Assignments->Settings->Compiler Settings, then go to the " Root Causes Tab " in the " Sweep Hints Viewer " tool in the " RTL Analyzer ".
+-------------------------------------------------------------------------------------------------------+
; Top Causes of Logic Optimized Away During Sweep                                                       ;
+-----------------------------+------------------+--------------------------------+---------------------+
; Root Object Path            ; Root Object Type ; Root Reason                    ; Swept Objects Count ;
+-----------------------------+------------------+--------------------------------+---------------------+
; mip_r.lcofip                ; DFFE             ; stuck at 0 due to stuck port d ; 1                   ;
; mip_r.zero_6                ; DFFE             ; stuck at 0 due to stuck port d ; 1                   ;
; mip_r.zero_5                ; DFFE             ; stuck at 0 due to stuck port d ; 1                   ;
; mepc_r[0]                   ; DFFE             ; stuck at 0 due to stuck port d ; 1                   ;
; mstatus_r.mie               ; DFFE             ; stuck at 0 due to stuck port d ; 1                   ;
; mcause_r.exception_code[26] ; DFFE             ; stuck at 0 due to stuck port d ; 0                   ;
; mcause_r.exception_code[33] ; DFFE             ; stuck at 0 due to stuck port d ; 0                   ;
; mcause_r.exception_code[32] ; DFFE             ; stuck at 0 due to stuck port d ; 0                   ;
; mcause_r.exception_code[31] ; DFFE             ; stuck at 0 due to stuck port d ; 0                   ;
; mcause_r.exception_code[30] ; DFFE             ; stuck at 0 due to stuck port d ; 0                   ;
+-----------------------------+------------------+--------------------------------+---------------------+
Table limited at 10 items. To change the number of top root causes reported, set the "Number of Top Root Causes Reported in Synthesis Report " option under Assignments->Settings->Compiler Settings->Advanced Settings (Synthesis)


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+-----------+---------------------+-------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Max Depth ; Full Hierarchy Name ; Entity Name       ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+-----------+---------------------+-------------------+--------------+
; |                          ; 163 (163)           ; 65 (65)                   ; 0                 ; 0          ; 277  ; 0            ; 0 (0)  ; 3.0 (3.0) ; |                   ; exception_handler ; altera_work  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+-----------+---------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; misa_r.mxl[1]                         ; Stuck at VCC due to stuck port data_in ;
; misa_r.extensions[8]                  ; Stuck at VCC due to stuck port data_in ;
; mtvec_r.base[8]                       ; Stuck at VCC due to stuck port data_in ;
; privilege_level_r[1]                  ; Merged with privilege_level_r[0]       ;
; mstatus_r.mpp[1]                      ; Merged with mstatus_r.mpp[0]           ;
; privilege_level_r[0]                  ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 65          ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 65          ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 65          ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+---------------------------------------------------------------+
; Preserve for Debug Assignments for Partition "root_partition" ;
+------+--------+-----------------------------------------------+
; Name ; Status ; Notes                                         ;
+------+--------+-----------------------------------------------+
Notes: Table created because there is an active PRESERVE_FOR_DEBUG_ENABLE in the project, even though there are no tagged names within the partition.


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 277                                     ;
; cyclone10gx_ff         ; 65                                      ;
;     ENA CLR            ; 65                                      ;
; cyclone10gx_lcell_comb ; 163                                     ;
;     normal             ; 163                                     ;
;         2 data inputs  ; 1                                       ;
;         3 data inputs  ; 5                                       ;
;         4 data inputs  ; 11                                      ;
;         5 data inputs  ; 5                                       ;
;         6 data inputs  ; 141                                     ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 3.00                                    ;
; Average LUT depth      ; 2.08                                    ;
+------------------------+-----------------------------------------+


+----------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition"      ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimate of Logic utilization (ALMs needed) ; 153                    ;
;                                             ;                        ;
; Combinational ALUT usage for logic          ; 163                    ;
;     -- 7 input functions                    ; 0                      ;
;     -- 6 input functions                    ; 141                    ;
;     -- 5 input functions                    ; 5                      ;
;     -- 4 input functions                    ; 11                     ;
;     -- <=3 input functions                  ; 6                      ;
;                                             ;                        ;
; Dedicated logic registers                   ; 65                     ;
;                                             ;                        ;
; I/O pins                                    ; 277                    ;
;                                             ;                        ;
; Total DSP Blocks                            ; 0                      ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                      ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; csr_address_exists_w~2 ;
; Maximum fan-out                             ; 66                     ;
; Total fan-out                               ; 1256                   ;
; Average fan-out                             ; 2.49                   ;
+---------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../rtl/exception_handler.sv                                                                                                                ;
+-------------+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID  ; Severity         ; Count ; Sample Warning                                                                                                 ;
+-------------+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; 18061:18010 ; Critical Warning ; 1     ; Ignored Power-Up Level option on the following registers : Register privilege_level_r[0] will power up to High ;
+-------------+------------------+-------+----------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 24.1.0 Build 115 03/21/2024 SC Pro Edition
    Info: Processing started: Wed Jul  3 13:43:42 2024
    Info: System process ID: 35945
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off plic -c plic
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "plic"
Info: Revision = "plic"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Info: Elaborating from top-level entity "exception_handler"
Info: Found 4 design entities
Info: There are 1 partitions after elaboration.
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 3 of 3 enabled rules passed, and 0 rules was disabled, in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 3 Low severity rules issued violations in snapshot 'partitioned'
Info: Synthesizing partition "root_partition"
Info (13000): Registers with preset signals will power-up high File: /home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv Line: 51
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register privilege_level_r[0] will power up to High File: /home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv Line: 51
Info (21057): Implemented 441 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 212 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 164 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1536 megabytes
    Info: Processing ended: Wed Jul  3 13:43:54 2024
    Info: Elapsed time: 00:00:12
    Info: System process ID: 35945


