

================================================================
== Vivado HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Thu Aug 24 04:13:43 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.362 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28348778|  28348778| 0.283 sec | 0.283 sec |  28348778|  28348778|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |      9240|      9240|       770|          -|          -|       12|    no    |
        | + Loop 1.1          |       768|       768|         1|          -|          -|      768|    no    |
        |- l_bias_i11         |  28339536|  28339536|   2361628|          -|          -|       12|    no    |
        | + l_j_init5         |       768|       768|         1|          1|          1|      768|    yes   |
        | + l_S_k_0_k5_l_j15  |   2359309|   2359309|        15|          1|          1|  2359296|    yes   |
        | + l_j_back5         |       768|       768|         2|          1|          1|      768|    yes   |
        | + l_j16             |       774|       774|         8|          1|          1|      768|    yes   |
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 15
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 15, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 2, States = { 23 24 }
  Pipeline-3 : II = 1, D = 8, States = { 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 22 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 7 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 26 
26 --> 34 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 26 
34 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%v205 = alloca [768 x float], align 16" [kernel.cpp:397]   --->   Operation 35 'alloca' 'v205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:391]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v202_0 = phi i4 [ 0, %0 ], [ %v202, %.loopexit.loopexit ]"   --->   Operation 37 'phi' 'v202_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln391 = icmp eq i4 %v202_0, -4" [kernel.cpp:391]   --->   Operation 38 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%v202 = add i4 %v202_0, 1" [kernel.cpp:391]   --->   Operation 40 'add' 'v202' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln391, label %.preheader3.preheader, label %.preheader4.preheader" [kernel.cpp:391]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_27 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v202_0, i10 0)" [kernel.cpp:393]   --->   Operation 42 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i14 %tmp_27 to i15" [kernel.cpp:393]   --->   Operation 43 'zext' 'zext_ln393' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v202_0, i8 0)" [kernel.cpp:393]   --->   Operation 44 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln393_1 = zext i12 %tmp_28 to i15" [kernel.cpp:393]   --->   Operation 45 'zext' 'zext_ln393_1' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%sub_ln393 = sub i15 %zext_ln393, %zext_ln393_1" [kernel.cpp:393]   --->   Operation 46 'sub' 'sub_ln393' <Predicate = (!icmp_ln391)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader4" [kernel.cpp:392]   --->   Operation 47 'br' <Predicate = (!icmp_ln391)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader3" [kernel.cpp:396]   --->   Operation 48 'br' <Predicate = (icmp_ln391)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%v203_0 = phi i10 [ %v203, %1 ], [ 0, %.preheader4.preheader ]"   --->   Operation 49 'phi' 'v203_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln392 = icmp eq i10 %v203_0, -256" [kernel.cpp:392]   --->   Operation 50 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_353 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 51 'speclooptripcount' 'empty_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%v203 = add i10 %v203_0, 1" [kernel.cpp:392]   --->   Operation 52 'add' 'v203' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln392, label %.loopexit.loopexit, label %1" [kernel.cpp:392]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln393_2 = zext i10 %v203_0 to i15" [kernel.cpp:393]   --->   Operation 54 'zext' 'zext_ln393_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln393 = add i15 %sub_ln393, %zext_ln393_2" [kernel.cpp:393]   --->   Operation 55 'add' 'add_ln393' <Predicate = (!icmp_ln392)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i15 %add_ln393 to i64" [kernel.cpp:393]   --->   Operation 56 'sext' 'sext_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%v201_addr = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln393" [kernel.cpp:393]   --->   Operation 57 'getelementptr' 'v201_addr' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v201_addr, align 4" [kernel.cpp:393]   --->   Operation 58 'store' <Predicate = (!icmp_ln392)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader4" [kernel.cpp:392]   --->   Operation 59 'br' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 60 'br' <Predicate = (icmp_ln392)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i11_0 = phi i4 [ %i11, %l_bias_i11_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 61 'phi' 'i11_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.30ns)   --->   "%icmp_ln396 = icmp eq i4 %i11_0, -4" [kernel.cpp:396]   --->   Operation 62 'icmp' 'icmp_ln396' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_354 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 63 'speclooptripcount' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%i11 = add i4 %i11_0, 1" [kernel.cpp:396]   --->   Operation 64 'add' 'i11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln396, label %4, label %l_bias_i11_begin" [kernel.cpp:396]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str47) nounwind" [kernel.cpp:396]   --->   Operation 66 'specloopname' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str47)" [kernel.cpp:396]   --->   Operation 67 'specregionbegin' 'tmp' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:398]   --->   Operation 68 'br' <Predicate = (!icmp_ln396)> <Delay = 1.76>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:426]   --->   Operation 69 'ret' <Predicate = (icmp_ln396)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%j_init5_0 = phi i10 [ 0, %l_bias_i11_begin ], [ %j_init5, %l_j_init5 ]"   --->   Operation 70 'phi' 'j_init5_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.77ns)   --->   "%icmp_ln398 = icmp eq i10 %j_init5_0, -256" [kernel.cpp:398]   --->   Operation 71 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_355 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 72 'speclooptripcount' 'empty_355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%j_init5 = add i10 %j_init5_0, 1" [kernel.cpp:398]   --->   Operation 73 'add' 'j_init5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln398, label %.preheader2.preheader, label %l_j_init5" [kernel.cpp:398]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str48) nounwind" [kernel.cpp:398]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str48)" [kernel.cpp:398]   --->   Operation 76 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:399]   --->   Operation 77 'specpipeline' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i10 %j_init5_0 to i64" [kernel.cpp:400]   --->   Operation 78 'zext' 'zext_ln400' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%v205_addr = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln400" [kernel.cpp:400]   --->   Operation 79 'getelementptr' 'v205_addr' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v205_addr, align 4" [kernel.cpp:400]   --->   Operation 80 'store' <Predicate = (!icmp_ln398)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_356 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str48, i32 %tmp_s)" [kernel.cpp:401]   --->   Operation 81 'specregionend' 'empty_356' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:398]   --->   Operation 82 'br' <Predicate = (!icmp_ln398)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.07>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i11_0, i12 0)" [kernel.cpp:405]   --->   Operation 83 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i16 %tmp_29 to i17" [kernel.cpp:405]   --->   Operation 84 'zext' 'zext_ln405' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_30 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i11_0, i10 0)" [kernel.cpp:405]   --->   Operation 85 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln405_1 = zext i14 %tmp_30 to i15" [kernel.cpp:405]   --->   Operation 86 'zext' 'zext_ln405_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln405_2 = zext i14 %tmp_30 to i17" [kernel.cpp:405]   --->   Operation 87 'zext' 'zext_ln405_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.07ns)   --->   "%sub_ln405 = sub i17 %zext_ln405, %zext_ln405_2" [kernel.cpp:405]   --->   Operation 88 'sub' 'sub_ln405' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i11_0, i8 0)" [kernel.cpp:416]   --->   Operation 89 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i12 %tmp_31 to i15" [kernel.cpp:416]   --->   Operation 90 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.81ns)   --->   "%sub_ln416 = sub i15 %zext_ln405_1, %zext_ln416" [kernel.cpp:416]   --->   Operation 91 'sub' 'sub_ln416' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:402]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 4.18>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i22 [ 0, %.preheader2.preheader ], [ %add_ln402, %l_j15 ]" [kernel.cpp:402]   --->   Operation 93 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%k5_0 = phi i12 [ 0, %.preheader2.preheader ], [ %select_ln405_1, %l_j15 ]" [kernel.cpp:405]   --->   Operation 94 'phi' 'k5_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%j15_0 = phi i10 [ 0, %.preheader2.preheader ], [ %j15, %l_j15 ]"   --->   Operation 95 'phi' 'j15_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.44ns)   --->   "%icmp_ln402 = icmp eq i22 %indvar_flatten, -1835008" [kernel.cpp:402]   --->   Operation 96 'icmp' 'icmp_ln402' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (2.25ns)   --->   "%add_ln402 = add i22 %indvar_flatten, 1" [kernel.cpp:402]   --->   Operation 97 'add' 'add_ln402' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln402, label %.preheader1.preheader, label %l_j15" [kernel.cpp:402]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.54ns)   --->   "%k5 = add i12 %k5_0, 1" [kernel.cpp:402]   --->   Operation 99 'add' 'k5' <Predicate = (!icmp_ln402)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.77ns)   --->   "%icmp_ln403 = icmp eq i10 %j15_0, -256" [kernel.cpp:403]   --->   Operation 100 'icmp' 'icmp_ln403' <Predicate = (!icmp_ln402)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.68ns)   --->   "%select_ln405 = select i1 %icmp_ln403, i10 0, i10 %j15_0" [kernel.cpp:405]   --->   Operation 101 'select' 'select_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln405_1 = select i1 %icmp_ln403, i12 %k5, i12 %k5_0" [kernel.cpp:405]   --->   Operation 102 'select' 'select_ln405_1' <Predicate = (!icmp_ln402)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.73ns)   --->   "%j15 = add i10 %select_ln405, 1" [kernel.cpp:403]   --->   Operation 103 'add' 'j15' <Predicate = (!icmp_ln402)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.36>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln405_4 = zext i12 %select_ln405_1 to i23" [kernel.cpp:405]   --->   Operation 104 'zext' 'zext_ln405_4' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_32 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %select_ln405, i12 0)" [kernel.cpp:406]   --->   Operation 105 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln406_1 = zext i22 %tmp_32 to i23" [kernel.cpp:406]   --->   Operation 106 'zext' 'zext_ln406_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_33 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %select_ln405, i10 0)" [kernel.cpp:406]   --->   Operation 107 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln406_2 = zext i20 %tmp_33 to i23" [kernel.cpp:406]   --->   Operation 108 'zext' 'zext_ln406_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln406 = sub i23 %zext_ln406_1, %zext_ln406_2" [kernel.cpp:406]   --->   Operation 109 'sub' 'sub_ln406' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 110 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln406 = add i23 %sub_ln406, %zext_ln405_4" [kernel.cpp:406]   --->   Operation 110 'add' 'add_ln406' <Predicate = (!icmp_ln402)> <Delay = 4.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln406 = sext i23 %add_ln406 to i64" [kernel.cpp:406]   --->   Operation 111 'sext' 'sext_ln406' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%v199_addr = getelementptr [2359296 x float]* %v199, i64 0, i64 %sext_ln406" [kernel.cpp:406]   --->   Operation 112 'getelementptr' 'v199_addr' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 113 [4/4] (3.25ns)   --->   "%v210 = load float* %v199_addr, align 4" [kernel.cpp:406]   --->   Operation 113 'load' 'v210' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 114 [3/4] (3.25ns)   --->   "%v210 = load float* %v199_addr, align 4" [kernel.cpp:406]   --->   Operation 114 'load' 'v210' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 10 <SV = 8> <Delay = 5.36>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln405_3 = zext i12 %select_ln405_1 to i17" [kernel.cpp:405]   --->   Operation 115 'zext' 'zext_ln405_3' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (2.10ns)   --->   "%add_ln405 = add i17 %sub_ln405, %zext_ln405_3" [kernel.cpp:405]   --->   Operation 116 'add' 'add_ln405' <Predicate = (!icmp_ln402)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln405 = sext i17 %add_ln405 to i64" [kernel.cpp:405]   --->   Operation 117 'sext' 'sext_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%v198_addr = getelementptr [36864 x float]* %v198, i64 0, i64 %sext_ln405" [kernel.cpp:405]   --->   Operation 118 'getelementptr' 'v198_addr' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (3.25ns)   --->   "%v198_load = load float* %v198_addr, align 4" [kernel.cpp:405]   --->   Operation 119 'load' 'v198_load' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_10 : Operation 120 [2/4] (3.25ns)   --->   "%v210 = load float* %v199_addr, align 4" [kernel.cpp:406]   --->   Operation 120 'load' 'v210' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 11 <SV = 9> <Delay = 3.25>
ST_11 : Operation 121 [1/2] (3.25ns)   --->   "%v198_load = load float* %v198_addr, align 4" [kernel.cpp:405]   --->   Operation 121 'load' 'v198_load' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_11 : Operation 122 [1/4] (3.25ns)   --->   "%v210 = load float* %v199_addr, align 4" [kernel.cpp:406]   --->   Operation 122 'load' 'v210' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 123 [4/4] (5.70ns)   --->   "%v211 = fmul float %v198_load, %v210" [kernel.cpp:407]   --->   Operation 123 'fmul' 'v211' <Predicate = (!icmp_ln402)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 124 [3/4] (5.70ns)   --->   "%v211 = fmul float %v198_load, %v210" [kernel.cpp:407]   --->   Operation 124 'fmul' 'v211' <Predicate = (!icmp_ln402)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i10 %select_ln405 to i64" [kernel.cpp:406]   --->   Operation 125 'zext' 'zext_ln406' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_14 : Operation 126 [2/4] (5.70ns)   --->   "%v211 = fmul float %v198_load, %v210" [kernel.cpp:407]   --->   Operation 126 'fmul' 'v211' <Predicate = (!icmp_ln402)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%v205_addr_2 = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln406" [kernel.cpp:408]   --->   Operation 127 'getelementptr' 'v205_addr_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (3.25ns)   --->   "%v212 = load float* %v205_addr_2, align 4" [kernel.cpp:408]   --->   Operation 128 'load' 'v212' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 15 <SV = 13> <Delay = 5.70>
ST_15 : Operation 129 [1/4] (5.70ns)   --->   "%v211 = fmul float %v198_load, %v210" [kernel.cpp:407]   --->   Operation 129 'fmul' 'v211' <Predicate = (!icmp_ln402)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/2] (3.25ns)   --->   "%v212 = load float* %v205_addr_2, align 4" [kernel.cpp:408]   --->   Operation 130 'load' 'v212' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 131 [5/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 131 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 132 [4/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 132 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 133 [3/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 133 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 134 [2/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 134 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 135 [1/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 135 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.25>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @l_S_k_0_k5_l_j15_str)"   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2359296, i64 2359296, i64 2359296)"   --->   Operation 137 'speclooptripcount' 'empty_357' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str50) nounwind" [kernel.cpp:403]   --->   Operation 138 'specloopname' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str50)" [kernel.cpp:403]   --->   Operation 139 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:404]   --->   Operation 140 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (3.25ns)   --->   "store float %v213, float* %v205_addr_2, align 4" [kernel.cpp:410]   --->   Operation 141 'store' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%empty_358 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str50, i32 %tmp_7)" [kernel.cpp:411]   --->   Operation 142 'specregionend' 'empty_358' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 143 'br' <Predicate = (!icmp_ln402)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 1.76>
ST_22 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:413]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 7> <Delay = 3.25>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%j_back5_0 = phi i10 [ %j_back5, %l_j_back5 ], [ 0, %.preheader1.preheader ]"   --->   Operation 145 'phi' 'j_back5_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (1.77ns)   --->   "%icmp_ln413 = icmp eq i10 %j_back5_0, -256" [kernel.cpp:413]   --->   Operation 146 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%empty_359 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 147 'speclooptripcount' 'empty_359' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (1.73ns)   --->   "%j_back5 = add i10 %j_back5_0, 1" [kernel.cpp:413]   --->   Operation 148 'add' 'j_back5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln413, label %.preheader.preheader, label %l_j_back5" [kernel.cpp:413]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i10 %j_back5_0 to i64" [kernel.cpp:415]   --->   Operation 150 'zext' 'zext_ln415' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i10 %j_back5_0 to i15" [kernel.cpp:416]   --->   Operation 151 'zext' 'zext_ln416_1' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (1.94ns)   --->   "%add_ln416 = add i15 %sub_ln416, %zext_ln416_1" [kernel.cpp:416]   --->   Operation 152 'add' 'add_ln416' <Predicate = (!icmp_ln413)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%v205_addr_1 = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln415" [kernel.cpp:415]   --->   Operation 153 'getelementptr' 'v205_addr_1' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_23 : Operation 154 [2/2] (3.25ns)   --->   "%v215 = load float* %v205_addr_1, align 4" [kernel.cpp:415]   --->   Operation 154 'load' 'v215' <Predicate = (!icmp_ln413)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 24 <SV = 8> <Delay = 6.50>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str51) nounwind" [kernel.cpp:413]   --->   Operation 155 'specloopname' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str51)" [kernel.cpp:413]   --->   Operation 156 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:414]   --->   Operation 157 'specpipeline' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i15 %add_ln416 to i64" [kernel.cpp:416]   --->   Operation 158 'sext' 'sext_ln416' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%v201_addr_1 = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln416" [kernel.cpp:416]   --->   Operation 159 'getelementptr' 'v201_addr_1' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 160 [1/2] (3.25ns)   --->   "%v215 = load float* %v205_addr_1, align 4" [kernel.cpp:415]   --->   Operation 160 'load' 'v215' <Predicate = (!icmp_ln413)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_24 : Operation 161 [1/1] (3.25ns)   --->   "store float %v215, float* %v201_addr_1, align 4" [kernel.cpp:416]   --->   Operation 161 'store' <Predicate = (!icmp_ln413)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%empty_360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str51, i32 %tmp_6)" [kernel.cpp:417]   --->   Operation 162 'specregionend' 'empty_360' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:413]   --->   Operation 163 'br' <Predicate = (!icmp_ln413)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.76>
ST_25 : Operation 164 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:418]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 9> <Delay = 5.19>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%j16_0 = phi i10 [ %j16, %l_j16 ], [ 0, %.preheader.preheader ]"   --->   Operation 165 'phi' 'j16_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (1.77ns)   --->   "%icmp_ln418 = icmp eq i10 %j16_0, -256" [kernel.cpp:418]   --->   Operation 166 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%empty_361 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 167 'speclooptripcount' 'empty_361' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (1.73ns)   --->   "%j16 = add i10 %j16_0, 1" [kernel.cpp:418]   --->   Operation 168 'add' 'j16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln418, label %l_bias_i11_end, label %l_j16" [kernel.cpp:418]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i10 %j16_0 to i64" [kernel.cpp:420]   --->   Operation 170 'zext' 'zext_ln420' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln421 = zext i10 %j16_0 to i15" [kernel.cpp:421]   --->   Operation 171 'zext' 'zext_ln421' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (1.94ns)   --->   "%add_ln421 = add i15 %sub_ln416, %zext_ln421" [kernel.cpp:421]   --->   Operation 172 'add' 'add_ln421' <Predicate = (!icmp_ln418)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln421 = sext i15 %add_ln421 to i64" [kernel.cpp:421]   --->   Operation 173 'sext' 'sext_ln421' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%v201_addr_2 = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln421" [kernel.cpp:421]   --->   Operation 174 'getelementptr' 'v201_addr_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%v200_addr = getelementptr [768 x float]* %v200, i64 0, i64 %zext_ln420" [kernel.cpp:420]   --->   Operation 175 'getelementptr' 'v200_addr' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 176 [2/2] (3.25ns)   --->   "%v217 = load float* %v200_addr, align 4" [kernel.cpp:420]   --->   Operation 176 'load' 'v217' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_26 : Operation 177 [2/2] (3.25ns)   --->   "%v218 = load float* %v201_addr_2, align 4" [kernel.cpp:421]   --->   Operation 177 'load' 'v218' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 27 <SV = 10> <Delay = 3.25>
ST_27 : Operation 178 [1/2] (3.25ns)   --->   "%v217 = load float* %v200_addr, align 4" [kernel.cpp:420]   --->   Operation 178 'load' 'v217' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_27 : Operation 179 [1/2] (3.25ns)   --->   "%v218 = load float* %v201_addr_2, align 4" [kernel.cpp:421]   --->   Operation 179 'load' 'v218' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 28 <SV = 11> <Delay = 7.25>
ST_28 : Operation 180 [5/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 180 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 7.25>
ST_29 : Operation 181 [4/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 181 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 7.25>
ST_30 : Operation 182 [3/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 182 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 7.25>
ST_31 : Operation 183 [2/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 183 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 7.25>
ST_32 : Operation 184 [1/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 184 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 3.25>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str52) nounwind" [kernel.cpp:418]   --->   Operation 185 'specloopname' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str52)" [kernel.cpp:418]   --->   Operation 186 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:419]   --->   Operation 187 'specpipeline' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (3.25ns)   --->   "store float %v219, float* %v201_addr_2, align 4" [kernel.cpp:423]   --->   Operation 188 'store' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%empty_362 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str52, i32 %tmp_8)" [kernel.cpp:424]   --->   Operation 189 'specregionend' 'empty_362' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:418]   --->   Operation 190 'br' <Predicate = (!icmp_ln418)> <Delay = 0.00>

State 34 <SV = 10> <Delay = 0.00>
ST_34 : Operation 191 [1/1] (0.00ns)   --->   "%empty_363 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str47, i32 %tmp)" [kernel.cpp:425]   --->   Operation 191 'specregionend' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader3" [kernel.cpp:396]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v198]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v199]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v200]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v201]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v205               (alloca           ) [ 00111111111111111111111111111111111]
br_ln391           (br               ) [ 01110000000000000000000000000000000]
v202_0             (phi              ) [ 00100000000000000000000000000000000]
icmp_ln391         (icmp             ) [ 00110000000000000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000]
v202               (add              ) [ 01110000000000000000000000000000000]
br_ln391           (br               ) [ 00000000000000000000000000000000000]
tmp_27             (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln393         (zext             ) [ 00000000000000000000000000000000000]
tmp_28             (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln393_1       (zext             ) [ 00000000000000000000000000000000000]
sub_ln393          (sub              ) [ 00010000000000000000000000000000000]
br_ln392           (br               ) [ 00110000000000000000000000000000000]
br_ln396           (br               ) [ 00111111111111111111111111111111111]
v203_0             (phi              ) [ 00010000000000000000000000000000000]
icmp_ln392         (icmp             ) [ 00110000000000000000000000000000000]
empty_353          (speclooptripcount) [ 00000000000000000000000000000000000]
v203               (add              ) [ 00110000000000000000000000000000000]
br_ln392           (br               ) [ 00000000000000000000000000000000000]
zext_ln393_2       (zext             ) [ 00000000000000000000000000000000000]
add_ln393          (add              ) [ 00000000000000000000000000000000000]
sext_ln393         (sext             ) [ 00000000000000000000000000000000000]
v201_addr          (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln393        (store            ) [ 00000000000000000000000000000000000]
br_ln392           (br               ) [ 00110000000000000000000000000000000]
br_ln0             (br               ) [ 01110000000000000000000000000000000]
i11_0              (phi              ) [ 00001110000000000000000000000000000]
icmp_ln396         (icmp             ) [ 00001111111111111111111111111111111]
empty_354          (speclooptripcount) [ 00000000000000000000000000000000000]
i11                (add              ) [ 00101111111111111111111111111111111]
br_ln396           (br               ) [ 00000000000000000000000000000000000]
specloopname_ln396 (specloopname     ) [ 00000000000000000000000000000000000]
tmp                (specregionbegin  ) [ 00000111111111111111111111111111111]
br_ln398           (br               ) [ 00001111111111111111111111111111111]
ret_ln426          (ret              ) [ 00000000000000000000000000000000000]
j_init5_0          (phi              ) [ 00000100000000000000000000000000000]
icmp_ln398         (icmp             ) [ 00001111111111111111111111111111111]
empty_355          (speclooptripcount) [ 00000000000000000000000000000000000]
j_init5            (add              ) [ 00001111111111111111111111111111111]
br_ln398           (br               ) [ 00000000000000000000000000000000000]
specloopname_ln398 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_s              (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln399 (specpipeline     ) [ 00000000000000000000000000000000000]
zext_ln400         (zext             ) [ 00000000000000000000000000000000000]
v205_addr          (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln400        (store            ) [ 00000000000000000000000000000000000]
empty_356          (specregionend    ) [ 00000000000000000000000000000000000]
br_ln398           (br               ) [ 00001111111111111111111111111111111]
tmp_29             (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln405         (zext             ) [ 00000000000000000000000000000000000]
tmp_30             (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln405_1       (zext             ) [ 00000000000000000000000000000000000]
zext_ln405_2       (zext             ) [ 00000000000000000000000000000000000]
sub_ln405          (sub              ) [ 00000001111111111111110000000000000]
tmp_31             (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln416         (zext             ) [ 00000000000000000000000000000000000]
sub_ln416          (sub              ) [ 00000001111111111111111111111111110]
br_ln402           (br               ) [ 00001111111111111111111111111111111]
indvar_flatten     (phi              ) [ 00000001000000000000000000000000000]
k5_0               (phi              ) [ 00000001000000000000000000000000000]
j15_0              (phi              ) [ 00000001000000000000000000000000000]
icmp_ln402         (icmp             ) [ 00001111111111111111111111111111111]
add_ln402          (add              ) [ 00001111111111111111111111111111111]
br_ln402           (br               ) [ 00000000000000000000000000000000000]
k5                 (add              ) [ 00000000000000000000000000000000000]
icmp_ln403         (icmp             ) [ 00000000000000000000000000000000000]
select_ln405       (select           ) [ 00000001111111100000000000000000000]
select_ln405_1     (select           ) [ 00001111111111111111111111111111111]
j15                (add              ) [ 00001111111111111111111111111111111]
zext_ln405_4       (zext             ) [ 00000000000000000000000000000000000]
tmp_32             (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln406_1       (zext             ) [ 00000000000000000000000000000000000]
tmp_33             (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln406_2       (zext             ) [ 00000000000000000000000000000000000]
sub_ln406          (sub              ) [ 00000000000000000000000000000000000]
add_ln406          (add              ) [ 00000000000000000000000000000000000]
sext_ln406         (sext             ) [ 00000000000000000000000000000000000]
v199_addr          (getelementptr    ) [ 00000001011100000000000000000000000]
zext_ln405_3       (zext             ) [ 00000000000000000000000000000000000]
add_ln405          (add              ) [ 00000000000000000000000000000000000]
sext_ln405         (sext             ) [ 00000000000000000000000000000000000]
v198_addr          (getelementptr    ) [ 00000001000100000000000000000000000]
v198_load          (load             ) [ 00000001000011110000000000000000000]
v210               (load             ) [ 00000001000011110000000000000000000]
zext_ln406         (zext             ) [ 00000000000000000000000000000000000]
v205_addr_2        (getelementptr    ) [ 00000001000000011111110000000000000]
v211               (fmul             ) [ 00000001000000001111100000000000000]
v212               (load             ) [ 00000001000000001111100000000000000]
v213               (fadd             ) [ 00000001000000000000010000000000000]
specloopname_ln0   (specloopname     ) [ 00000000000000000000000000000000000]
empty_357          (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln403 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_7              (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln404 (specpipeline     ) [ 00000000000000000000000000000000000]
store_ln410        (store            ) [ 00000000000000000000000000000000000]
empty_358          (specregionend    ) [ 00000000000000000000000000000000000]
br_ln0             (br               ) [ 00001111111111111111111111111111111]
br_ln413           (br               ) [ 00001111111111111111111111111111111]
j_back5_0          (phi              ) [ 00000000000000000000000100000000000]
icmp_ln413         (icmp             ) [ 00001111111111111111111111111111111]
empty_359          (speclooptripcount) [ 00000000000000000000000000000000000]
j_back5            (add              ) [ 00001111111111111111111111111111111]
br_ln413           (br               ) [ 00000000000000000000000000000000000]
zext_ln415         (zext             ) [ 00000000000000000000000000000000000]
zext_ln416_1       (zext             ) [ 00000000000000000000000000000000000]
add_ln416          (add              ) [ 00000000000000000000000110000000000]
v205_addr_1        (getelementptr    ) [ 00000000000000000000000110000000000]
specloopname_ln413 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_6              (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln414 (specpipeline     ) [ 00000000000000000000000000000000000]
sext_ln416         (sext             ) [ 00000000000000000000000000000000000]
v201_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000]
v215               (load             ) [ 00000000000000000000000000000000000]
store_ln416        (store            ) [ 00000000000000000000000000000000000]
empty_360          (specregionend    ) [ 00000000000000000000000000000000000]
br_ln413           (br               ) [ 00001111111111111111111111111111111]
br_ln418           (br               ) [ 00001111111111111111111111111111111]
j16_0              (phi              ) [ 00000000000000000000000000100000000]
icmp_ln418         (icmp             ) [ 00001111111111111111111111111111111]
empty_361          (speclooptripcount) [ 00000000000000000000000000000000000]
j16                (add              ) [ 00001111111111111111111111111111111]
br_ln418           (br               ) [ 00000000000000000000000000000000000]
zext_ln420         (zext             ) [ 00000000000000000000000000000000000]
zext_ln421         (zext             ) [ 00000000000000000000000000000000000]
add_ln421          (add              ) [ 00000000000000000000000000000000000]
sext_ln421         (sext             ) [ 00000000000000000000000000000000000]
v201_addr_2        (getelementptr    ) [ 00000000000000000000000000111111110]
v200_addr          (getelementptr    ) [ 00000000000000000000000000110000000]
v217               (load             ) [ 00000000000000000000000000101111100]
v218               (load             ) [ 00000000000000000000000000101111100]
v219               (fadd             ) [ 00000000000000000000000000100000010]
specloopname_ln418 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_8              (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln419 (specpipeline     ) [ 00000000000000000000000000000000000]
store_ln423        (store            ) [ 00000000000000000000000000000000000]
empty_362          (specregionend    ) [ 00000000000000000000000000000000000]
br_ln418           (br               ) [ 00001111111111111111111111111111111]
empty_363          (specregionend    ) [ 00000000000000000000000000000000000]
br_ln396           (br               ) [ 00101111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v198">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v198"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v199">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v199"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v200">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v200"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v201">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v201"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k5_l_j15_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="v205_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v205/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v201_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="15" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v201_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="7"/>
<pin id="187" dir="0" index="4" bw="14" slack="1"/>
<pin id="188" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
<pin id="190" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln393/3 store_ln416/24 v218/26 store_ln423/33 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v205_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v205_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="10" slack="1"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="1"/>
<pin id="149" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln400/5 v212/14 store_ln410/21 v215/23 "/>
</bind>
</comp>

<comp id="113" class="1004" name="v199_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="23" slack="0"/>
<pin id="117" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v199_addr/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="22" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v210/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="v198_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="17" slack="0"/>
<pin id="130" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v198_addr/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v198_load/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="v205_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v205_addr_2/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="v205_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="10" slack="0"/>
<pin id="154" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v205_addr_1/23 "/>
</bind>
</comp>

<comp id="157" class="1004" name="v201_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="15" slack="0"/>
<pin id="161" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v201_addr_1/24 "/>
</bind>
</comp>

<comp id="166" class="1004" name="v201_addr_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="15" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v201_addr_2/26 "/>
</bind>
</comp>

<comp id="173" class="1004" name="v200_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v200_addr/26 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v217/26 "/>
</bind>
</comp>

<comp id="191" class="1005" name="v202_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="1"/>
<pin id="193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v202_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="v202_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v202_0/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="v203_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v203_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="v203_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v203_0/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i11_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i11_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i11_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i11_0/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="j_init5_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="1"/>
<pin id="227" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_init5_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_init5_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_init5_0/5 "/>
</bind>
</comp>

<comp id="236" class="1005" name="indvar_flatten_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="22" slack="1"/>
<pin id="238" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="indvar_flatten_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="22" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="247" class="1005" name="k5_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="12" slack="1"/>
<pin id="249" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="k5_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="k5_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="12" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k5_0/7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="j15_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="1"/>
<pin id="260" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j15_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="j15_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="10" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j15_0/7 "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_back5_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_back5_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_back5_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_back5_0/23 "/>
</bind>
</comp>

<comp id="280" class="1005" name="j16_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j16_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="j16_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j16_0/26 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v213/16 v219/28 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v211/12 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v213 v219 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln391_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln391/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="v202_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v202/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_27_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln393_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln393/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_28_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln393_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln393_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sub_ln393_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="0" index="1" bw="12" slack="0"/>
<pin id="344" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln393/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln392_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="9" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln392/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="v203_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v203/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln393_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln393_2/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln393_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="15" slack="1"/>
<pin id="365" dir="0" index="1" bw="10" slack="0"/>
<pin id="366" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln393/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln393_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln393/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln396_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln396/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="i11_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i11/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln398_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="9" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="j_init5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_init5/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln400_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_29_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="2"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln405_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln405/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_30_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="0"/>
<pin id="416" dir="0" index="1" bw="4" slack="2"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln405_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln405_1/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln405_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="14" slack="0"/>
<pin id="428" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln405_2/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln405_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="14" slack="0"/>
<pin id="433" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln405/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_31_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="2"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln416_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln416_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="14" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln416/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln402_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="22" slack="0"/>
<pin id="456" dir="0" index="1" bw="22" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln402/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln402_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="22" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="k5_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k5/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln403_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="9" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln403/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln405_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="10" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln405/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln405_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="0"/>
<pin id="489" dir="0" index="2" bw="12" slack="0"/>
<pin id="490" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln405_1/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="j15_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j15/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln405_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="1"/>
<pin id="502" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln405_4/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_32_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="22" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="1"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln406_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="22" slack="0"/>
<pin id="512" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406_1/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_33_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="20" slack="0"/>
<pin id="516" dir="0" index="1" bw="10" slack="1"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln406_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="20" slack="0"/>
<pin id="523" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406_2/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln406_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="22" slack="0"/>
<pin id="527" dir="0" index="1" bw="20" slack="0"/>
<pin id="528" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln406/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln406_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="0"/>
<pin id="533" dir="0" index="1" bw="12" slack="0"/>
<pin id="534" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln406/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln406_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="23" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln406/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln405_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="3"/>
<pin id="544" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln405_3/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln405_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="17" slack="4"/>
<pin id="547" dir="0" index="1" bw="12" slack="0"/>
<pin id="548" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln405/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln405_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="17" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln405/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln406_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="7"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406/14 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln413_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="0" index="1" bw="9" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln413/23 "/>
</bind>
</comp>

<comp id="565" class="1004" name="j_back5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_back5/23 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln415_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/23 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln416_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416_1/23 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln416_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="15" slack="3"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/23 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln416_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="15" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln416/24 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln418_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="0" index="1" bw="9" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln418/26 "/>
</bind>
</comp>

<comp id="595" class="1004" name="j16_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j16/26 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln420_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln420/26 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln421_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="0"/>
<pin id="608" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln421/26 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln421_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="15" slack="5"/>
<pin id="612" dir="0" index="1" bw="10" slack="0"/>
<pin id="613" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln421/26 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln421_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln421/26 "/>
</bind>
</comp>

<comp id="623" class="1005" name="v202_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="0"/>
<pin id="625" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v202 "/>
</bind>
</comp>

<comp id="628" class="1005" name="sub_ln393_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="15" slack="1"/>
<pin id="630" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln393 "/>
</bind>
</comp>

<comp id="636" class="1005" name="v203_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="v203 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln396_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln396 "/>
</bind>
</comp>

<comp id="645" class="1005" name="i11_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i11 "/>
</bind>
</comp>

<comp id="653" class="1005" name="j_init5_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_init5 "/>
</bind>
</comp>

<comp id="658" class="1005" name="sub_ln405_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="17" slack="4"/>
<pin id="660" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln405 "/>
</bind>
</comp>

<comp id="663" class="1005" name="sub_ln416_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="15" slack="3"/>
<pin id="665" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln416 "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln402_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln402 "/>
</bind>
</comp>

<comp id="673" class="1005" name="add_ln402_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="22" slack="0"/>
<pin id="675" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="add_ln402 "/>
</bind>
</comp>

<comp id="678" class="1005" name="select_ln405_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="1"/>
<pin id="680" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln405 "/>
</bind>
</comp>

<comp id="685" class="1005" name="select_ln405_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="0"/>
<pin id="687" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln405_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="j15_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j15 "/>
</bind>
</comp>

<comp id="697" class="1005" name="v199_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="22" slack="1"/>
<pin id="699" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="v199_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="v198_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="1"/>
<pin id="704" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v198_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="v198_load_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v198_load "/>
</bind>
</comp>

<comp id="712" class="1005" name="v210_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v210 "/>
</bind>
</comp>

<comp id="717" class="1005" name="v205_addr_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="1"/>
<pin id="719" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v205_addr_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="v211_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v211 "/>
</bind>
</comp>

<comp id="728" class="1005" name="v212_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v212 "/>
</bind>
</comp>

<comp id="733" class="1005" name="icmp_ln413_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln413 "/>
</bind>
</comp>

<comp id="737" class="1005" name="j_back5_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="0"/>
<pin id="739" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_back5 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln416_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="15" slack="1"/>
<pin id="744" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="747" class="1005" name="v205_addr_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="10" slack="1"/>
<pin id="749" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v205_addr_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="icmp_ln418_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln418 "/>
</bind>
</comp>

<comp id="756" class="1005" name="j16_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j16 "/>
</bind>
</comp>

<comp id="761" class="1005" name="v201_addr_2_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="14" slack="1"/>
<pin id="763" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v201_addr_2 "/>
</bind>
</comp>

<comp id="767" class="1005" name="v200_addr_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="1"/>
<pin id="769" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v200_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="v217_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v217 "/>
</bind>
</comp>

<comp id="777" class="1005" name="v218_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v218 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="106" pin="7"/><net_sink comp="93" pin=1"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="166" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="309"><net_src comp="195" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="195" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="195" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="195" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="325" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="206" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="28" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="206" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="206" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="377"><net_src comp="217" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="12" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="217" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="18" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="229" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="28" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="229" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="32" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="229" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="407"><net_src comp="56" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="213" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="213" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="414" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="410" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="24" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="213" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="26" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="422" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="240" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="240" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="251" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="262" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="22" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="262" pin="4"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="472" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="466" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="251" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="478" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="32" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="508"><net_src comp="68" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="513"><net_src comp="503" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="70" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="22" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="510" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="500" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="563"><net_src comp="273" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="28" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="273" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="32" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="273" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="579"><net_src comp="273" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="593"><net_src comp="284" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="28" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="284" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="32" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="284" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="609"><net_src comp="284" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="626"><net_src comp="311" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="631"><net_src comp="341" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="639"><net_src comp="353" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="644"><net_src comp="373" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="379" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="656"><net_src comp="391" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="661"><net_src comp="430" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="666"><net_src comp="448" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="672"><net_src comp="454" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="460" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="681"><net_src comp="478" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="688"><net_src comp="486" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="695"><net_src comp="494" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="700"><net_src comp="113" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="705"><net_src comp="126" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="710"><net_src comp="133" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="715"><net_src comp="120" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="720"><net_src comp="139" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="726"><net_src comp="295" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="731"><net_src comp="106" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="736"><net_src comp="559" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="565" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="745"><net_src comp="580" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="750"><net_src comp="150" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="755"><net_src comp="589" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="595" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="764"><net_src comp="166" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="770"><net_src comp="173" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="775"><net_src comp="180" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="780"><net_src comp="93" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="291" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v201 | {3 24 33 }
 - Input state : 
	Port: Linear_layer_ds2 : v198 | {10 11 }
	Port: Linear_layer_ds2 : v199 | {8 9 10 11 }
	Port: Linear_layer_ds2 : v200 | {26 27 }
	Port: Linear_layer_ds2 : v201 | {26 27 }
  - Chain level:
	State 1
	State 2
		icmp_ln391 : 1
		v202 : 1
		br_ln391 : 2
		tmp_27 : 1
		zext_ln393 : 2
		tmp_28 : 1
		zext_ln393_1 : 2
		sub_ln393 : 3
	State 3
		icmp_ln392 : 1
		v203 : 1
		br_ln392 : 2
		zext_ln393_2 : 1
		add_ln393 : 2
		sext_ln393 : 3
		v201_addr : 4
		store_ln393 : 5
	State 4
		icmp_ln396 : 1
		i11 : 1
		br_ln396 : 2
	State 5
		icmp_ln398 : 1
		j_init5 : 1
		br_ln398 : 2
		zext_ln400 : 1
		v205_addr : 2
		store_ln400 : 3
		empty_356 : 1
	State 6
		zext_ln405 : 1
		zext_ln405_1 : 1
		zext_ln405_2 : 1
		sub_ln405 : 2
		zext_ln416 : 1
		sub_ln416 : 2
	State 7
		icmp_ln402 : 1
		add_ln402 : 1
		br_ln402 : 2
		k5 : 1
		icmp_ln403 : 1
		select_ln405 : 2
		select_ln405_1 : 2
		j15 : 3
	State 8
		zext_ln406_1 : 1
		zext_ln406_2 : 1
		sub_ln406 : 2
		add_ln406 : 3
		sext_ln406 : 4
		v199_addr : 5
		v210 : 6
	State 9
	State 10
		add_ln405 : 1
		sext_ln405 : 2
		v198_addr : 3
		v198_load : 4
	State 11
	State 12
	State 13
	State 14
		v205_addr_2 : 1
		v212 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		empty_358 : 1
	State 22
	State 23
		icmp_ln413 : 1
		j_back5 : 1
		br_ln413 : 2
		zext_ln415 : 1
		zext_ln416_1 : 1
		add_ln416 : 2
		v205_addr_1 : 2
		v215 : 3
	State 24
		v201_addr_1 : 1
		store_ln416 : 2
		empty_360 : 1
	State 25
	State 26
		icmp_ln418 : 1
		j16 : 1
		br_ln418 : 2
		zext_ln420 : 1
		zext_ln421 : 1
		add_ln421 : 2
		sext_ln421 : 3
		v201_addr_2 : 4
		v200_addr : 2
		v217 : 3
		v218 : 5
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		empty_362 : 1
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_291      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_295      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |      v202_fu_311      |    0    |    0    |    13   |
|          |      v203_fu_353      |    0    |    0    |    14   |
|          |    add_ln393_fu_363   |    0    |    0    |    21   |
|          |       i11_fu_379      |    0    |    0    |    13   |
|          |     j_init5_fu_391    |    0    |    0    |    14   |
|          |    add_ln402_fu_460   |    0    |    0    |    29   |
|    add   |       k5_fu_466       |    0    |    0    |    12   |
|          |       j15_fu_494      |    0    |    0    |    14   |
|          |    add_ln406_fu_531   |    0    |    0    |    23   |
|          |    add_ln405_fu_545   |    0    |    0    |    24   |
|          |     j_back5_fu_565    |    0    |    0    |    14   |
|          |    add_ln416_fu_580   |    0    |    0    |    21   |
|          |       j16_fu_595      |    0    |    0    |    14   |
|          |    add_ln421_fu_610   |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln391_fu_305   |    0    |    0    |    9    |
|          |   icmp_ln392_fu_347   |    0    |    0    |    13   |
|          |   icmp_ln396_fu_373   |    0    |    0    |    9    |
|   icmp   |   icmp_ln398_fu_385   |    0    |    0    |    13   |
|          |   icmp_ln402_fu_454   |    0    |    0    |    18   |
|          |   icmp_ln403_fu_472   |    0    |    0    |    13   |
|          |   icmp_ln413_fu_559   |    0    |    0    |    13   |
|          |   icmp_ln418_fu_589   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln393_fu_341   |    0    |    0    |    19   |
|    sub   |    sub_ln405_fu_430   |    0    |    0    |    23   |
|          |    sub_ln416_fu_448   |    0    |    0    |    19   |
|          |    sub_ln406_fu_525   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln405_fu_478  |    0    |    0    |    10   |
|          | select_ln405_1_fu_486 |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_27_fu_317     |    0    |    0    |    0    |
|          |     tmp_28_fu_329     |    0    |    0    |    0    |
|          |     tmp_29_fu_402     |    0    |    0    |    0    |
|bitconcatenate|     tmp_30_fu_414     |    0    |    0    |    0    |
|          |     tmp_31_fu_436     |    0    |    0    |    0    |
|          |     tmp_32_fu_503     |    0    |    0    |    0    |
|          |     tmp_33_fu_514     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln393_fu_325   |    0    |    0    |    0    |
|          |  zext_ln393_1_fu_337  |    0    |    0    |    0    |
|          |  zext_ln393_2_fu_359  |    0    |    0    |    0    |
|          |   zext_ln400_fu_397   |    0    |    0    |    0    |
|          |   zext_ln405_fu_410   |    0    |    0    |    0    |
|          |  zext_ln405_1_fu_422  |    0    |    0    |    0    |
|          |  zext_ln405_2_fu_426  |    0    |    0    |    0    |
|          |   zext_ln416_fu_444   |    0    |    0    |    0    |
|   zext   |  zext_ln405_4_fu_500  |    0    |    0    |    0    |
|          |  zext_ln406_1_fu_510  |    0    |    0    |    0    |
|          |  zext_ln406_2_fu_521  |    0    |    0    |    0    |
|          |  zext_ln405_3_fu_542  |    0    |    0    |    0    |
|          |   zext_ln406_fu_555   |    0    |    0    |    0    |
|          |   zext_ln415_fu_571   |    0    |    0    |    0    |
|          |  zext_ln416_1_fu_576  |    0    |    0    |    0    |
|          |   zext_ln420_fu_601   |    0    |    0    |    0    |
|          |   zext_ln421_fu_606   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln393_fu_368   |    0    |    0    |    0    |
|          |   sext_ln406_fu_537   |    0    |    0    |    0    |
|   sext   |   sext_ln405_fu_550   |    0    |    0    |    0    |
|          |   sext_ln416_fu_585   |    0    |    0    |    0    |
|          |   sext_ln421_fu_615   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   348   |   1165  |
|----------|-----------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|v205|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln402_reg_673  |   22   |
|   add_ln416_reg_742  |   15   |
|     i11_0_reg_213    |    4   |
|      i11_reg_645     |    4   |
|  icmp_ln396_reg_641  |    1   |
|  icmp_ln402_reg_669  |    1   |
|  icmp_ln413_reg_733  |    1   |
|  icmp_ln418_reg_752  |    1   |
|indvar_flatten_reg_236|   22   |
|     j15_0_reg_258    |   10   |
|      j15_reg_692     |   10   |
|     j16_0_reg_280    |   10   |
|      j16_reg_756     |   10   |
|   j_back5_0_reg_269  |   10   |
|    j_back5_reg_737   |   10   |
|   j_init5_0_reg_225  |   10   |
|    j_init5_reg_653   |   10   |
|     k5_0_reg_247     |   12   |
|        reg_299       |   32   |
|select_ln405_1_reg_685|   12   |
| select_ln405_reg_678 |   10   |
|   sub_ln393_reg_628  |   15   |
|   sub_ln405_reg_658  |   17   |
|   sub_ln416_reg_663  |   15   |
|   v198_addr_reg_702  |   16   |
|   v198_load_reg_707  |   32   |
|   v199_addr_reg_697  |   22   |
|   v200_addr_reg_767  |   10   |
|  v201_addr_2_reg_761 |   14   |
|    v202_0_reg_191    |    4   |
|     v202_reg_623     |    4   |
|    v203_0_reg_202    |   10   |
|     v203_reg_636     |   10   |
|  v205_addr_1_reg_747 |   10   |
|  v205_addr_2_reg_717 |   10   |
|     v210_reg_712     |   32   |
|     v211_reg_723     |   32   |
|     v212_reg_728     |   32   |
|     v217_reg_772     |   32   |
|     v218_reg_777     |   32   |
+----------------------+--------+
|         Total        |   566  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_93 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_106 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_106 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_120 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_133 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_180 |  p0  |   2  |  10  |   20   ||    9    |
|   i11_0_reg_213   |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_291    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_291    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   382  ||  17.873 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1165  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   114  |    -   |
|  Register |    -   |    -   |    -   |   566  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   17   |   914  |  1279  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
