Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/full_adder.vhd" in Library work.
Architecture addition of Entity full_adder is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/unary_alu.vhd" in Library work.
Architecture rtl of Entity unary_alu is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/16_bit_adder.vhd" in Library work.
Architecture add of Entity add_16 is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/instruction_decoder.vhd" in Library work.
Architecture sel of Entity decoder is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/alu.vhd" in Library work.
Architecture rtl of Entity alu is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/condition.vhd" in Library work.
Architecture sens of Entity condition is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/combined_memory.vhd" in Library work.
Architecture combined_memory of Entity memory is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/counter.vhd" in Library work.
Architecture count_arch of Entity counter is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/program-roms/pe1_efficient_rom.vhd" in Library work.
Architecture mem_array of Entity rom is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/program_engine.vhd" in Library work.
Architecture pe of Entity program_engine is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/control_unit.vhd" in Library work.
Architecture cu of Entity control_unit is up to date.
Compiling vhdl file "/home/ise/Quartus_projects/Nandgame-cpu/rtl/cpu.vhd" in Library work.
Architecture structure of Entity cpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <program_engine> in library <work> (architecture <pe>).

Analyzing hierarchy for entity <control_unit> in library <work> (architecture <cu>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <count_arch>).

Analyzing hierarchy for entity <rom> in library <work> (architecture <mem_array>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <sel>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <condition> in library <work> (architecture <sens>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <combined_memory>).

Analyzing hierarchy for entity <add_16> in library <work> (architecture <add>).

Analyzing hierarchy for entity <unary_alu> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <addition>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu> in library <work> (Architecture <structure>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <program_engine> in library <work> (Architecture <pe>).
Entity <program_engine> analyzed. Unit <program_engine> generated.

Analyzing Entity <counter> in library <work> (Architecture <count_arch>).
WARNING:Xst:753 - "/home/ise/Quartus_projects/Nandgame-cpu/rtl/counter.vhd" line 35: Unconnected output port 'output_c' of component 'add_16'.
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <add_16> in library <work> (Architecture <add>).
Entity <add_16> analyzed. Unit <add_16> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <addition>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <rom> in library <work> (Architecture <mem_array>).
Entity <rom> analyzed. Unit <rom> generated.

Analyzing Entity <control_unit> in library <work> (Architecture <cu>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <decoder> in library <work> (Architecture <sel>).
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <alu> in library <work> (Architecture <rtl>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <unary_alu> in library <work> (Architecture <rtl>).
Entity <unary_alu> analyzed. Unit <unary_alu> generated.

Analyzing Entity <condition> in library <work> (Architecture <sens>).
Entity <condition> analyzed. Unit <condition> generated.

Analyzing Entity <memory> in library <work> (Architecture <combined_memory>).
Entity <memory> analyzed. Unit <memory> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rom>.
    Related source file is "/home/ise/Quartus_projects/Nandgame-cpu/rtl/program-roms/pe1_efficient_rom.vhd".
WARNING:Xst:1781 - Signal <rom<65535:63>> is used but never assigned. Tied to default value.
