<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Dr. S. Sasikala - Faculty Profile</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            background-image: url('background-image.jpg'); /* Replace with actual background image path */
            background-size: cover;
            background-position: center;
            color: #333;
            margin: 0;
            padding: 0;
        }

        .overlay {
            background-color: rgba(255, 255, 255, 0.9);
            padding: 30px;
            border-radius: 10px;
            max-width: 1000px;
            margin: 50px auto;
            box-shadow: 0 4px 20px rgba(0, 0, 0, 0.1);
        }

        .profile-header {
            display: flex;
            align-items: center;
        }

        .profile-header img {
            width: 170px;
            height: 180px;
            border-radius: 70%;
            margin-right: 30px;
            object-fit: cover;
        }

        h1 {
            font-size: 32px;
            color: #00264d;
        }

        .faculty-details h2 {
            font-size: 24px;
            color: #004080;
            border-bottom: 2px solid #ddd;
            padding-bottom: 10px;
            margin-bottom: 20px;
        }

        .faculty-details p {
            font-size: 18px;
            line-height: 1.8;
            margin: 12px 0;
        }

        .faculty-details strong {
            font-weight: bold;
            color: #00264d;
        }

        .faculty-details {
            padding: 20px;
        }

        .publication-list, .conference-list, .patent-list {
            margin: 20px 0;
            padding-left: 20px;
        }

        .publication-list li, .conference-list li, .patent-list li {
            margin-bottom: 10px;
        }
    </style>
</head>
<body>

    <div class="overlay">
        <div class="profile-header">
            <img src="Sasikala.jpg" alt="Dr. S. Sasikala"> <!-- Replace with the actual image path -->
            <h1>Dr. S. Sasikala - Faculty Profile</h1>
        </div>

        <div class="faculty-details">
            <h2>Personal Details</h2>
            <p><strong>Name:</strong> Dr. S. Sasikala</p>
            <p><strong>Department:</strong> Electronics and Communication Engineering</p>
            <p><strong>Qualification:</strong> BE, ME, PhD</p>
            <p><strong>Designation:</strong> Associate Professor</p>
            <p><strong>Area of Specialization:</strong> VLSI Signal Processing, Biomedical Signal Processing</p>
            <p><strong>Date of Joining KEC:</strong> 22-06-2009</p>
            <p><strong>Experience in (Years):</strong> 17</p>
            <p><strong>Number of Papers Published:</strong> 19</p>
            <p><strong>Number of Papers Presented:</strong> 04</p>

            <h2>Contact Details</h2>
            <p><strong>Email:</strong> sasikala.ece@kec.ac.in</p>
            <p><strong>Phone:</strong> 123-456-7890</p>

            <h2>Lecture Videos</h2>
            <h3>Odd Semester 20-21</h3>
            <ul>
                <li>18ECT54 Control Engineering - Basics of Bode Plot</li>
                <li>18ECT54 Control Engineering - Steps to determine the stability of a system using Bode Plot</li>
            </ul>
            <h3>Even Semester 19-20</h3>
            <ul>
                <li>14ECT61 VLSI Design – Stick and Layout Diagram - <a href="https://drive.google.com/file/d/1UjCekQwzs12DRQ-9otG4M2GnNq6AUicv/view?usp=sharing">View Video</a></li>
                <li>14ECT61 VLSI Design – Testing of VLSI Circuits - <a href="https://drive.google.com/file/d/1-GWMbLlTsWmh0TCsSbHPCX0e1fIE1WBc/view?usp=sharing">View Video</a></li>
                <li>18ECT41 Signals and Systems - Problems in Z transform - <a href="https://drive.google.com/file/d/1XrQxlmEFoyERlZmMrrqLuM4yxaWPKpOh/view?usp=sharing">View Video</a></li>
            </ul>

            <h2>Journals Published</h2>
            <ul class="publication-list">
                <!-- List of journals published -->
            </ul>

            <h2>Papers Presented at National Conferences</h2>
            <ul class="conference-list">
                <li>S.Sasikala, T.Kalavathidevi, ‘Self Reset Logic for Viterbi Decoder’, National Conference on Computing and Communication Technologies (N3CT-2009), March 2009.</li>
                <li>S.Sasikala, T.Kalavathidevi, 'Low Power VLSI Architecture for Viterbi Decoder Using Self Reset Logic', National Conference on Convergence of IT Research, March 2009.</li>
                <li>S.Sasikala, T.Kalavathidevi, 'Viterbi Decoder Using Gate Diffusion Input', Recent Trends in Communication, Computation and Signal Processing 2010, March 2010.</li>
                <li>S.Sasikala, V.Ruban Gladwin, Ms.T.Kalavathidevi, Dr.N.Kasthuri, 'A low power and high speed VLSI architecture for viterbi decoder using null convention logic', NCCT-2010, March 2010.</li>
                <li>S.Sasikala, V.Geetha, S.Gomathi, N.Vinothkumar, 'Implementation of A-law algorithm in VLSI', National Conference on Power, Information and Communication (PICOM2011), March 2011.</li>
                <li>S.Sasikala, V.Geetha, S.Gomathi, N.Vinothkumar, 'Implementation of 2D-DCT using New Distributed Arithmetic Algorithm', National Conference on Innovative Technologies in Electrical and Electronics Systems (ITEES’11), March 2011.</li>
                <li>S.Sasikala, S.Savitha, 'Efficient VLSI architecture of hierarchical K-means Clustering algorithm', National Conference on Emerging Trends on Communication and Information Technology, March 2012.</li>
                <li>S.Sasikala, S.Gomathi, Ms.B.Preethi, R.Ramya, 'Comparative Analysis of Adaptive Filters for Powerline Interference Noise Removal in ECG', National Conference on Recent Trends in Communication, Computation and Signal Processing, April 2013.</li>
                <li>S.Sasikala, T.Rajasekar, 'FPGA Implementation of Optimum Step Size Algorithm for Adaptive Filter', National Conference on Advanced Telecommunication Technologies, March 2013.</li>
                <li>S.Sasikala, B.Preethi, 'FPGA Implementation of Block based error nonlinear sign LMS filter', National Conference on Emerging Issues in Computer Applications for Modernization in IT, February 2013.</li>
                <li>S.Sasikala, Dr.G.Murugesan, P.Nandhini, 'Removal of Muscular artefacts by combining Discrete Wavelet Transform and Adaptive Noise cancellation', VESCOM-2014, April 2014.</li>
                <li>S.Sasikala, Dr.G.Murugesan, M.Sankaranarayanan, 'An Efficient Low Adaptation Delay SSLMS Adaptive Filter for Denoising of ECG Signal', VESCOM-2014, April 2014.</li>
                <li>S.Sasikala, Dr.G.Murugesan, Shanmuga Priya, 'Optimized Adaptive Filtering Through Firefly Algorithm', VESCOM-2015, April 2015.</li>
                <li>S.Sasikala, Dr.G.Murugesan, 'IP Core Decoder and Encoder Modules Implementation for MILSTD-1553bRT', VESCOM-2016, April 2016.</li>
                <li>S.Sasikala, Dr.G.Murugesan, 'An Efficient Systolic Architecture for an adaptive convex combination of the LMS and the ZALMS algorithms', VESCOM-2017, February 2017.</li>
                <li>S.Sasikala, Dr.G.Murugesan, 'FPGA Implementation of Hybrid LMS Adaptive filtering using folded architecture', VESCOM-2017, February 2017.</li>
                <li>Sasikala S, Gomathi S, Chitra M, Nandhini SR, ‘Area Efficient Multiplier using Nano CMOS Logic Styles’, 4th National Conference on Current & Emerging
                    Process Technologies, February 20, 2021.</li>
                    <li>Gomathi S, N.Kasthri, Sasikala S, Chitra M, N.Kulothungan, P.Kishore, R.Manikandan, ‘Zero Carbon Hydrogen Hydrogen Oxygen Gas Burners’, 4th National Conference on Current & Emerging Process Technologies, February 20, 2021.</li>
                </ul>
    
                <h2>Papers Presented at International Conferences</h2>
                <ul class="conference-list">
                    <li>S.Sasikala, T.Kalavathidevi, 'Wavepipelined Architecture for Viterbi Decoder using Self reset logic', ICOICT 2009, February 2009.</li>
                    <li>S.Sasikala, V.Geetha, S.Gomathi, N.Vinothkumar, 'Wave Pipelined VLSI Architecture for Baugh Wooley Multiplier', International Conference on Emerging Trends in Engineering-ICETE-11, May 2011.</li>
                    <li>S.Sasikala, Dr.G.Murugesan, 'FPGA Implementation of LMS and Sign Based LMS Adaptive Filters for Denoising Biosignals', International Conference on VLSI and Signal Processing, IIT Kaharagpur, January 2014.</li>
                    <li>S.Sasikala, Dr.G.Murugesan, 'FPGA Implementation for Subexpression Elimination in Adaptive SSLMS Filter', TEQIP-II Sponsored International Conference on Energy, Environment and Engineering (ICEEE2016), March 2016.</li>
                </ul>
    
                <h2>Patents Published</h2>
                <ul class="patent-list">
                    <li>System and Method for Assisting in Communication for Deaf-Mute Person, published on 07.02.2020, Application No. 202011002948.</li>
                </ul>
            </div>
        </div>
    
    </body>
    </html>