# Xtensa default parameter values

# Customer ID=17276; Build=0x92ce9; Copyright (c) 2004-2018 Tensilica Inc.  ALL RIGHTS RESERVED.
# These coded instructions, statements, and computer programs are the
# copyrighted works and confidential proprietary information of Tensilica Inc.
# They may not be modified, copied, reproduced, distributed, or disclosed to
# third parties in any manner, medium, or form, in whole or in part, without
# the prior written consent of Tensilica Inc.

# WARNING: This file has been automatically generated with values that are
# specific to a particular Xtensa processor configuration.  Changing values
# here will likely result in an inconsistent system.  Do not edit!


# Version information for software tools and target hardware
SWToolsRelease = RI-2021.6
SWToolsVername = 14.06
SWToolsVersion = 1406000
HWMicroArchLatest = 281060
HWMicroArchEarliest = 281060
TargetHWVersion = LX7.1.6
ConfigName = Xm_Py_210123_eval
IsPreconfiguredCore = 0
uarchName = Barcelona
HasVectorPipe = 0
HasXNNE = 0

# Preconfigured ISA parameters
IsaIsBigEndian = 0
IsaMaxInstructionSize = 8
IsaUseWindowedRegisters = 1
IsaUseDensityInstruction = 1
IsaNumContexts = 1
IsaUseL32R = 1
IsaUseConst16 = 0
IsaUseAbs = 1
IsaUseAddx = 1
IsaUsePredictedBranches = 0
IsaUseNormShiftAmount = 1
IsaUseMinMax = 1
IsaUseSignExtend = 1
IsaUseDepBits = 1
IsaUseClamps = 1
IsaUseMAC16 = 0
IsaUseMul16 = 0
MUL32ImplementsMul16 = 0
MAC16ImplementsMul16 = 0
IsaUseS32C1I = 1
IsaUseTAPMaster = 0
IsaUseVectorFPU2005 = 0
IsaAssumesSPFPU = 0
IsaAssumesDPFPU = 0
IsaUseDoubleFP_accel = 0
IsaUseFloatingPoint = 0
IsaUseFloatingPointDiv = 0
IsaUseFloatingPointRecip = 0
IsaUseFloatingPointSqrt = 0
IsaUseFloatingPointRSqrt = 0
IsaUseDoubleFP = 0
IsaUseDoubleFPDiv = 0
IsaUseDoubleFPRecip = 0
IsaUseDoubleFPSqrt = 0
IsaUseDoubleFPRSqrt = 0
IsaUseVectra1 = 0
IsaUseVectra2 = 0
IsaUseVTMMU = 0
IsaUseLinuxMMU = 0
IsaUseLinuxMMUIIndexCount = 0
IsaUseLinuxMMUDIndexCount = 0
IsaUseRegionProt = 1
IsaUseRegionProtXlation = 
IsaUseThreadPtr = 0
IsaUseBBE16 = 0
IsaUseBBENEP = 0
IsaUsePDX = 0
IsaUseFusionG = 0
IsaUseFusionJ = 0
IsaUseVision = 0
IsaUseBall = 0
IsaUseFusion = 1
IsaUseHiFi2 = 0
IsaUseHiFi3 = 0
IsaUseHiFi3Z = 0
IsaUseHiFi4 = 0
IsaUseHiFi5 = 0
IsaUseHiFiPro = 0
IsaUseHiFi2_32x24 = 0
IsaUseHiFi2_40b = 0
IsaUseConnXD2 = 0
IsaUse32bitMul = 0
IsaUse32bitMulh = 0
IsaUseIterative32bitMul = 0
IsaUse32bitDiv = 0
IsaUseBooleans = 1
IsaUseCoprocessor = 1
IsaCoprocessorCount = 2
IsaUseLeadingZeros = 1
IsaUseLoops = 1
IsaUseExtL32R = 0
IsaUseLitBase = 0
IsaUseInstPif = 1
IsaUseDataPif = 1
IsaUseExceptions = 1
IsaUseImpreciseExceptions = 0
IsaUseHalt = 0
IsaUsePrid = 1
ProcessorID = 0
HWConfigID0 = 0xC20C9286
HWConfigID1 = 0x29892CE9
IsaMisAlignedLoadExc = 1
IsaMisAlignedStoreExc = 1
IsaUseSynchronization = 1
IsaUsePerfCounters = 0
perfCounterCount = 4
IsaSysHandlesMisAlignedLoad = 0
IsaSysHandlesMisAlignedStore = 0
IsaHardwareHandlesMisAlignedLoad = 0
IsaHardwareHandlesMisAlignedStore = 0
IsaUseOCD = 1
DebugLoadStoreDDR = 1
DebugDataVAddrTrapCount = 2
DebugInstVAddrTrapCount = 2
DebugExternalInterrupt = 1
ExternalRegistersInterface = 1
ArithmeticException = 0
NumMiscRegs = 0
PIFReadDataBits = 32
PIFWriteDataBits = 32
PIFWriteResponse = 0
PIFCriticalWordFirst = 0
PIFArbitraryByteEnables = 0
PIFInbound = 1
PIFInboundBufferEntries = 2
PIFReqAttribute = 0
#PIFReqDomain: Implies if POReqDomain[1:0] signal is present.
#Also implies data cache tag have 3 extra bits (Allocate/Shared/Inner). 
PIFReqDomain = 0
EarlyRestart = 0
LoopBufferSize = 0
MemoryErrorsEnabled = 0
DataErrorWordWidth = 0
TIEUseWideStore = 1
WideInstHoldingBuffer = 1
IPrefetchBuffers = 0
PrefetchBuffers = 0
PrefetchToL1 = 0
PrefetchCastoutLines = 0
PrefetchBlock = 0
PrefetchBlockEntries = 0 
CMEDowngrades = 0 
WriteBufferEntries = 2
WriteBufferBypassAddrBits = 0


CSRParity = 0
NumOfCores = 1

WWDT = [
    # Configured
    0
  ]


HasL2CC = 0

DataCacheBytes =       0
DataCacheWayCount =    1
DataCacheLineBytes =   0
DataCacheAccessWidth = 0
DataCacheWriteback =   0
DataCacheLock =        0
DataCacheTest =        0
DataCacheDataParity =  0
DataCacheDataECC =     0
DataCacheTagParity =   0
DataCacheTagECC =      0
DataCacheCoherence =   0
DataCacheBanks =       1
DataCacheWayDisable =  0

InstCacheBytes = 0
InstCacheWayCount = 1
InstCacheLineBytes = 0
InstCacheAccessWidth = 0
InstCacheLock = 0
InstCacheTest = 0
InstCacheDataParity = 0
InstCacheDataECC = 0
InstCacheTagParity = 0
InstCacheTagECC = 0
InstCacheBanks = 1
InstCacheWayDisable = 0
PhysicalAddressWidth = 32
ByteEnableWidth = 4
MasterExclAccess = 0
SlaveExclAccess = 0
ExtExclMasters = 0

UnifiedRAMCount = 0
InstRAMCount = 2
InstRAM0Latency = 2
InstRAM1Latency = 2
InstROMCount = 1
InstROM0Latency = 2
DataRAMCount = 2
DataRAM0Latency = 2
DataRAM1Latency = 2
DataROMCount = 1
DataROM0Latency = 2
DataPortCount = 0

MissBufferEntriesInst = 0
MissBufferEntriesData = 0
StoreBufferEntries = 3

# Local memory info for ISS:  
# Get the count for each local memory type, and if
# the count is non-zero, return a list of parameters
# [ size, base_address, access_width, busy, dma, cbox, rcw, parity, ecc, enable_mask, enable_code, udma, dyn_base ]
# for each instance of that memory type.
# 
ISSEntriesPerRam = 13
ISSUnifiedRAMCount = 0
ISSDataRAMCount = 2
ISSDataRAMBanks=1
ISSDataRAMSubBanks=1
DataRAMSplitRW=0
DataRAMAttributeWidth=0
ISSDataRAMInfo = [ 0x8000 0x500a0000 64 0 1 0 1 0 0 0 0 0 0 0x8000 0x500c0000 64 0 1 0 1 0 0 0 0 0 0 ]
ISSDataROMCount = 1
ISSDataROMBanks=1
ISSDataROMSubBanks=1
DataROMSplitRW=0
DataROMAttributeWidth=0
ISSDataROMInfo = [ 0x8000 0x50040000 64 0 0 0 0 0 0 0 0 0 0 ]
ISSInstRAMCount = 2
ISSInstRAMBanks=1
ISSInstRAMSubBanks=1
InstRAMSplitRW=0
InstRAMAttributeWidth=0
ISSInstRAMInfo = [ 0x8000 0x50080000 64 0 1 0 0 0 0 0 0 0 0 0x8000 0x500b0000 64 0 1 0 0 0 0 0 0 0 0 ]
ISSInstROMCount = 1
ISSInstROMBanks=1
ISSInstROMSubBanks=1
InstROMSplitRW=0
InstROMAttributeWidth=0
ISSInstROMInfo = [ 0x10000 0x50000000 64 0 0 0 0 0 0 0 0 0 0 ]
ISSDataPortCount = 0


# Local memory secure segments info for ISS:
# Get the start and end address of secure segments for each local memory type.
# If the count of secure segment is non-zero, return a list of parameters 
# [ seg_start_address seg_end_address] for segements in each instance of that memory type.
# Meanwhile, the number of secure segment in each instance is stored as a list "eg. DataRAMSecureSegCount", instances' index ordered increasingly.
#
ISSSecureConfigured = 0

# C-Box
CBox = 0

# LX ROM Patching
NumROMPatchRegs = 0

# PC
PC_Width = 32
PC_UpperFixedBits = 0x00000000

# Local memory latency
InstCIFCycles = 2
InstFetchWidth = 64
DataCIFCycles = 2
LoadStoreWidth = 64
LoadStoreUnitsCount = 1
AllowImemLoadStore = 1
FastL32RFromIRam = 1

ImplRegFileBuildingBlock = FlipFlop
ImplResetFlops = 1
ImplAsyncReset = 1
ImplTargetSpeed = 216
ImplTargetSize = 154693
ImplTargetTechnology = 40lp
ImplOperatingCondition = Worst
ImplVoltageCondition = Nominal
ClkGateFuncUnit = 1
ClkGateGlobal = 1
LatchesTransparent = 0
FullScan = 1

TracePort = 1
TracePortData = 0
TracePortMemBytes = 0
TRAX = 0

PIFBridgeType = AHBLite
PIFAsyncBusBridge = 1

BootLoader = 0

DCQueues = 1
DCPorts = 1
TIE_DC545CK = 0
TIE_DC570T = 0
TIE_MUL32 = 0
TIE_MUL32_H = 0
ConnXBBE16 = 0
ConnXBBE16_VecDiv = 0
ConnXBBE16_Rsqrt = 0
ConnXBBE16_Despread = 0

# Base vector addresses
RelocatableVectors = 1
VectorBase1FromPins = 0
StaticVectorSelect = 0
StaticVectorBase0 = 0x50080000
StaticVectorBase1 = 0x50000000
DynVecBaseReset = 0x50080400
DynVecBaseAlignBits = 10
InterruptStackBase = 0x00000000
RelocatableISB = 1
InterruptTableBase = 0x00000000
RelocatableITB = 0

# Vector offsets
ResetVectorOffset           = 0x00000000
MemoryExceptionVectorOffset = 0x00000000
WindowVectorsOffset         = 0x00000000
KernelExceptionVectorOffset = 0x00000240
UserExceptionVectorOffset   = 0x00000280
DoubleExceptionVectorOffset = 0x00000300
Level2InterruptVectorOffset = 0x00000180
Level3InterruptVectorOffset = 0x000001c0
Level4InterruptVectorOffset = 0x00000200
Level5InterruptVectorOffset = 0x00000000
Level6InterruptVectorOffset = 0x00000000
Level7InterruptVectorOffset = 0x00000000
DebugExceptionVectorOffset  = 0x00000200
NMIExceptionVectorOffset    = 0x00000000
# Vectors configured
Vectors = [ ResetVector KernelExceptionVector UserExceptionVector DoubleExceptionVector WindowVectors Level2InterruptVector Level3InterruptVector DebugExceptionVector ]
VectorSizes = [ 768 56 56 64 376 56 56 56 ]
StaticVectors = [ ResetVector ]

# Interrupts
InterruptCount = 32
InterruptLevelMax = 4
InterruptExtCount = 30
IsaUseHighLevelInterrupt = 1

ISSInterruptLevelMasks   = [ 0x0 0x00003fff 0x1fffc000 0xe0000000 0x00000000 ]
InterruptVectorOffsets   = [ 0x0 0x0 0x00000180 0x000001c0 0x00000200 ]

IsNMIConfigured = 0

ISSInterruptSoftwareMask = 0x00000002
ISSInterruptExtLevelMask = 0xfffffffc
ISSInterruptWriteErrMask = 0x00000000
ISSInterruptExtEdgeMask  = 0x00000000
ISSInterruptNMIMask      = 0x00000000
ISSInterruptUDmaDoneMask = 0x00000000
ISSInterruptUDmaErrMask  = 0x00000000
ISSInterruptGSErrMask    = 0x00000000
ISSInterruptETieMask     = 0x00000000
ISSAllInterruptMask      = 0xffffffff
EXCMLevel = 3


TimerCount = 0

# Debug info for ISS
IsaUseDebug = 1
DebugInterruptLevel = 4

NewExceptionArch = 1
ExternalExceptionArch = 0
ExceptionArch2 = 1
ExceptionArch3 = 0

# NX Branch Prediction Using BTB (Branch Target Buffer)
BTB = [
    # Configured
    0
  ]

AXI = 0
AxiECC = 0
AceLite = 0

FullAce = 0

MPU = [
    # configured
    0
  ]

# MMU information (lots of it)!!!!
MMU = [
    # configured
    1
    # num of ASID bits, Kernel ASID, Invalid ASID
    0 0 0
    # num of rings
    1
    # num of SR bits
    0
    # what to do if no matches
    1
    # PTE entry size
    4
    # num of PTE pgsz
    1
    # extended memory attributes
    0
    # num of memory attributes
    16
    # value of RASID on reset
    0x00000000
    # value of mmu config mask
    0x00010001
    # iaMask, iaConsts, daMask, daConsts
    0x00000000 0x00000000 0x00000000 0x00000000
    # PTE pgsz
    29
    # PTE pgsz encodings
    0
    # Fetch memory attributes map
    1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1
    # Load memory attributes map
    32 32 32 1 32 32 32 1 1 1 1 1 1 1 1 1
    # Store memory attributes map
    40 40 40 1 40 40 40 1 1 1 1 1 1 1 1 1
    # Pif memory attributes map
    48 176 0 176 496 240 16 0 0 0 0 0 0 0 0 0
  ]
ITlb = [
    # num of ways, num of VADDR bits, num of PADDR bits
    1 32 32
    # way 0
    # num of asid bits
    0
    # num of entries, SR bits, autorefill, num of pgsz
    8 0 0 1
    # VPN-MSB, VPN-LSB, num of const VPN values, num of reset VPN Values
    31 29 8 0
    # PPN-MSB, PPN-LSB, num of const PPN values, num of reset PPN Values
    31 29 8 0
    # num of ASID const values, num of ASID reset Values, num of memory attribute values, num of mem attribute reset values
    0 0 0 8
    # pgsz
    29
    # pgsz encodings
    0
    # stored VPNs
    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
    # stored PPNs
    0x00000000 0x20000000 0x40000000 0x60000000 0x80000000 0xa0000000 0xc0000000 0xe0000000
    # memory attributes on reset
    2 2 2 2 2 2 2 2
   ]

DTlb = [
    # num of ways, num of VADDR bits, num of PADDR bits
    1 32 32
    # way 0
    # num of asid bits
    0
    # num of entries, SR bits, autorefill, num of pgsz
    8 0 0 1
    # VPN-MSB, VPN-LSB, num of const VPN values, num of reset VPN Values
    31 29 8 0
    # PPN-MSB, PPN-LSB, num of const PPN values, num of reset PPN Values
    31 29 8 0
    # num of ASID const values, num of ASID reset Values, num of memory attribute values, num of mem attribute reset values
    0 0 0 8
    # pgsz
    29
    # pgsz encodings
    0
    # stored VPNs
    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
    # stored PPNs
    0x00000000 0x20000000 0x40000000 0x60000000 0x80000000 0xa0000000 0xc0000000 0xe0000000
    # memory attributes on reset
    2 2 2 2 2 2 2 2
   ]


# iDMA information
iDMA = 0
iDMANumChannels = 0
iDMATranspose = 0
iDMAPifBufDepth = 0
iDMAMaxOutstandingRows = 0
iDMAMaxOutstandingReq = 0
iDMAPifDataBits = 0
iDMAAddrWidth = 32
iDMAMaxDescriptorSize = 32
# Reorder Buffer
CoreROB = 0
CoreConnectROB = 0

#GatherScatter Information: 0 for regs implies that this isn't present
GatherScatter = 0
GS_ScatterRegs = 0
GS_GatherRegs =  0
GS_Unalign = 0
GS_ElementsPerCycle = 0


# Special locations used by ISS
SysUartPAddr = 0xffffffff
DVMagicLocVAddr = 0xa0000000
DVMagicLocPAddr = 0xa0000000
DVPrintfPAddr = 0xa0000004
DVPrintfVAddr = 0xa0000004
# Bus errors
BusAddressErrors = [ 0x1ffff000 0x1ffff100 0x1ffff104 0x1ffff208 0x1ffff308 0x1ffff30c 0x7ffff000 0x7ffff100 0x7ffff104 0x7ffff208 0x7ffff308 0x7ffff30c ]
BusAddressErrorCount = 12
BusDataErrors = [ 0x7ffff410 0x7ffff514 0x7ffff618 0x7ffff71c 0x1ffff410 0x1ffff514 0x1ffff618 0x1ffff71c ]
BusDataErrorCount = 8
BusErrorPattern = 0

# System information
SW_ABI = windowed
SW_FloatingPointABI = 0
SW_CLibrary = xclib
SW_FuSa = 0
SW_memmap_cacheattr_reset = default
default-lsp = sim
alwaysPIC = 0
maxPageSize = 1
enableShared = 0
sysroot =
# for Linux:
#   default-lsp = linux
#   alwaysPIC = 1
#   maxPageSize = 536870912
#   enableShared = 1
#   sysroot = <sysroot directory>
BuildUniqueID = 601321
BuildMode = Production
ConfigKey0 = 0xEF631ADE
ConfigKey1 = 0x04E6A4B1

# File locations
# Note: Relative paths are relative to the location of the parameter file.
install-prefix = D:/usr/xtensa/XtDevTools/install/tools/RI-2021.6-win32/XtensaTools
config-prefix = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval
xtensa-tools = D:/usr/xtensa/XtDevTools/install/tools/RI-2021.6-win32/XtensaTools/Tools
tc-tools = D:/usr/xtensa/XtDevTools/install/tools/RI-2021.6-win32/XtensaTools/TIE
isa-base-dlls = [
  D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libisa-core-hw.dll
  D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libisa-core.dll
]
ctype-base-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libctype.dll
iss-base-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libcas-core.dll
iss-ref-base-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libcas-ref-core.dll
iss-base-debug-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libcas-cored.dll
iss-ref-base-debug-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libcas-ref-cored.dll
fiss-base-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libfiss-base.dll
fiss-ref-base-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libfiss-ref-base.dll
xml-base-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libtie-core.dll
xml-msem-dll=D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libtie-Xtensa-msem.dll
xtensa-base-header = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/xtensa-elf/arch/include/xtensa/config/defs.h
tie-internal-module-headers = []

# TIE parameters
isa-tie-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libisa-py_modem_fifo_trace.dll
iss-tie-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libcas-py_modem_fifo_trace.dll
iss-ref-tie-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libcas-ref-py_modem_fifo_trace.dll
iss-tie-debug-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libcas-py_modem_fifo_traced.dll
iss-ref-tie-debug-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libcas-ref-py_modem_fifo_traced.dll
xml-tie-dll = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/config/libtie-py_modem_fifo_trace.dll
xtensa-tie-header = D:/usr/xtensa/XtDevTools/install/builds/RI-2021.6-win32/Py_210123_eval/xtensa-elf/arch/include/xtensa/tie/py_modem_fifo_trace.h
IsaUseWideBranches = 1
tie-checksum-0 = 0x5df6fafe
tie-checksum-1 = 0x6085e8d6
tie-checksum-2 = 0x0f32c593
tie-checksum-3 = 0x340b8ac9
tie-includedir =
tie-ident = 0

# Register information
num_aregs = 64

# Pipeline stages
ISSPipeBStage = 1
ISSPipeEStage = 1
ISSPipeMStage = 3
ISSPipeWStage = 4
ISSArchLicense = 0

# Initial values for ISS rams
iss_irom_init_value  = 0x0f0f0f0f
iss_iram_init_value  = 0x6c6cb6b6
iss_dram_init_value  = 0x01234567
iss_drom_init_value  = 0x12345678
iss_dport_init_value = 0x00000000
iss_uram_init_value  = 0x00000000

# Initial values for ISS caches 
iss_idata_init_value = 0x00000000
iss_itag_init_value  = 0x00000000
iss_ddata_init_value = 0x00000000
iss_dtag_init_value  = 0x00000000

# System Ram and Rom parameters
ISSSysRomBytes = 0x00100000
ISSSysRomPAddr = 0x80000000
ISSSysRamBytes = 0x00100000
ISSSysRamPAddr = 0x90000000

# DV parameters
DV_DynVecBaseReset = 0x50080400
DV_StaticVectorBase0 = 0x50080000
DV_StaticVectorBase1 = 0x50000000

