
FlarmDisplay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002890  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002a18  08002a18  00012a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a50  08002a50  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a50  08002a50  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a50  08002a50  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a50  08002a50  00012a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a54  08002a54  00012a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002a58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000128  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000134  20000134  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008af3  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001408  00000000  00000000  00028b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000648  00000000  00000000  00029f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005d0  00000000  00000000  0002a580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e523  00000000  00000000  0002ab50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000898d  00000000  00000000  00049073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b53a6  00000000  00000000  00051a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00106da6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001844  00000000  00000000  00106df8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002a00 	.word	0x08002a00

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002a00 	.word	0x08002a00

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fa36 	bl	800063c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f807 	bl	80001e2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f8c2 	bl	800035c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001d8:	f000 f860 	bl	800029c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80001dc:	f000 f88e 	bl	80002fc <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001e0:	e7fe      	b.n	80001e0 <main+0x18>

080001e2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e2:	b580      	push	{r7, lr}
 80001e4:	b096      	sub	sp, #88	; 0x58
 80001e6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80001ec:	2228      	movs	r2, #40	; 0x28
 80001ee:	2100      	movs	r1, #0
 80001f0:	4618      	mov	r0, r3
 80001f2:	f002 fbfd 	bl	80029f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f6:	f107 031c 	add.w	r3, r7, #28
 80001fa:	2200      	movs	r2, #0
 80001fc:	601a      	str	r2, [r3, #0]
 80001fe:	605a      	str	r2, [r3, #4]
 8000200:	609a      	str	r2, [r3, #8]
 8000202:	60da      	str	r2, [r3, #12]
 8000204:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000206:	463b      	mov	r3, r7
 8000208:	2200      	movs	r2, #0
 800020a:	601a      	str	r2, [r3, #0]
 800020c:	605a      	str	r2, [r3, #4]
 800020e:	609a      	str	r2, [r3, #8]
 8000210:	60da      	str	r2, [r3, #12]
 8000212:	611a      	str	r2, [r3, #16]
 8000214:	615a      	str	r2, [r3, #20]
 8000216:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000218:	2301      	movs	r3, #1
 800021a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800021c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000220:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000226:	2301      	movs	r3, #1
 8000228:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800022a:	2302      	movs	r3, #2
 800022c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800022e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000232:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000234:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000238:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800023e:	4618      	mov	r0, r3
 8000240:	f000 fcd2 	bl	8000be8 <HAL_RCC_OscConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0x6c>
  {
    Error_Handler();
 800024a:	f000 f8f3 	bl	8000434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800024e:	230f      	movs	r3, #15
 8000250:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000252:	2302      	movs	r3, #2
 8000254:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800025a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800025e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000260:	2300      	movs	r3, #0
 8000262:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000264:	f107 031c 	add.w	r3, r7, #28
 8000268:	2102      	movs	r1, #2
 800026a:	4618      	mov	r0, r3
 800026c:	f001 fcfa 	bl	8001c64 <HAL_RCC_ClockConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000276:	f000 f8dd 	bl	8000434 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800027a:	2301      	movs	r3, #1
 800027c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800027e:	2300      	movs	r3, #0
 8000280:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000282:	463b      	mov	r3, r7
 8000284:	4618      	mov	r0, r3
 8000286:	f001 ff25 	bl	80020d4 <HAL_RCCEx_PeriphCLKConfig>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	d001      	beq.n	8000294 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000290:	f000 f8d0 	bl	8000434 <Error_Handler>
  }
}
 8000294:	bf00      	nop
 8000296:	3758      	adds	r7, #88	; 0x58
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}

0800029c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002a0:	4b14      	ldr	r3, [pc, #80]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002a2:	4a15      	ldr	r2, [pc, #84]	; (80002f8 <MX_USART1_UART_Init+0x5c>)
 80002a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80002a6:	4b13      	ldr	r3, [pc, #76]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002a8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80002ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002ae:	4b11      	ldr	r3, [pc, #68]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002b4:	4b0f      	ldr	r3, [pc, #60]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002ba:	4b0e      	ldr	r3, [pc, #56]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002bc:	2200      	movs	r2, #0
 80002be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002c0:	4b0c      	ldr	r3, [pc, #48]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002c2:	220c      	movs	r2, #12
 80002c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002c6:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002cc:	4b09      	ldr	r3, [pc, #36]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80002d2:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80002d8:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002da:	2200      	movs	r2, #0
 80002dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002de:	4805      	ldr	r0, [pc, #20]	; (80002f4 <MX_USART1_UART_Init+0x58>)
 80002e0:	f002 f82e 	bl	8002340 <HAL_UART_Init>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80002ea:	f000 f8a3 	bl	8000434 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002ee:	bf00      	nop
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	20000028 	.word	0x20000028
 80002f8:	40013800 	.word	0x40013800

080002fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000300:	4b14      	ldr	r3, [pc, #80]	; (8000354 <MX_USART2_UART_Init+0x58>)
 8000302:	4a15      	ldr	r2, [pc, #84]	; (8000358 <MX_USART2_UART_Init+0x5c>)
 8000304:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000306:	4b13      	ldr	r3, [pc, #76]	; (8000354 <MX_USART2_UART_Init+0x58>)
 8000308:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800030c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800030e:	4b11      	ldr	r3, [pc, #68]	; (8000354 <MX_USART2_UART_Init+0x58>)
 8000310:	2200      	movs	r2, #0
 8000312:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000314:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <MX_USART2_UART_Init+0x58>)
 8000316:	2200      	movs	r2, #0
 8000318:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800031a:	4b0e      	ldr	r3, [pc, #56]	; (8000354 <MX_USART2_UART_Init+0x58>)
 800031c:	2200      	movs	r2, #0
 800031e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000320:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <MX_USART2_UART_Init+0x58>)
 8000322:	220c      	movs	r2, #12
 8000324:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000326:	4b0b      	ldr	r3, [pc, #44]	; (8000354 <MX_USART2_UART_Init+0x58>)
 8000328:	2200      	movs	r2, #0
 800032a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800032c:	4b09      	ldr	r3, [pc, #36]	; (8000354 <MX_USART2_UART_Init+0x58>)
 800032e:	2200      	movs	r2, #0
 8000330:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000332:	4b08      	ldr	r3, [pc, #32]	; (8000354 <MX_USART2_UART_Init+0x58>)
 8000334:	2200      	movs	r2, #0
 8000336:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000338:	4b06      	ldr	r3, [pc, #24]	; (8000354 <MX_USART2_UART_Init+0x58>)
 800033a:	2200      	movs	r2, #0
 800033c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800033e:	4805      	ldr	r0, [pc, #20]	; (8000354 <MX_USART2_UART_Init+0x58>)
 8000340:	f001 fffe 	bl	8002340 <HAL_UART_Init>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800034a:	f000 f873 	bl	8000434 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800034e:	bf00      	nop
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	200000ac 	.word	0x200000ac
 8000358:	40004400 	.word	0x40004400

0800035c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b088      	sub	sp, #32
 8000360:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000362:	f107 030c 	add.w	r3, r7, #12
 8000366:	2200      	movs	r2, #0
 8000368:	601a      	str	r2, [r3, #0]
 800036a:	605a      	str	r2, [r3, #4]
 800036c:	609a      	str	r2, [r3, #8]
 800036e:	60da      	str	r2, [r3, #12]
 8000370:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000372:	4b2e      	ldr	r3, [pc, #184]	; (800042c <MX_GPIO_Init+0xd0>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a2d      	ldr	r2, [pc, #180]	; (800042c <MX_GPIO_Init+0xd0>)
 8000378:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800037c:	6153      	str	r3, [r2, #20]
 800037e:	4b2b      	ldr	r3, [pc, #172]	; (800042c <MX_GPIO_Init+0xd0>)
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000386:	60bb      	str	r3, [r7, #8]
 8000388:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800038a:	4b28      	ldr	r3, [pc, #160]	; (800042c <MX_GPIO_Init+0xd0>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	4a27      	ldr	r2, [pc, #156]	; (800042c <MX_GPIO_Init+0xd0>)
 8000390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000394:	6153      	str	r3, [r2, #20]
 8000396:	4b25      	ldr	r3, [pc, #148]	; (800042c <MX_GPIO_Init+0xd0>)
 8000398:	695b      	ldr	r3, [r3, #20]
 800039a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800039e:	607b      	str	r3, [r7, #4]
 80003a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003a2:	4b22      	ldr	r3, [pc, #136]	; (800042c <MX_GPIO_Init+0xd0>)
 80003a4:	695b      	ldr	r3, [r3, #20]
 80003a6:	4a21      	ldr	r2, [pc, #132]	; (800042c <MX_GPIO_Init+0xd0>)
 80003a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003ac:	6153      	str	r3, [r2, #20]
 80003ae:	4b1f      	ldr	r3, [pc, #124]	; (800042c <MX_GPIO_Init+0xd0>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003b6:	603b      	str	r3, [r7, #0]
 80003b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SIN_Pin|SCLK_Pin|LAT_Pin|BLANK_Pin, GPIO_PIN_RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	21f0      	movs	r1, #240	; 0xf0
 80003be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003c2:	f000 fbf9 	bl	8000bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SIN_Pin SCLK_Pin LAT_Pin */
  GPIO_InitStruct.Pin = SIN_Pin|SCLK_Pin|LAT_Pin;
 80003c6:	2370      	movs	r3, #112	; 0x70
 80003c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ca:	2301      	movs	r3, #1
 80003cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80003ce:	2302      	movs	r3, #2
 80003d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d2:	2300      	movs	r3, #0
 80003d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003d6:	f107 030c 	add.w	r3, r7, #12
 80003da:	4619      	mov	r1, r3
 80003dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003e0:	f000 fa78 	bl	80008d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLANK_Pin */
  GPIO_InitStruct.Pin = BLANK_Pin;
 80003e4:	2380      	movs	r3, #128	; 0x80
 80003e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e8:	2301      	movs	r3, #1
 80003ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003ec:	2301      	movs	r3, #1
 80003ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f0:	2300      	movs	r3, #0
 80003f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLANK_GPIO_Port, &GPIO_InitStruct);
 80003f4:	f107 030c 	add.w	r3, r7, #12
 80003f8:	4619      	mov	r1, r3
 80003fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003fe:	f000 fa69 	bl	80008d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000402:	2301      	movs	r3, #1
 8000404:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000406:	2302      	movs	r3, #2
 8000408:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040a:	2300      	movs	r3, #0
 800040c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040e:	2300      	movs	r3, #0
 8000410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000412:	2302      	movs	r3, #2
 8000414:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000416:	f107 030c 	add.w	r3, r7, #12
 800041a:	4619      	mov	r1, r3
 800041c:	4804      	ldr	r0, [pc, #16]	; (8000430 <MX_GPIO_Init+0xd4>)
 800041e:	f000 fa59 	bl	80008d4 <HAL_GPIO_Init>

}
 8000422:	bf00      	nop
 8000424:	3720      	adds	r7, #32
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000
 8000430:	48000400 	.word	0x48000400

08000434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000438:	b672      	cpsid	i
}
 800043a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800043c:	e7fe      	b.n	800043c <Error_Handler+0x8>
	...

08000440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000446:	4b0f      	ldr	r3, [pc, #60]	; (8000484 <HAL_MspInit+0x44>)
 8000448:	699b      	ldr	r3, [r3, #24]
 800044a:	4a0e      	ldr	r2, [pc, #56]	; (8000484 <HAL_MspInit+0x44>)
 800044c:	f043 0301 	orr.w	r3, r3, #1
 8000450:	6193      	str	r3, [r2, #24]
 8000452:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <HAL_MspInit+0x44>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	f003 0301 	and.w	r3, r3, #1
 800045a:	607b      	str	r3, [r7, #4]
 800045c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800045e:	4b09      	ldr	r3, [pc, #36]	; (8000484 <HAL_MspInit+0x44>)
 8000460:	69db      	ldr	r3, [r3, #28]
 8000462:	4a08      	ldr	r2, [pc, #32]	; (8000484 <HAL_MspInit+0x44>)
 8000464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000468:	61d3      	str	r3, [r2, #28]
 800046a:	4b06      	ldr	r3, [pc, #24]	; (8000484 <HAL_MspInit+0x44>)
 800046c:	69db      	ldr	r3, [r3, #28]
 800046e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000472:	603b      	str	r3, [r7, #0]
 8000474:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000476:	bf00      	nop
 8000478:	370c      	adds	r7, #12
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	40021000 	.word	0x40021000

08000488 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b08c      	sub	sp, #48	; 0x30
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000490:	f107 031c 	add.w	r3, r7, #28
 8000494:	2200      	movs	r2, #0
 8000496:	601a      	str	r2, [r3, #0]
 8000498:	605a      	str	r2, [r3, #4]
 800049a:	609a      	str	r2, [r3, #8]
 800049c:	60da      	str	r2, [r3, #12]
 800049e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a2f      	ldr	r2, [pc, #188]	; (8000564 <HAL_UART_MspInit+0xdc>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d12a      	bne.n	8000500 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004aa:	4b2f      	ldr	r3, [pc, #188]	; (8000568 <HAL_UART_MspInit+0xe0>)
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	4a2e      	ldr	r2, [pc, #184]	; (8000568 <HAL_UART_MspInit+0xe0>)
 80004b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004b4:	6193      	str	r3, [r2, #24]
 80004b6:	4b2c      	ldr	r3, [pc, #176]	; (8000568 <HAL_UART_MspInit+0xe0>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004be:	61bb      	str	r3, [r7, #24]
 80004c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c2:	4b29      	ldr	r3, [pc, #164]	; (8000568 <HAL_UART_MspInit+0xe0>)
 80004c4:	695b      	ldr	r3, [r3, #20]
 80004c6:	4a28      	ldr	r2, [pc, #160]	; (8000568 <HAL_UART_MspInit+0xe0>)
 80004c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004cc:	6153      	str	r3, [r2, #20]
 80004ce:	4b26      	ldr	r3, [pc, #152]	; (8000568 <HAL_UART_MspInit+0xe0>)
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004d6:	617b      	str	r3, [r7, #20]
 80004d8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80004da:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80004de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004e0:	2302      	movs	r3, #2
 80004e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e4:	2300      	movs	r3, #0
 80004e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004e8:	2303      	movs	r3, #3
 80004ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80004ec:	2307      	movs	r3, #7
 80004ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f0:	f107 031c 	add.w	r3, r7, #28
 80004f4:	4619      	mov	r1, r3
 80004f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004fa:	f000 f9eb 	bl	80008d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80004fe:	e02d      	b.n	800055c <HAL_UART_MspInit+0xd4>
  else if(huart->Instance==USART2)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a19      	ldr	r2, [pc, #100]	; (800056c <HAL_UART_MspInit+0xe4>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d128      	bne.n	800055c <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 800050a:	4b17      	ldr	r3, [pc, #92]	; (8000568 <HAL_UART_MspInit+0xe0>)
 800050c:	69db      	ldr	r3, [r3, #28]
 800050e:	4a16      	ldr	r2, [pc, #88]	; (8000568 <HAL_UART_MspInit+0xe0>)
 8000510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000514:	61d3      	str	r3, [r2, #28]
 8000516:	4b14      	ldr	r3, [pc, #80]	; (8000568 <HAL_UART_MspInit+0xe0>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800051e:	613b      	str	r3, [r7, #16]
 8000520:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000522:	4b11      	ldr	r3, [pc, #68]	; (8000568 <HAL_UART_MspInit+0xe0>)
 8000524:	695b      	ldr	r3, [r3, #20]
 8000526:	4a10      	ldr	r2, [pc, #64]	; (8000568 <HAL_UART_MspInit+0xe0>)
 8000528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800052c:	6153      	str	r3, [r2, #20]
 800052e:	4b0e      	ldr	r3, [pc, #56]	; (8000568 <HAL_UART_MspInit+0xe0>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800053a:	230c      	movs	r3, #12
 800053c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800053e:	2302      	movs	r3, #2
 8000540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000542:	2300      	movs	r3, #0
 8000544:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000546:	2303      	movs	r3, #3
 8000548:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800054a:	2307      	movs	r3, #7
 800054c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054e:	f107 031c 	add.w	r3, r7, #28
 8000552:	4619      	mov	r1, r3
 8000554:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000558:	f000 f9bc 	bl	80008d4 <HAL_GPIO_Init>
}
 800055c:	bf00      	nop
 800055e:	3730      	adds	r7, #48	; 0x30
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40013800 	.word	0x40013800
 8000568:	40021000 	.word	0x40021000
 800056c:	40004400 	.word	0x40004400

08000570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000574:	e7fe      	b.n	8000574 <NMI_Handler+0x4>

08000576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800057a:	e7fe      	b.n	800057a <HardFault_Handler+0x4>

0800057c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000580:	e7fe      	b.n	8000580 <MemManage_Handler+0x4>

08000582 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000586:	e7fe      	b.n	8000586 <BusFault_Handler+0x4>

08000588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800058c:	e7fe      	b.n	800058c <UsageFault_Handler+0x4>

0800058e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800058e:	b480      	push	{r7}
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000592:	bf00      	nop
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr

080005aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr

080005b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005bc:	f000 f884 	bl	80006c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}

080005c4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <SystemInit+0x20>)
 80005ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005ce:	4a05      	ldr	r2, [pc, #20]	; (80005e4 <SystemInit+0x20>)
 80005d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000620 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ec:	480d      	ldr	r0, [pc, #52]	; (8000624 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ee:	490e      	ldr	r1, [pc, #56]	; (8000628 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005f0:	4a0e      	ldr	r2, [pc, #56]	; (800062c <LoopForever+0xe>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005f4:	e002      	b.n	80005fc <LoopCopyDataInit>

080005f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005fa:	3304      	adds	r3, #4

080005fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000600:	d3f9      	bcc.n	80005f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000602:	4a0b      	ldr	r2, [pc, #44]	; (8000630 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000604:	4c0b      	ldr	r4, [pc, #44]	; (8000634 <LoopForever+0x16>)
  movs r3, #0
 8000606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000608:	e001      	b.n	800060e <LoopFillZerobss>

0800060a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800060a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800060c:	3204      	adds	r2, #4

0800060e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800060e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000610:	d3fb      	bcc.n	800060a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000612:	f7ff ffd7 	bl	80005c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000616:	f002 f9c7 	bl	80029a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800061a:	f7ff fdd5 	bl	80001c8 <main>

0800061e <LoopForever>:

LoopForever:
    b LoopForever
 800061e:	e7fe      	b.n	800061e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000620:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000624:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000628:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800062c:	08002a58 	.word	0x08002a58
  ldr r2, =_sbss
 8000630:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000634:	20000134 	.word	0x20000134

08000638 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000638:	e7fe      	b.n	8000638 <ADC1_2_IRQHandler>
	...

0800063c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000640:	4b08      	ldr	r3, [pc, #32]	; (8000664 <HAL_Init+0x28>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a07      	ldr	r2, [pc, #28]	; (8000664 <HAL_Init+0x28>)
 8000646:	f043 0310 	orr.w	r3, r3, #16
 800064a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800064c:	2003      	movs	r0, #3
 800064e:	f000 f90d 	bl	800086c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000652:	200f      	movs	r0, #15
 8000654:	f000 f808 	bl	8000668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000658:	f7ff fef2 	bl	8000440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800065c:	2300      	movs	r3, #0
}
 800065e:	4618      	mov	r0, r3
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40022000 	.word	0x40022000

08000668 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000670:	4b12      	ldr	r3, [pc, #72]	; (80006bc <HAL_InitTick+0x54>)
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <HAL_InitTick+0x58>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	4619      	mov	r1, r3
 800067a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000682:	fbb2 f3f3 	udiv	r3, r2, r3
 8000686:	4618      	mov	r0, r3
 8000688:	f000 f917 	bl	80008ba <HAL_SYSTICK_Config>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000692:	2301      	movs	r3, #1
 8000694:	e00e      	b.n	80006b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	2b0f      	cmp	r3, #15
 800069a:	d80a      	bhi.n	80006b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800069c:	2200      	movs	r2, #0
 800069e:	6879      	ldr	r1, [r7, #4]
 80006a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80006a4:	f000 f8ed 	bl	8000882 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006a8:	4a06      	ldr	r2, [pc, #24]	; (80006c4 <HAL_InitTick+0x5c>)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006ae:	2300      	movs	r3, #0
 80006b0:	e000      	b.n	80006b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006b2:	2301      	movs	r3, #1
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000000 	.word	0x20000000
 80006c0:	20000008 	.word	0x20000008
 80006c4:	20000004 	.word	0x20000004

080006c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006cc:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <HAL_IncTick+0x20>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	461a      	mov	r2, r3
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <HAL_IncTick+0x24>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4413      	add	r3, r2
 80006d8:	4a04      	ldr	r2, [pc, #16]	; (80006ec <HAL_IncTick+0x24>)
 80006da:	6013      	str	r3, [r2, #0]
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	20000008 	.word	0x20000008
 80006ec:	20000130 	.word	0x20000130

080006f0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return uwTick;  
 80006f4:	4b03      	ldr	r3, [pc, #12]	; (8000704 <HAL_GetTick+0x14>)
 80006f6:	681b      	ldr	r3, [r3, #0]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	20000130 	.word	0x20000130

08000708 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	f003 0307 	and.w	r3, r3, #7
 8000716:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000718:	4b0c      	ldr	r3, [pc, #48]	; (800074c <__NVIC_SetPriorityGrouping+0x44>)
 800071a:	68db      	ldr	r3, [r3, #12]
 800071c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800071e:	68ba      	ldr	r2, [r7, #8]
 8000720:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000724:	4013      	ands	r3, r2
 8000726:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000730:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800073a:	4a04      	ldr	r2, [pc, #16]	; (800074c <__NVIC_SetPriorityGrouping+0x44>)
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	60d3      	str	r3, [r2, #12]
}
 8000740:	bf00      	nop
 8000742:	3714      	adds	r7, #20
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000754:	4b04      	ldr	r3, [pc, #16]	; (8000768 <__NVIC_GetPriorityGrouping+0x18>)
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	0a1b      	lsrs	r3, r3, #8
 800075a:	f003 0307 	and.w	r3, r3, #7
}
 800075e:	4618      	mov	r0, r3
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	6039      	str	r1, [r7, #0]
 8000776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800077c:	2b00      	cmp	r3, #0
 800077e:	db0a      	blt.n	8000796 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	b2da      	uxtb	r2, r3
 8000784:	490c      	ldr	r1, [pc, #48]	; (80007b8 <__NVIC_SetPriority+0x4c>)
 8000786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800078a:	0112      	lsls	r2, r2, #4
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	440b      	add	r3, r1
 8000790:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000794:	e00a      	b.n	80007ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4908      	ldr	r1, [pc, #32]	; (80007bc <__NVIC_SetPriority+0x50>)
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	f003 030f 	and.w	r3, r3, #15
 80007a2:	3b04      	subs	r3, #4
 80007a4:	0112      	lsls	r2, r2, #4
 80007a6:	b2d2      	uxtb	r2, r2
 80007a8:	440b      	add	r3, r1
 80007aa:	761a      	strb	r2, [r3, #24]
}
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	e000e100 	.word	0xe000e100
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b089      	sub	sp, #36	; 0x24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	f003 0307 	and.w	r3, r3, #7
 80007d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d4:	69fb      	ldr	r3, [r7, #28]
 80007d6:	f1c3 0307 	rsb	r3, r3, #7
 80007da:	2b04      	cmp	r3, #4
 80007dc:	bf28      	it	cs
 80007de:	2304      	movcs	r3, #4
 80007e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	3304      	adds	r3, #4
 80007e6:	2b06      	cmp	r3, #6
 80007e8:	d902      	bls.n	80007f0 <NVIC_EncodePriority+0x30>
 80007ea:	69fb      	ldr	r3, [r7, #28]
 80007ec:	3b03      	subs	r3, #3
 80007ee:	e000      	b.n	80007f2 <NVIC_EncodePriority+0x32>
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80007f8:	69bb      	ldr	r3, [r7, #24]
 80007fa:	fa02 f303 	lsl.w	r3, r2, r3
 80007fe:	43da      	mvns	r2, r3
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	401a      	ands	r2, r3
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000808:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	fa01 f303 	lsl.w	r3, r1, r3
 8000812:	43d9      	mvns	r1, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000818:	4313      	orrs	r3, r2
         );
}
 800081a:	4618      	mov	r0, r3
 800081c:	3724      	adds	r7, #36	; 0x24
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
	...

08000828 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	3b01      	subs	r3, #1
 8000834:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000838:	d301      	bcc.n	800083e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800083a:	2301      	movs	r3, #1
 800083c:	e00f      	b.n	800085e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800083e:	4a0a      	ldr	r2, [pc, #40]	; (8000868 <SysTick_Config+0x40>)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	3b01      	subs	r3, #1
 8000844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000846:	210f      	movs	r1, #15
 8000848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800084c:	f7ff ff8e 	bl	800076c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000850:	4b05      	ldr	r3, [pc, #20]	; (8000868 <SysTick_Config+0x40>)
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000856:	4b04      	ldr	r3, [pc, #16]	; (8000868 <SysTick_Config+0x40>)
 8000858:	2207      	movs	r2, #7
 800085a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800085c:	2300      	movs	r3, #0
}
 800085e:	4618      	mov	r0, r3
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	e000e010 	.word	0xe000e010

0800086c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f7ff ff47 	bl	8000708 <__NVIC_SetPriorityGrouping>
}
 800087a:	bf00      	nop
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}

08000882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b086      	sub	sp, #24
 8000886:	af00      	add	r7, sp, #0
 8000888:	4603      	mov	r3, r0
 800088a:	60b9      	str	r1, [r7, #8]
 800088c:	607a      	str	r2, [r7, #4]
 800088e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000890:	2300      	movs	r3, #0
 8000892:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000894:	f7ff ff5c 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8000898:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800089a:	687a      	ldr	r2, [r7, #4]
 800089c:	68b9      	ldr	r1, [r7, #8]
 800089e:	6978      	ldr	r0, [r7, #20]
 80008a0:	f7ff ff8e 	bl	80007c0 <NVIC_EncodePriority>
 80008a4:	4602      	mov	r2, r0
 80008a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008aa:	4611      	mov	r1, r2
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff ff5d 	bl	800076c <__NVIC_SetPriority>
}
 80008b2:	bf00      	nop
 80008b4:	3718      	adds	r7, #24
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b082      	sub	sp, #8
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008c2:	6878      	ldr	r0, [r7, #4]
 80008c4:	f7ff ffb0 	bl	8000828 <SysTick_Config>
 80008c8:	4603      	mov	r3, r0
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
	...

080008d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b087      	sub	sp, #28
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008e2:	e14e      	b.n	8000b82 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	2101      	movs	r1, #1
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	fa01 f303 	lsl.w	r3, r1, r3
 80008f0:	4013      	ands	r3, r2
 80008f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	f000 8140 	beq.w	8000b7c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	f003 0303 	and.w	r3, r3, #3
 8000904:	2b01      	cmp	r3, #1
 8000906:	d005      	beq.n	8000914 <HAL_GPIO_Init+0x40>
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	f003 0303 	and.w	r3, r3, #3
 8000910:	2b02      	cmp	r3, #2
 8000912:	d130      	bne.n	8000976 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	2203      	movs	r2, #3
 8000920:	fa02 f303 	lsl.w	r3, r2, r3
 8000924:	43db      	mvns	r3, r3
 8000926:	693a      	ldr	r2, [r7, #16]
 8000928:	4013      	ands	r3, r2
 800092a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	68da      	ldr	r2, [r3, #12]
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	fa02 f303 	lsl.w	r3, r2, r3
 8000938:	693a      	ldr	r2, [r7, #16]
 800093a:	4313      	orrs	r3, r2
 800093c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	693a      	ldr	r2, [r7, #16]
 8000942:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800094a:	2201      	movs	r2, #1
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	fa02 f303 	lsl.w	r3, r2, r3
 8000952:	43db      	mvns	r3, r3
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	4013      	ands	r3, r2
 8000958:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	091b      	lsrs	r3, r3, #4
 8000960:	f003 0201 	and.w	r2, r3, #1
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	693a      	ldr	r2, [r7, #16]
 800096c:	4313      	orrs	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	f003 0303 	and.w	r3, r3, #3
 800097e:	2b03      	cmp	r3, #3
 8000980:	d017      	beq.n	80009b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	68db      	ldr	r3, [r3, #12]
 8000986:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	2203      	movs	r2, #3
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	43db      	mvns	r3, r3
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4013      	ands	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	689a      	ldr	r2, [r3, #8]
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	f003 0303 	and.w	r3, r3, #3
 80009ba:	2b02      	cmp	r3, #2
 80009bc:	d123      	bne.n	8000a06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	08da      	lsrs	r2, r3, #3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	3208      	adds	r2, #8
 80009c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	f003 0307 	and.w	r3, r3, #7
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	220f      	movs	r2, #15
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	43db      	mvns	r3, r3
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4013      	ands	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	691a      	ldr	r2, [r3, #16]
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	f003 0307 	and.w	r3, r3, #7
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	fa02 f303 	lsl.w	r3, r2, r3
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	08da      	lsrs	r2, r3, #3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3208      	adds	r2, #8
 8000a00:	6939      	ldr	r1, [r7, #16]
 8000a02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	2203      	movs	r2, #3
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	43db      	mvns	r3, r3
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f003 0203 	and.w	r2, r3, #3
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	f000 809a 	beq.w	8000b7c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a48:	4b55      	ldr	r3, [pc, #340]	; (8000ba0 <HAL_GPIO_Init+0x2cc>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	4a54      	ldr	r2, [pc, #336]	; (8000ba0 <HAL_GPIO_Init+0x2cc>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	6193      	str	r3, [r2, #24]
 8000a54:	4b52      	ldr	r3, [pc, #328]	; (8000ba0 <HAL_GPIO_Init+0x2cc>)
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a60:	4a50      	ldr	r2, [pc, #320]	; (8000ba4 <HAL_GPIO_Init+0x2d0>)
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	089b      	lsrs	r3, r3, #2
 8000a66:	3302      	adds	r3, #2
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	f003 0303 	and.w	r3, r3, #3
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	220f      	movs	r2, #15
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	4013      	ands	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a8a:	d013      	beq.n	8000ab4 <HAL_GPIO_Init+0x1e0>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4a46      	ldr	r2, [pc, #280]	; (8000ba8 <HAL_GPIO_Init+0x2d4>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d00d      	beq.n	8000ab0 <HAL_GPIO_Init+0x1dc>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a45      	ldr	r2, [pc, #276]	; (8000bac <HAL_GPIO_Init+0x2d8>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d007      	beq.n	8000aac <HAL_GPIO_Init+0x1d8>
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4a44      	ldr	r2, [pc, #272]	; (8000bb0 <HAL_GPIO_Init+0x2dc>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d101      	bne.n	8000aa8 <HAL_GPIO_Init+0x1d4>
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	e006      	b.n	8000ab6 <HAL_GPIO_Init+0x1e2>
 8000aa8:	2305      	movs	r3, #5
 8000aaa:	e004      	b.n	8000ab6 <HAL_GPIO_Init+0x1e2>
 8000aac:	2302      	movs	r3, #2
 8000aae:	e002      	b.n	8000ab6 <HAL_GPIO_Init+0x1e2>
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	e000      	b.n	8000ab6 <HAL_GPIO_Init+0x1e2>
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	697a      	ldr	r2, [r7, #20]
 8000ab8:	f002 0203 	and.w	r2, r2, #3
 8000abc:	0092      	lsls	r2, r2, #2
 8000abe:	4093      	lsls	r3, r2
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ac6:	4937      	ldr	r1, [pc, #220]	; (8000ba4 <HAL_GPIO_Init+0x2d0>)
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	089b      	lsrs	r3, r3, #2
 8000acc:	3302      	adds	r3, #2
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ad4:	4b37      	ldr	r3, [pc, #220]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	43db      	mvns	r3, r3
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d003      	beq.n	8000af8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000af8:	4a2e      	ldr	r2, [pc, #184]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000afe:	4b2d      	ldr	r3, [pc, #180]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	43db      	mvns	r3, r3
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d003      	beq.n	8000b22 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b22:	4a24      	ldr	r2, [pc, #144]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b28:	4b22      	ldr	r3, [pc, #136]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	43db      	mvns	r3, r3
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4013      	ands	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d003      	beq.n	8000b4c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b4c:	4a19      	ldr	r2, [pc, #100]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b52:	4b18      	ldr	r3, [pc, #96]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	43db      	mvns	r3, r3
 8000b5c:	693a      	ldr	r2, [r7, #16]
 8000b5e:	4013      	ands	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d003      	beq.n	8000b76 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	4313      	orrs	r3, r2
 8000b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b76:	4a0f      	ldr	r2, [pc, #60]	; (8000bb4 <HAL_GPIO_Init+0x2e0>)
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	fa22 f303 	lsr.w	r3, r2, r3
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	f47f aea9 	bne.w	80008e4 <HAL_GPIO_Init+0x10>
  }
}
 8000b92:	bf00      	nop
 8000b94:	bf00      	nop
 8000b96:	371c      	adds	r7, #28
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	40010000 	.word	0x40010000
 8000ba8:	48000400 	.word	0x48000400
 8000bac:	48000800 	.word	0x48000800
 8000bb0:	48000c00 	.word	0x48000c00
 8000bb4:	40010400 	.word	0x40010400

08000bb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	807b      	strh	r3, [r7, #2]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000bc8:	787b      	ldrb	r3, [r7, #1]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d003      	beq.n	8000bd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000bce:	887a      	ldrh	r2, [r7, #2]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000bd4:	e002      	b.n	8000bdc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bd6:	887a      	ldrh	r2, [r7, #2]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bf4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bf8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bfe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d102      	bne.n	8000c0e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	f001 b823 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f000 817d 	beq.w	8000f1e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c24:	4bbc      	ldr	r3, [pc, #752]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f003 030c 	and.w	r3, r3, #12
 8000c2c:	2b04      	cmp	r3, #4
 8000c2e:	d00c      	beq.n	8000c4a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c30:	4bb9      	ldr	r3, [pc, #740]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f003 030c 	and.w	r3, r3, #12
 8000c38:	2b08      	cmp	r3, #8
 8000c3a:	d15c      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x10e>
 8000c3c:	4bb6      	ldr	r3, [pc, #728]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c48:	d155      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x10e>
 8000c4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c4e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c52:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000c56:	fa93 f3a3 	rbit	r3, r3
 8000c5a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c5e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c62:	fab3 f383 	clz	r3, r3
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	095b      	lsrs	r3, r3, #5
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d102      	bne.n	8000c7c <HAL_RCC_OscConfig+0x94>
 8000c76:	4ba8      	ldr	r3, [pc, #672]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	e015      	b.n	8000ca8 <HAL_RCC_OscConfig+0xc0>
 8000c7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c80:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c84:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000c88:	fa93 f3a3 	rbit	r3, r3
 8000c8c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c94:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c98:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000c9c:	fa93 f3a3 	rbit	r3, r3
 8000ca0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000ca4:	4b9c      	ldr	r3, [pc, #624]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cac:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000cb0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000cb4:	fa92 f2a2 	rbit	r2, r2
 8000cb8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000cbc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	b2d2      	uxtb	r2, r2
 8000cc6:	f042 0220 	orr.w	r2, r2, #32
 8000cca:	b2d2      	uxtb	r2, r2
 8000ccc:	f002 021f 	and.w	r2, r2, #31
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	f000 811f 	beq.w	8000f1c <HAL_RCC_OscConfig+0x334>
 8000cde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ce2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	f040 8116 	bne.w	8000f1c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	f000 bfaf 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cfa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d06:	d106      	bne.n	8000d16 <HAL_RCC_OscConfig+0x12e>
 8000d08:	4b83      	ldr	r3, [pc, #524]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a82      	ldr	r2, [pc, #520]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d12:	6013      	str	r3, [r2, #0]
 8000d14:	e036      	b.n	8000d84 <HAL_RCC_OscConfig+0x19c>
 8000d16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d1a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d10c      	bne.n	8000d40 <HAL_RCC_OscConfig+0x158>
 8000d26:	4b7c      	ldr	r3, [pc, #496]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a7b      	ldr	r2, [pc, #492]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d30:	6013      	str	r3, [r2, #0]
 8000d32:	4b79      	ldr	r3, [pc, #484]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a78      	ldr	r2, [pc, #480]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d3c:	6013      	str	r3, [r2, #0]
 8000d3e:	e021      	b.n	8000d84 <HAL_RCC_OscConfig+0x19c>
 8000d40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d44:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d50:	d10c      	bne.n	8000d6c <HAL_RCC_OscConfig+0x184>
 8000d52:	4b71      	ldr	r3, [pc, #452]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a70      	ldr	r2, [pc, #448]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d5c:	6013      	str	r3, [r2, #0]
 8000d5e:	4b6e      	ldr	r3, [pc, #440]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a6d      	ldr	r2, [pc, #436]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d68:	6013      	str	r3, [r2, #0]
 8000d6a:	e00b      	b.n	8000d84 <HAL_RCC_OscConfig+0x19c>
 8000d6c:	4b6a      	ldr	r3, [pc, #424]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a69      	ldr	r2, [pc, #420]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d76:	6013      	str	r3, [r2, #0]
 8000d78:	4b67      	ldr	r3, [pc, #412]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a66      	ldr	r2, [pc, #408]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d82:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d84:	4b64      	ldr	r3, [pc, #400]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d88:	f023 020f 	bic.w	r2, r3, #15
 8000d8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	495f      	ldr	r1, [pc, #380]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000da2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d059      	beq.n	8000e62 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dae:	f7ff fc9f 	bl	80006f0 <HAL_GetTick>
 8000db2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000db6:	e00a      	b.n	8000dce <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000db8:	f7ff fc9a 	bl	80006f0 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	2b64      	cmp	r3, #100	; 0x64
 8000dc6:	d902      	bls.n	8000dce <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	f000 bf43 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>
 8000dce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dd2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000dda:	fa93 f3a3 	rbit	r3, r3
 8000dde:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000de2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000de6:	fab3 f383 	clz	r3, r3
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	095b      	lsrs	r3, r3, #5
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d102      	bne.n	8000e00 <HAL_RCC_OscConfig+0x218>
 8000dfa:	4b47      	ldr	r3, [pc, #284]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	e015      	b.n	8000e2c <HAL_RCC_OscConfig+0x244>
 8000e00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e04:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e08:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000e0c:	fa93 f3a3 	rbit	r3, r3
 8000e10:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000e14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e18:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000e1c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000e20:	fa93 f3a3 	rbit	r3, r3
 8000e24:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000e28:	4b3b      	ldr	r3, [pc, #236]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e30:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000e34:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000e38:	fa92 f2a2 	rbit	r2, r2
 8000e3c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000e40:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000e44:	fab2 f282 	clz	r2, r2
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	f042 0220 	orr.w	r2, r2, #32
 8000e4e:	b2d2      	uxtb	r2, r2
 8000e50:	f002 021f 	and.w	r2, r2, #31
 8000e54:	2101      	movs	r1, #1
 8000e56:	fa01 f202 	lsl.w	r2, r1, r2
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d0ab      	beq.n	8000db8 <HAL_RCC_OscConfig+0x1d0>
 8000e60:	e05d      	b.n	8000f1e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e62:	f7ff fc45 	bl	80006f0 <HAL_GetTick>
 8000e66:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e6a:	e00a      	b.n	8000e82 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e6c:	f7ff fc40 	bl	80006f0 <HAL_GetTick>
 8000e70:	4602      	mov	r2, r0
 8000e72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	2b64      	cmp	r3, #100	; 0x64
 8000e7a:	d902      	bls.n	8000e82 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	f000 bee9 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>
 8000e82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e86:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000e8e:	fa93 f3a3 	rbit	r3, r3
 8000e92:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000e96:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e9a:	fab3 f383 	clz	r3, r3
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	095b      	lsrs	r3, r3, #5
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d102      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x2cc>
 8000eae:	4b1a      	ldr	r3, [pc, #104]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	e015      	b.n	8000ee0 <HAL_RCC_OscConfig+0x2f8>
 8000eb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eb8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ebc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000ec0:	fa93 f3a3 	rbit	r3, r3
 8000ec4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ec8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ecc:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ed0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000ed4:	fa93 f3a3 	rbit	r3, r3
 8000ed8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000edc:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <HAL_RCC_OscConfig+0x330>)
 8000ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ee4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000ee8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000eec:	fa92 f2a2 	rbit	r2, r2
 8000ef0:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000ef4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000ef8:	fab2 f282 	clz	r2, r2
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	f042 0220 	orr.w	r2, r2, #32
 8000f02:	b2d2      	uxtb	r2, r2
 8000f04:	f002 021f 	and.w	r2, r2, #31
 8000f08:	2101      	movs	r1, #1
 8000f0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f0e:	4013      	ands	r3, r2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d1ab      	bne.n	8000e6c <HAL_RCC_OscConfig+0x284>
 8000f14:	e003      	b.n	8000f1e <HAL_RCC_OscConfig+0x336>
 8000f16:	bf00      	nop
 8000f18:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f22:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	f000 817d 	beq.w	800122e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f34:	4ba6      	ldr	r3, [pc, #664]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 030c 	and.w	r3, r3, #12
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d00b      	beq.n	8000f58 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f40:	4ba3      	ldr	r3, [pc, #652]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f003 030c 	and.w	r3, r3, #12
 8000f48:	2b08      	cmp	r3, #8
 8000f4a:	d172      	bne.n	8001032 <HAL_RCC_OscConfig+0x44a>
 8000f4c:	4ba0      	ldr	r3, [pc, #640]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d16c      	bne.n	8001032 <HAL_RCC_OscConfig+0x44a>
 8000f58:	2302      	movs	r3, #2
 8000f5a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000f62:	fa93 f3a3 	rbit	r3, r3
 8000f66:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000f6a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f6e:	fab3 f383 	clz	r3, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	095b      	lsrs	r3, r3, #5
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d102      	bne.n	8000f88 <HAL_RCC_OscConfig+0x3a0>
 8000f82:	4b93      	ldr	r3, [pc, #588]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	e013      	b.n	8000fb0 <HAL_RCC_OscConfig+0x3c8>
 8000f88:	2302      	movs	r3, #2
 8000f8a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f8e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000f92:	fa93 f3a3 	rbit	r3, r3
 8000f96:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000fa0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000fa4:	fa93 f3a3 	rbit	r3, r3
 8000fa8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000fac:	4b88      	ldr	r3, [pc, #544]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 8000fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000fb6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000fba:	fa92 f2a2 	rbit	r2, r2
 8000fbe:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000fc2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000fc6:	fab2 f282 	clz	r2, r2
 8000fca:	b2d2      	uxtb	r2, r2
 8000fcc:	f042 0220 	orr.w	r2, r2, #32
 8000fd0:	b2d2      	uxtb	r2, r2
 8000fd2:	f002 021f 	and.w	r2, r2, #31
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fdc:	4013      	ands	r3, r2
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d00a      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x410>
 8000fe2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fe6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	691b      	ldr	r3, [r3, #16]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d002      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	f000 be2e 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff8:	4b75      	ldr	r3, [pc, #468]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001000:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001004:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	695b      	ldr	r3, [r3, #20]
 800100c:	21f8      	movs	r1, #248	; 0xf8
 800100e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001012:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001016:	fa91 f1a1 	rbit	r1, r1
 800101a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800101e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001022:	fab1 f181 	clz	r1, r1
 8001026:	b2c9      	uxtb	r1, r1
 8001028:	408b      	lsls	r3, r1
 800102a:	4969      	ldr	r1, [pc, #420]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 800102c:	4313      	orrs	r3, r2
 800102e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001030:	e0fd      	b.n	800122e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001032:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001036:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	2b00      	cmp	r3, #0
 8001040:	f000 8088 	beq.w	8001154 <HAL_RCC_OscConfig+0x56c>
 8001044:	2301      	movs	r3, #1
 8001046:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800104e:	fa93 f3a3 	rbit	r3, r3
 8001052:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001056:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800105a:	fab3 f383 	clz	r3, r3
 800105e:	b2db      	uxtb	r3, r3
 8001060:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001064:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	461a      	mov	r2, r3
 800106c:	2301      	movs	r3, #1
 800106e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001070:	f7ff fb3e 	bl	80006f0 <HAL_GetTick>
 8001074:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001078:	e00a      	b.n	8001090 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800107a:	f7ff fb39 	bl	80006f0 <HAL_GetTick>
 800107e:	4602      	mov	r2, r0
 8001080:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d902      	bls.n	8001090 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	f000 bde2 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>
 8001090:	2302      	movs	r3, #2
 8001092:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001096:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800109a:	fa93 f3a3 	rbit	r3, r3
 800109e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80010a2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a6:	fab3 f383 	clz	r3, r3
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	095b      	lsrs	r3, r3, #5
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d102      	bne.n	80010c0 <HAL_RCC_OscConfig+0x4d8>
 80010ba:	4b45      	ldr	r3, [pc, #276]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	e013      	b.n	80010e8 <HAL_RCC_OscConfig+0x500>
 80010c0:	2302      	movs	r3, #2
 80010c2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80010ca:	fa93 f3a3 	rbit	r3, r3
 80010ce:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80010d2:	2302      	movs	r3, #2
 80010d4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80010d8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80010dc:	fa93 f3a3 	rbit	r3, r3
 80010e0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80010e4:	4b3a      	ldr	r3, [pc, #232]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 80010e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e8:	2202      	movs	r2, #2
 80010ea:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80010ee:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80010f2:	fa92 f2a2 	rbit	r2, r2
 80010f6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80010fa:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80010fe:	fab2 f282 	clz	r2, r2
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	f042 0220 	orr.w	r2, r2, #32
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	f002 021f 	and.w	r2, r2, #31
 800110e:	2101      	movs	r1, #1
 8001110:	fa01 f202 	lsl.w	r2, r1, r2
 8001114:	4013      	ands	r3, r2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0af      	beq.n	800107a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800111a:	4b2d      	ldr	r3, [pc, #180]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001122:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001126:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	21f8      	movs	r1, #248	; 0xf8
 8001130:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001134:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001138:	fa91 f1a1 	rbit	r1, r1
 800113c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001140:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001144:	fab1 f181 	clz	r1, r1
 8001148:	b2c9      	uxtb	r1, r1
 800114a:	408b      	lsls	r3, r1
 800114c:	4920      	ldr	r1, [pc, #128]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 800114e:	4313      	orrs	r3, r2
 8001150:	600b      	str	r3, [r1, #0]
 8001152:	e06c      	b.n	800122e <HAL_RCC_OscConfig+0x646>
 8001154:	2301      	movs	r3, #1
 8001156:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800115e:	fa93 f3a3 	rbit	r3, r3
 8001162:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001166:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800116a:	fab3 f383 	clz	r3, r3
 800116e:	b2db      	uxtb	r3, r3
 8001170:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001174:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	461a      	mov	r2, r3
 800117c:	2300      	movs	r3, #0
 800117e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001180:	f7ff fab6 	bl	80006f0 <HAL_GetTick>
 8001184:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001188:	e00a      	b.n	80011a0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800118a:	f7ff fab1 	bl	80006f0 <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d902      	bls.n	80011a0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	f000 bd5a 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80011aa:	fa93 f3a3 	rbit	r3, r3
 80011ae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80011b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011b6:	fab3 f383 	clz	r3, r3
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	095b      	lsrs	r3, r3, #5
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d104      	bne.n	80011d4 <HAL_RCC_OscConfig+0x5ec>
 80011ca:	4b01      	ldr	r3, [pc, #4]	; (80011d0 <HAL_RCC_OscConfig+0x5e8>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	e015      	b.n	80011fc <HAL_RCC_OscConfig+0x614>
 80011d0:	40021000 	.word	0x40021000
 80011d4:	2302      	movs	r3, #2
 80011d6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011da:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80011de:	fa93 f3a3 	rbit	r3, r3
 80011e2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80011e6:	2302      	movs	r3, #2
 80011e8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80011ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80011f0:	fa93 f3a3 	rbit	r3, r3
 80011f4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80011f8:	4bc8      	ldr	r3, [pc, #800]	; (800151c <HAL_RCC_OscConfig+0x934>)
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	2202      	movs	r2, #2
 80011fe:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001202:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001206:	fa92 f2a2 	rbit	r2, r2
 800120a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800120e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001212:	fab2 f282 	clz	r2, r2
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	f042 0220 	orr.w	r2, r2, #32
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	f002 021f 	and.w	r2, r2, #31
 8001222:	2101      	movs	r1, #1
 8001224:	fa01 f202 	lsl.w	r2, r1, r2
 8001228:	4013      	ands	r3, r2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1ad      	bne.n	800118a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800122e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001232:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	2b00      	cmp	r3, #0
 8001240:	f000 8110 	beq.w	8001464 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001248:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d079      	beq.n	8001348 <HAL_RCC_OscConfig+0x760>
 8001254:	2301      	movs	r3, #1
 8001256:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800125e:	fa93 f3a3 	rbit	r3, r3
 8001262:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001266:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800126a:	fab3 f383 	clz	r3, r3
 800126e:	b2db      	uxtb	r3, r3
 8001270:	461a      	mov	r2, r3
 8001272:	4bab      	ldr	r3, [pc, #684]	; (8001520 <HAL_RCC_OscConfig+0x938>)
 8001274:	4413      	add	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	461a      	mov	r2, r3
 800127a:	2301      	movs	r3, #1
 800127c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127e:	f7ff fa37 	bl	80006f0 <HAL_GetTick>
 8001282:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001286:	e00a      	b.n	800129e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001288:	f7ff fa32 	bl	80006f0 <HAL_GetTick>
 800128c:	4602      	mov	r2, r0
 800128e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	2b02      	cmp	r3, #2
 8001296:	d902      	bls.n	800129e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001298:	2303      	movs	r3, #3
 800129a:	f000 bcdb 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>
 800129e:	2302      	movs	r3, #2
 80012a0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80012a8:	fa93 f3a3 	rbit	r3, r3
 80012ac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80012b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012b4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80012b8:	2202      	movs	r2, #2
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012c0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	fa93 f2a3 	rbit	r2, r3
 80012ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80012dc:	2202      	movs	r2, #2
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	fa93 f2a3 	rbit	r2, r3
 80012ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80012f6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012f8:	4b88      	ldr	r3, [pc, #544]	; (800151c <HAL_RCC_OscConfig+0x934>)
 80012fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001300:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001304:	2102      	movs	r1, #2
 8001306:	6019      	str	r1, [r3, #0]
 8001308:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800130c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	fa93 f1a3 	rbit	r1, r3
 8001316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800131a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800131e:	6019      	str	r1, [r3, #0]
  return result;
 8001320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001324:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	fab3 f383 	clz	r3, r3
 800132e:	b2db      	uxtb	r3, r3
 8001330:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001334:	b2db      	uxtb	r3, r3
 8001336:	f003 031f 	and.w	r3, r3, #31
 800133a:	2101      	movs	r1, #1
 800133c:	fa01 f303 	lsl.w	r3, r1, r3
 8001340:	4013      	ands	r3, r2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0a0      	beq.n	8001288 <HAL_RCC_OscConfig+0x6a0>
 8001346:	e08d      	b.n	8001464 <HAL_RCC_OscConfig+0x87c>
 8001348:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800134c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001350:	2201      	movs	r2, #1
 8001352:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001354:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001358:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	fa93 f2a3 	rbit	r2, r3
 8001362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001366:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800136a:	601a      	str	r2, [r3, #0]
  return result;
 800136c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001370:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001374:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001376:	fab3 f383 	clz	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	461a      	mov	r2, r3
 800137e:	4b68      	ldr	r3, [pc, #416]	; (8001520 <HAL_RCC_OscConfig+0x938>)
 8001380:	4413      	add	r3, r2
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	461a      	mov	r2, r3
 8001386:	2300      	movs	r3, #0
 8001388:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138a:	f7ff f9b1 	bl	80006f0 <HAL_GetTick>
 800138e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001392:	e00a      	b.n	80013aa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001394:	f7ff f9ac 	bl	80006f0 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d902      	bls.n	80013aa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	f000 bc55 	b.w	8001c54 <HAL_RCC_OscConfig+0x106c>
 80013aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ae:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80013b2:	2202      	movs	r2, #2
 80013b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ba:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	fa93 f2a3 	rbit	r2, r3
 80013c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013c8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80013d6:	2202      	movs	r2, #2
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013de:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	fa93 f2a3 	rbit	r2, r3
 80013e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80013fa:	2202      	movs	r2, #2
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001402:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	fa93 f2a3 	rbit	r2, r3
 800140c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001410:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001414:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001416:	4b41      	ldr	r3, [pc, #260]	; (800151c <HAL_RCC_OscConfig+0x934>)
 8001418:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800141a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800141e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001422:	2102      	movs	r1, #2
 8001424:	6019      	str	r1, [r3, #0]
 8001426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800142a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	fa93 f1a3 	rbit	r1, r3
 8001434:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001438:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800143c:	6019      	str	r1, [r3, #0]
  return result;
 800143e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001442:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	fab3 f383 	clz	r3, r3
 800144c:	b2db      	uxtb	r3, r3
 800144e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001452:	b2db      	uxtb	r3, r3
 8001454:	f003 031f 	and.w	r3, r3, #31
 8001458:	2101      	movs	r1, #1
 800145a:	fa01 f303 	lsl.w	r3, r1, r3
 800145e:	4013      	ands	r3, r2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d197      	bne.n	8001394 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001468:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	2b00      	cmp	r3, #0
 8001476:	f000 81a1 	beq.w	80017bc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001480:	4b26      	ldr	r3, [pc, #152]	; (800151c <HAL_RCC_OscConfig+0x934>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d116      	bne.n	80014ba <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800148c:	4b23      	ldr	r3, [pc, #140]	; (800151c <HAL_RCC_OscConfig+0x934>)
 800148e:	69db      	ldr	r3, [r3, #28]
 8001490:	4a22      	ldr	r2, [pc, #136]	; (800151c <HAL_RCC_OscConfig+0x934>)
 8001492:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001496:	61d3      	str	r3, [r2, #28]
 8001498:	4b20      	ldr	r3, [pc, #128]	; (800151c <HAL_RCC_OscConfig+0x934>)
 800149a:	69db      	ldr	r3, [r3, #28]
 800149c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80014a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014a4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014ae:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80014b2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80014b4:	2301      	movs	r3, #1
 80014b6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ba:	4b1a      	ldr	r3, [pc, #104]	; (8001524 <HAL_RCC_OscConfig+0x93c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d11a      	bne.n	80014fc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014c6:	4b17      	ldr	r3, [pc, #92]	; (8001524 <HAL_RCC_OscConfig+0x93c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a16      	ldr	r2, [pc, #88]	; (8001524 <HAL_RCC_OscConfig+0x93c>)
 80014cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014d2:	f7ff f90d 	bl	80006f0 <HAL_GetTick>
 80014d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014da:	e009      	b.n	80014f0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014dc:	f7ff f908 	bl	80006f0 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b64      	cmp	r3, #100	; 0x64
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e3b1      	b.n	8001c54 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <HAL_RCC_OscConfig+0x93c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d0ef      	beq.n	80014dc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001500:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d10d      	bne.n	8001528 <HAL_RCC_OscConfig+0x940>
 800150c:	4b03      	ldr	r3, [pc, #12]	; (800151c <HAL_RCC_OscConfig+0x934>)
 800150e:	6a1b      	ldr	r3, [r3, #32]
 8001510:	4a02      	ldr	r2, [pc, #8]	; (800151c <HAL_RCC_OscConfig+0x934>)
 8001512:	f043 0301 	orr.w	r3, r3, #1
 8001516:	6213      	str	r3, [r2, #32]
 8001518:	e03c      	b.n	8001594 <HAL_RCC_OscConfig+0x9ac>
 800151a:	bf00      	nop
 800151c:	40021000 	.word	0x40021000
 8001520:	10908120 	.word	0x10908120
 8001524:	40007000 	.word	0x40007000
 8001528:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800152c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d10c      	bne.n	8001552 <HAL_RCC_OscConfig+0x96a>
 8001538:	4bc1      	ldr	r3, [pc, #772]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 800153a:	6a1b      	ldr	r3, [r3, #32]
 800153c:	4ac0      	ldr	r2, [pc, #768]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 800153e:	f023 0301 	bic.w	r3, r3, #1
 8001542:	6213      	str	r3, [r2, #32]
 8001544:	4bbe      	ldr	r3, [pc, #760]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 8001546:	6a1b      	ldr	r3, [r3, #32]
 8001548:	4abd      	ldr	r2, [pc, #756]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 800154a:	f023 0304 	bic.w	r3, r3, #4
 800154e:	6213      	str	r3, [r2, #32]
 8001550:	e020      	b.n	8001594 <HAL_RCC_OscConfig+0x9ac>
 8001552:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001556:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	2b05      	cmp	r3, #5
 8001560:	d10c      	bne.n	800157c <HAL_RCC_OscConfig+0x994>
 8001562:	4bb7      	ldr	r3, [pc, #732]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 8001564:	6a1b      	ldr	r3, [r3, #32]
 8001566:	4ab6      	ldr	r2, [pc, #728]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	6213      	str	r3, [r2, #32]
 800156e:	4bb4      	ldr	r3, [pc, #720]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	4ab3      	ldr	r2, [pc, #716]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6213      	str	r3, [r2, #32]
 800157a:	e00b      	b.n	8001594 <HAL_RCC_OscConfig+0x9ac>
 800157c:	4bb0      	ldr	r3, [pc, #704]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 800157e:	6a1b      	ldr	r3, [r3, #32]
 8001580:	4aaf      	ldr	r2, [pc, #700]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 8001582:	f023 0301 	bic.w	r3, r3, #1
 8001586:	6213      	str	r3, [r2, #32]
 8001588:	4bad      	ldr	r3, [pc, #692]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 800158a:	6a1b      	ldr	r3, [r3, #32]
 800158c:	4aac      	ldr	r2, [pc, #688]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 800158e:	f023 0304 	bic.w	r3, r3, #4
 8001592:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001598:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	f000 8081 	beq.w	80016a8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015a6:	f7ff f8a3 	bl	80006f0 <HAL_GetTick>
 80015aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ae:	e00b      	b.n	80015c8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015b0:	f7ff f89e 	bl	80006f0 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e345      	b.n	8001c54 <HAL_RCC_OscConfig+0x106c>
 80015c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015cc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80015d0:	2202      	movs	r2, #2
 80015d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015d8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	fa93 f2a3 	rbit	r2, r3
 80015e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015e6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015f0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80015f4:	2202      	movs	r2, #2
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015fc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	fa93 f2a3 	rbit	r2, r3
 8001606:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800160a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800160e:	601a      	str	r2, [r3, #0]
  return result;
 8001610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001614:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001618:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800161a:	fab3 f383 	clz	r3, r3
 800161e:	b2db      	uxtb	r3, r3
 8001620:	095b      	lsrs	r3, r3, #5
 8001622:	b2db      	uxtb	r3, r3
 8001624:	f043 0302 	orr.w	r3, r3, #2
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d102      	bne.n	8001634 <HAL_RCC_OscConfig+0xa4c>
 800162e:	4b84      	ldr	r3, [pc, #528]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 8001630:	6a1b      	ldr	r3, [r3, #32]
 8001632:	e013      	b.n	800165c <HAL_RCC_OscConfig+0xa74>
 8001634:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001638:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800163c:	2202      	movs	r2, #2
 800163e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001640:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001644:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	fa93 f2a3 	rbit	r2, r3
 800164e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001652:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	4b79      	ldr	r3, [pc, #484]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 800165a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001660:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001664:	2102      	movs	r1, #2
 8001666:	6011      	str	r1, [r2, #0]
 8001668:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800166c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001670:	6812      	ldr	r2, [r2, #0]
 8001672:	fa92 f1a2 	rbit	r1, r2
 8001676:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800167a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800167e:	6011      	str	r1, [r2, #0]
  return result;
 8001680:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001684:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001688:	6812      	ldr	r2, [r2, #0]
 800168a:	fab2 f282 	clz	r2, r2
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001694:	b2d2      	uxtb	r2, r2
 8001696:	f002 021f 	and.w	r2, r2, #31
 800169a:	2101      	movs	r1, #1
 800169c:	fa01 f202 	lsl.w	r2, r1, r2
 80016a0:	4013      	ands	r3, r2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d084      	beq.n	80015b0 <HAL_RCC_OscConfig+0x9c8>
 80016a6:	e07f      	b.n	80017a8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a8:	f7ff f822 	bl	80006f0 <HAL_GetTick>
 80016ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b0:	e00b      	b.n	80016ca <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b2:	f7ff f81d 	bl	80006f0 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e2c4      	b.n	8001c54 <HAL_RCC_OscConfig+0x106c>
 80016ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ce:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80016d2:	2202      	movs	r2, #2
 80016d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016da:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	fa93 f2a3 	rbit	r2, r3
 80016e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016e8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016f2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80016f6:	2202      	movs	r2, #2
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016fe:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	fa93 f2a3 	rbit	r2, r3
 8001708:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800170c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001710:	601a      	str	r2, [r3, #0]
  return result;
 8001712:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001716:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800171a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800171c:	fab3 f383 	clz	r3, r3
 8001720:	b2db      	uxtb	r3, r3
 8001722:	095b      	lsrs	r3, r3, #5
 8001724:	b2db      	uxtb	r3, r3
 8001726:	f043 0302 	orr.w	r3, r3, #2
 800172a:	b2db      	uxtb	r3, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d102      	bne.n	8001736 <HAL_RCC_OscConfig+0xb4e>
 8001730:	4b43      	ldr	r3, [pc, #268]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	e013      	b.n	800175e <HAL_RCC_OscConfig+0xb76>
 8001736:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800173a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800173e:	2202      	movs	r2, #2
 8001740:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001746:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	fa93 f2a3 	rbit	r2, r3
 8001750:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001754:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	4b39      	ldr	r3, [pc, #228]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 800175c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001762:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001766:	2102      	movs	r1, #2
 8001768:	6011      	str	r1, [r2, #0]
 800176a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800176e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	fa92 f1a2 	rbit	r1, r2
 8001778:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800177c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001780:	6011      	str	r1, [r2, #0]
  return result;
 8001782:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001786:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800178a:	6812      	ldr	r2, [r2, #0]
 800178c:	fab2 f282 	clz	r2, r2
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	f002 021f 	and.w	r2, r2, #31
 800179c:	2101      	movs	r1, #1
 800179e:	fa01 f202 	lsl.w	r2, r1, r2
 80017a2:	4013      	ands	r3, r2
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d184      	bne.n	80016b2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017a8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d105      	bne.n	80017bc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017b0:	4b23      	ldr	r3, [pc, #140]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	4a22      	ldr	r2, [pc, #136]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 80017b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017ba:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	69db      	ldr	r3, [r3, #28]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	f000 8242 	beq.w	8001c52 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017ce:	4b1c      	ldr	r3, [pc, #112]	; (8001840 <HAL_RCC_OscConfig+0xc58>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f003 030c 	and.w	r3, r3, #12
 80017d6:	2b08      	cmp	r3, #8
 80017d8:	f000 8213 	beq.w	8001c02 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	69db      	ldr	r3, [r3, #28]
 80017e8:	2b02      	cmp	r3, #2
 80017ea:	f040 8162 	bne.w	8001ab2 <HAL_RCC_OscConfig+0xeca>
 80017ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f2:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80017f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001800:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	fa93 f2a3 	rbit	r2, r3
 800180a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001812:	601a      	str	r2, [r3, #0]
  return result;
 8001814:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001818:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800181c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800181e:	fab3 f383 	clz	r3, r3
 8001822:	b2db      	uxtb	r3, r3
 8001824:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001828:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	461a      	mov	r2, r3
 8001830:	2300      	movs	r3, #0
 8001832:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001834:	f7fe ff5c 	bl	80006f0 <HAL_GetTick>
 8001838:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800183c:	e00c      	b.n	8001858 <HAL_RCC_OscConfig+0xc70>
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001844:	f7fe ff54 	bl	80006f0 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d901      	bls.n	8001858 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e1fd      	b.n	8001c54 <HAL_RCC_OscConfig+0x106c>
 8001858:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001860:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001866:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800186a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	fa93 f2a3 	rbit	r2, r3
 8001874:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001878:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800187c:	601a      	str	r2, [r3, #0]
  return result;
 800187e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001882:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001886:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001888:	fab3 f383 	clz	r3, r3
 800188c:	b2db      	uxtb	r3, r3
 800188e:	095b      	lsrs	r3, r3, #5
 8001890:	b2db      	uxtb	r3, r3
 8001892:	f043 0301 	orr.w	r3, r3, #1
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b01      	cmp	r3, #1
 800189a:	d102      	bne.n	80018a2 <HAL_RCC_OscConfig+0xcba>
 800189c:	4bb0      	ldr	r3, [pc, #704]	; (8001b60 <HAL_RCC_OscConfig+0xf78>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	e027      	b.n	80018f2 <HAL_RCC_OscConfig+0xd0a>
 80018a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80018aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	fa93 f2a3 	rbit	r2, r3
 80018be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018cc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018da:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	fa93 f2a3 	rbit	r2, r3
 80018e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	4b9c      	ldr	r3, [pc, #624]	; (8001b60 <HAL_RCC_OscConfig+0xf78>)
 80018f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018f6:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80018fa:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018fe:	6011      	str	r1, [r2, #0]
 8001900:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001904:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001908:	6812      	ldr	r2, [r2, #0]
 800190a:	fa92 f1a2 	rbit	r1, r2
 800190e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001912:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001916:	6011      	str	r1, [r2, #0]
  return result;
 8001918:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800191c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001920:	6812      	ldr	r2, [r2, #0]
 8001922:	fab2 f282 	clz	r2, r2
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	f042 0220 	orr.w	r2, r2, #32
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	f002 021f 	and.w	r2, r2, #31
 8001932:	2101      	movs	r1, #1
 8001934:	fa01 f202 	lsl.w	r2, r1, r2
 8001938:	4013      	ands	r3, r2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d182      	bne.n	8001844 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800193e:	4b88      	ldr	r3, [pc, #544]	; (8001b60 <HAL_RCC_OscConfig+0xf78>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001952:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001956:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	6a1b      	ldr	r3, [r3, #32]
 800195e:	430b      	orrs	r3, r1
 8001960:	497f      	ldr	r1, [pc, #508]	; (8001b60 <HAL_RCC_OscConfig+0xf78>)
 8001962:	4313      	orrs	r3, r2
 8001964:	604b      	str	r3, [r1, #4]
 8001966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800196e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001972:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001978:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	fa93 f2a3 	rbit	r2, r3
 8001982:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001986:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800198a:	601a      	str	r2, [r3, #0]
  return result;
 800198c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001990:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001994:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001996:	fab3 f383 	clz	r3, r3
 800199a:	b2db      	uxtb	r3, r3
 800199c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	461a      	mov	r2, r3
 80019a8:	2301      	movs	r3, #1
 80019aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ac:	f7fe fea0 	bl	80006f0 <HAL_GetTick>
 80019b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019b4:	e009      	b.n	80019ca <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019b6:	f7fe fe9b 	bl	80006f0 <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e144      	b.n	8001c54 <HAL_RCC_OscConfig+0x106c>
 80019ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ce:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80019d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019dc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	fa93 f2a3 	rbit	r2, r3
 80019e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ea:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80019ee:	601a      	str	r2, [r3, #0]
  return result;
 80019f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80019f8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019fa:	fab3 f383 	clz	r3, r3
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	095b      	lsrs	r3, r3, #5
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	f043 0301 	orr.w	r3, r3, #1
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d102      	bne.n	8001a14 <HAL_RCC_OscConfig+0xe2c>
 8001a0e:	4b54      	ldr	r3, [pc, #336]	; (8001b60 <HAL_RCC_OscConfig+0xf78>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	e027      	b.n	8001a64 <HAL_RCC_OscConfig+0xe7c>
 8001a14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a18:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001a1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a26:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	fa93 f2a3 	rbit	r2, r3
 8001a30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a34:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a3e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	fa93 f2a3 	rbit	r2, r3
 8001a56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a5a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	4b3f      	ldr	r3, [pc, #252]	; (8001b60 <HAL_RCC_OscConfig+0xf78>)
 8001a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a64:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a68:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001a6c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a70:	6011      	str	r1, [r2, #0]
 8001a72:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a76:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001a7a:	6812      	ldr	r2, [r2, #0]
 8001a7c:	fa92 f1a2 	rbit	r1, r2
 8001a80:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a84:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001a88:	6011      	str	r1, [r2, #0]
  return result;
 8001a8a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a8e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001a92:	6812      	ldr	r2, [r2, #0]
 8001a94:	fab2 f282 	clz	r2, r2
 8001a98:	b2d2      	uxtb	r2, r2
 8001a9a:	f042 0220 	orr.w	r2, r2, #32
 8001a9e:	b2d2      	uxtb	r2, r2
 8001aa0:	f002 021f 	and.w	r2, r2, #31
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8001aaa:	4013      	ands	r3, r2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d082      	beq.n	80019b6 <HAL_RCC_OscConfig+0xdce>
 8001ab0:	e0cf      	b.n	8001c52 <HAL_RCC_OscConfig+0x106a>
 8001ab2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001aba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001abe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	fa93 f2a3 	rbit	r2, r3
 8001ace:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001ad6:	601a      	str	r2, [r3, #0]
  return result;
 8001ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001adc:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001ae0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae2:	fab3 f383 	clz	r3, r3
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001aec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	461a      	mov	r2, r3
 8001af4:	2300      	movs	r3, #0
 8001af6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af8:	f7fe fdfa 	bl	80006f0 <HAL_GetTick>
 8001afc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b00:	e009      	b.n	8001b16 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b02:	f7fe fdf5 	bl	80006f0 <HAL_GetTick>
 8001b06:	4602      	mov	r2, r0
 8001b08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e09e      	b.n	8001c54 <HAL_RCC_OscConfig+0x106c>
 8001b16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b1a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001b1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b28:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	fa93 f2a3 	rbit	r2, r3
 8001b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b36:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001b3a:	601a      	str	r2, [r3, #0]
  return result;
 8001b3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b40:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001b44:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b46:	fab3 f383 	clz	r3, r3
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	095b      	lsrs	r3, r3, #5
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d104      	bne.n	8001b64 <HAL_RCC_OscConfig+0xf7c>
 8001b5a:	4b01      	ldr	r3, [pc, #4]	; (8001b60 <HAL_RCC_OscConfig+0xf78>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	e029      	b.n	8001bb4 <HAL_RCC_OscConfig+0xfcc>
 8001b60:	40021000 	.word	0x40021000
 8001b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b68:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001b6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b76:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	fa93 f2a3 	rbit	r2, r3
 8001b80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b84:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b8e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001b92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b9c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	fa93 f2a3 	rbit	r2, r3
 8001ba6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001baa:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	4b2b      	ldr	r3, [pc, #172]	; (8001c60 <HAL_RCC_OscConfig+0x1078>)
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bb8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001bbc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001bc0:	6011      	str	r1, [r2, #0]
 8001bc2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bc6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	fa92 f1a2 	rbit	r1, r2
 8001bd0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bd4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001bd8:	6011      	str	r1, [r2, #0]
  return result;
 8001bda:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bde:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	fab2 f282 	clz	r2, r2
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	f042 0220 	orr.w	r2, r2, #32
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	f002 021f 	and.w	r2, r2, #31
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	fa01 f202 	lsl.w	r2, r1, r2
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d180      	bne.n	8001b02 <HAL_RCC_OscConfig+0xf1a>
 8001c00:	e027      	b.n	8001c52 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	69db      	ldr	r3, [r3, #28]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d101      	bne.n	8001c16 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e01e      	b.n	8001c54 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c16:	4b12      	ldr	r3, [pc, #72]	; (8001c60 <HAL_RCC_OscConfig+0x1078>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c1e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c22:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d10b      	bne.n	8001c4e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001c36:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d001      	beq.n	8001c52 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e000      	b.n	8001c54 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001c52:	2300      	movs	r3, #0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000

08001c64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b09e      	sub	sp, #120	; 0x78
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d101      	bne.n	8001c7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e162      	b.n	8001f42 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c7c:	4b90      	ldr	r3, [pc, #576]	; (8001ec0 <HAL_RCC_ClockConfig+0x25c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0307 	and.w	r3, r3, #7
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d910      	bls.n	8001cac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c8a:	4b8d      	ldr	r3, [pc, #564]	; (8001ec0 <HAL_RCC_ClockConfig+0x25c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f023 0207 	bic.w	r2, r3, #7
 8001c92:	498b      	ldr	r1, [pc, #556]	; (8001ec0 <HAL_RCC_ClockConfig+0x25c>)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c9a:	4b89      	ldr	r3, [pc, #548]	; (8001ec0 <HAL_RCC_ClockConfig+0x25c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d001      	beq.n	8001cac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e14a      	b.n	8001f42 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d008      	beq.n	8001cca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb8:	4b82      	ldr	r3, [pc, #520]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	497f      	ldr	r1, [pc, #508]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f000 80dc 	beq.w	8001e90 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d13c      	bne.n	8001d5a <HAL_RCC_ClockConfig+0xf6>
 8001ce0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ce4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001cee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf0:	fab3 f383 	clz	r3, r3
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	095b      	lsrs	r3, r3, #5
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d102      	bne.n	8001d0a <HAL_RCC_ClockConfig+0xa6>
 8001d04:	4b6f      	ldr	r3, [pc, #444]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	e00f      	b.n	8001d2a <HAL_RCC_ClockConfig+0xc6>
 8001d0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d0e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d12:	fa93 f3a3 	rbit	r3, r3
 8001d16:	667b      	str	r3, [r7, #100]	; 0x64
 8001d18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d1c:	663b      	str	r3, [r7, #96]	; 0x60
 8001d1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d20:	fa93 f3a3 	rbit	r3, r3
 8001d24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d26:	4b67      	ldr	r3, [pc, #412]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d2e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001d30:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001d32:	fa92 f2a2 	rbit	r2, r2
 8001d36:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001d38:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d3a:	fab2 f282 	clz	r2, r2
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	f042 0220 	orr.w	r2, r2, #32
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	f002 021f 	and.w	r2, r2, #31
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d50:	4013      	ands	r3, r2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d17b      	bne.n	8001e4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e0f3      	b.n	8001f42 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d13c      	bne.n	8001ddc <HAL_RCC_ClockConfig+0x178>
 8001d62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d66:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d6a:	fa93 f3a3 	rbit	r3, r3
 8001d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001d70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d72:	fab3 f383 	clz	r3, r3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	095b      	lsrs	r3, r3, #5
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d102      	bne.n	8001d8c <HAL_RCC_ClockConfig+0x128>
 8001d86:	4b4f      	ldr	r3, [pc, #316]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	e00f      	b.n	8001dac <HAL_RCC_ClockConfig+0x148>
 8001d8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d90:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d94:	fa93 f3a3 	rbit	r3, r3
 8001d98:	647b      	str	r3, [r7, #68]	; 0x44
 8001d9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d9e:	643b      	str	r3, [r7, #64]	; 0x40
 8001da0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001da2:	fa93 f3a3 	rbit	r3, r3
 8001da6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001da8:	4b46      	ldr	r3, [pc, #280]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001db0:	63ba      	str	r2, [r7, #56]	; 0x38
 8001db2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001db4:	fa92 f2a2 	rbit	r2, r2
 8001db8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001dba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001dbc:	fab2 f282 	clz	r2, r2
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	f042 0220 	orr.w	r2, r2, #32
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	f002 021f 	and.w	r2, r2, #31
 8001dcc:	2101      	movs	r1, #1
 8001dce:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d13a      	bne.n	8001e4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e0b2      	b.n	8001f42 <HAL_RCC_ClockConfig+0x2de>
 8001ddc:	2302      	movs	r3, #2
 8001dde:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001de2:	fa93 f3a3 	rbit	r3, r3
 8001de6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dea:	fab3 f383 	clz	r3, r3
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	095b      	lsrs	r3, r3, #5
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d102      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x1a0>
 8001dfe:	4b31      	ldr	r3, [pc, #196]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	e00d      	b.n	8001e20 <HAL_RCC_ClockConfig+0x1bc>
 8001e04:	2302      	movs	r3, #2
 8001e06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e0a:	fa93 f3a3 	rbit	r3, r3
 8001e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e10:	2302      	movs	r3, #2
 8001e12:	623b      	str	r3, [r7, #32]
 8001e14:	6a3b      	ldr	r3, [r7, #32]
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	61fb      	str	r3, [r7, #28]
 8001e1c:	4b29      	ldr	r3, [pc, #164]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	2202      	movs	r2, #2
 8001e22:	61ba      	str	r2, [r7, #24]
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	fa92 f2a2 	rbit	r2, r2
 8001e2a:	617a      	str	r2, [r7, #20]
  return result;
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	fab2 f282 	clz	r2, r2
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	f042 0220 	orr.w	r2, r2, #32
 8001e38:	b2d2      	uxtb	r2, r2
 8001e3a:	f002 021f 	and.w	r2, r2, #31
 8001e3e:	2101      	movs	r1, #1
 8001e40:	fa01 f202 	lsl.w	r2, r1, r2
 8001e44:	4013      	ands	r3, r2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e079      	b.n	8001f42 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f023 0203 	bic.w	r2, r3, #3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	491a      	ldr	r1, [pc, #104]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e60:	f7fe fc46 	bl	80006f0 <HAL_GetTick>
 8001e64:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e66:	e00a      	b.n	8001e7e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e68:	f7fe fc42 	bl	80006f0 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e061      	b.n	8001f42 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7e:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <HAL_RCC_ClockConfig+0x260>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 020c 	and.w	r2, r3, #12
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d1eb      	bne.n	8001e68 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_RCC_ClockConfig+0x25c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d214      	bcs.n	8001ec8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9e:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <HAL_RCC_ClockConfig+0x25c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f023 0207 	bic.w	r2, r3, #7
 8001ea6:	4906      	ldr	r1, [pc, #24]	; (8001ec0 <HAL_RCC_ClockConfig+0x25c>)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eae:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <HAL_RCC_ClockConfig+0x25c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d005      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e040      	b.n	8001f42 <HAL_RCC_ClockConfig+0x2de>
 8001ec0:	40022000 	.word	0x40022000
 8001ec4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d008      	beq.n	8001ee6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ed4:	4b1d      	ldr	r3, [pc, #116]	; (8001f4c <HAL_RCC_ClockConfig+0x2e8>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	491a      	ldr	r1, [pc, #104]	; (8001f4c <HAL_RCC_ClockConfig+0x2e8>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d009      	beq.n	8001f06 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ef2:	4b16      	ldr	r3, [pc, #88]	; (8001f4c <HAL_RCC_ClockConfig+0x2e8>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4912      	ldr	r1, [pc, #72]	; (8001f4c <HAL_RCC_ClockConfig+0x2e8>)
 8001f02:	4313      	orrs	r3, r2
 8001f04:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f06:	f000 f829 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 8001f0a:	4601      	mov	r1, r0
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <HAL_RCC_ClockConfig+0x2e8>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f14:	22f0      	movs	r2, #240	; 0xf0
 8001f16:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	fa92 f2a2 	rbit	r2, r2
 8001f1e:	60fa      	str	r2, [r7, #12]
  return result;
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	fab2 f282 	clz	r2, r2
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	40d3      	lsrs	r3, r2
 8001f2a:	4a09      	ldr	r2, [pc, #36]	; (8001f50 <HAL_RCC_ClockConfig+0x2ec>)
 8001f2c:	5cd3      	ldrb	r3, [r2, r3]
 8001f2e:	fa21 f303 	lsr.w	r3, r1, r3
 8001f32:	4a08      	ldr	r2, [pc, #32]	; (8001f54 <HAL_RCC_ClockConfig+0x2f0>)
 8001f34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001f36:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <HAL_RCC_ClockConfig+0x2f4>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fb94 	bl	8000668 <HAL_InitTick>
  
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3778      	adds	r7, #120	; 0x78
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	08002a18 	.word	0x08002a18
 8001f54:	20000000 	.word	0x20000000
 8001f58:	20000004 	.word	0x20000004

08001f5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b08b      	sub	sp, #44	; 0x2c
 8001f60:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
 8001f66:	2300      	movs	r3, #0
 8001f68:	61bb      	str	r3, [r7, #24]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001f76:	4b29      	ldr	r3, [pc, #164]	; (800201c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	f003 030c 	and.w	r3, r3, #12
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	d002      	beq.n	8001f8c <HAL_RCC_GetSysClockFreq+0x30>
 8001f86:	2b08      	cmp	r3, #8
 8001f88:	d003      	beq.n	8001f92 <HAL_RCC_GetSysClockFreq+0x36>
 8001f8a:	e03c      	b.n	8002006 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f8c:	4b24      	ldr	r3, [pc, #144]	; (8002020 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f8e:	623b      	str	r3, [r7, #32]
      break;
 8001f90:	e03c      	b.n	800200c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f98:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001f9c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	fa92 f2a2 	rbit	r2, r2
 8001fa4:	607a      	str	r2, [r7, #4]
  return result;
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	fab2 f282 	clz	r2, r2
 8001fac:	b2d2      	uxtb	r2, r2
 8001fae:	40d3      	lsrs	r3, r2
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	; (8002024 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001fb2:	5cd3      	ldrb	r3, [r2, r3]
 8001fb4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001fb6:	4b19      	ldr	r3, [pc, #100]	; (800201c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	220f      	movs	r2, #15
 8001fc0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	fa92 f2a2 	rbit	r2, r2
 8001fc8:	60fa      	str	r2, [r7, #12]
  return result;
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	fab2 f282 	clz	r2, r2
 8001fd0:	b2d2      	uxtb	r2, r2
 8001fd2:	40d3      	lsrs	r3, r2
 8001fd4:	4a14      	ldr	r2, [pc, #80]	; (8002028 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001fd6:	5cd3      	ldrb	r3, [r2, r3]
 8001fd8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d008      	beq.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fe4:	4a0e      	ldr	r2, [pc, #56]	; (8002020 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	fb02 f303 	mul.w	r3, r2, r3
 8001ff2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ff4:	e004      	b.n	8002000 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	4a0c      	ldr	r2, [pc, #48]	; (800202c <HAL_RCC_GetSysClockFreq+0xd0>)
 8001ffa:	fb02 f303 	mul.w	r3, r2, r3
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	623b      	str	r3, [r7, #32]
      break;
 8002004:	e002      	b.n	800200c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002006:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002008:	623b      	str	r3, [r7, #32]
      break;
 800200a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800200c:	6a3b      	ldr	r3, [r7, #32]
}
 800200e:	4618      	mov	r0, r3
 8002010:	372c      	adds	r7, #44	; 0x2c
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40021000 	.word	0x40021000
 8002020:	00f42400 	.word	0x00f42400
 8002024:	08002a30 	.word	0x08002a30
 8002028:	08002a40 	.word	0x08002a40
 800202c:	003d0900 	.word	0x003d0900
 8002030:	007a1200 	.word	0x007a1200

08002034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002038:	4b03      	ldr	r3, [pc, #12]	; (8002048 <HAL_RCC_GetHCLKFreq+0x14>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000000 	.word	0x20000000

0800204c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002052:	f7ff ffef 	bl	8002034 <HAL_RCC_GetHCLKFreq>
 8002056:	4601      	mov	r1, r0
 8002058:	4b0b      	ldr	r3, [pc, #44]	; (8002088 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002060:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002064:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	fa92 f2a2 	rbit	r2, r2
 800206c:	603a      	str	r2, [r7, #0]
  return result;
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	fab2 f282 	clz	r2, r2
 8002074:	b2d2      	uxtb	r2, r2
 8002076:	40d3      	lsrs	r3, r2
 8002078:	4a04      	ldr	r2, [pc, #16]	; (800208c <HAL_RCC_GetPCLK1Freq+0x40>)
 800207a:	5cd3      	ldrb	r3, [r2, r3]
 800207c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002080:	4618      	mov	r0, r3
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40021000 	.word	0x40021000
 800208c:	08002a28 	.word	0x08002a28

08002090 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002096:	f7ff ffcd 	bl	8002034 <HAL_RCC_GetHCLKFreq>
 800209a:	4601      	mov	r1, r0
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80020a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80020a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	fa92 f2a2 	rbit	r2, r2
 80020b0:	603a      	str	r2, [r7, #0]
  return result;
 80020b2:	683a      	ldr	r2, [r7, #0]
 80020b4:	fab2 f282 	clz	r2, r2
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	40d3      	lsrs	r3, r2
 80020bc:	4a04      	ldr	r2, [pc, #16]	; (80020d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80020be:	5cd3      	ldrb	r3, [r2, r3]
 80020c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40021000 	.word	0x40021000
 80020d0:	08002a28 	.word	0x08002a28

080020d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b092      	sub	sp, #72	; 0x48
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80020e4:	2300      	movs	r3, #0
 80020e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f000 80cd 	beq.w	8002292 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f8:	4b8e      	ldr	r3, [pc, #568]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020fa:	69db      	ldr	r3, [r3, #28]
 80020fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10e      	bne.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002104:	4b8b      	ldr	r3, [pc, #556]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	4a8a      	ldr	r2, [pc, #552]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800210a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800210e:	61d3      	str	r3, [r2, #28]
 8002110:	4b88      	ldr	r3, [pc, #544]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002112:	69db      	ldr	r3, [r3, #28]
 8002114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800211c:	2301      	movs	r3, #1
 800211e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002122:	4b85      	ldr	r3, [pc, #532]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800212a:	2b00      	cmp	r3, #0
 800212c:	d118      	bne.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800212e:	4b82      	ldr	r3, [pc, #520]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a81      	ldr	r2, [pc, #516]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002138:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800213a:	f7fe fad9 	bl	80006f0 <HAL_GetTick>
 800213e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002140:	e008      	b.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002142:	f7fe fad5 	bl	80006f0 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b64      	cmp	r3, #100	; 0x64
 800214e:	d901      	bls.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e0ea      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002154:	4b78      	ldr	r3, [pc, #480]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0f0      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002160:	4b74      	ldr	r3, [pc, #464]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002168:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800216a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800216c:	2b00      	cmp	r3, #0
 800216e:	d07d      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002178:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800217a:	429a      	cmp	r2, r3
 800217c:	d076      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800217e:	4b6d      	ldr	r3, [pc, #436]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002186:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002188:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800218c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002190:	fa93 f3a3 	rbit	r3, r3
 8002194:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002198:	fab3 f383 	clz	r3, r3
 800219c:	b2db      	uxtb	r3, r3
 800219e:	461a      	mov	r2, r3
 80021a0:	4b66      	ldr	r3, [pc, #408]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80021a2:	4413      	add	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	461a      	mov	r2, r3
 80021a8:	2301      	movs	r3, #1
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021b4:	fa93 f3a3 	rbit	r3, r3
 80021b8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80021ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021bc:	fab3 f383 	clz	r3, r3
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	461a      	mov	r2, r3
 80021c4:	4b5d      	ldr	r3, [pc, #372]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80021c6:	4413      	add	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	461a      	mov	r2, r3
 80021cc:	2300      	movs	r3, #0
 80021ce:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80021d0:	4a58      	ldr	r2, [pc, #352]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021d4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d045      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e0:	f7fe fa86 	bl	80006f0 <HAL_GetTick>
 80021e4:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e6:	e00a      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021e8:	f7fe fa82 	bl	80006f0 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d901      	bls.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e095      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x256>
 80021fe:	2302      	movs	r3, #2
 8002200:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002204:	fa93 f3a3 	rbit	r3, r3
 8002208:	627b      	str	r3, [r7, #36]	; 0x24
 800220a:	2302      	movs	r3, #2
 800220c:	623b      	str	r3, [r7, #32]
 800220e:	6a3b      	ldr	r3, [r7, #32]
 8002210:	fa93 f3a3 	rbit	r3, r3
 8002214:	61fb      	str	r3, [r7, #28]
  return result;
 8002216:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002218:	fab3 f383 	clz	r3, r3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	095b      	lsrs	r3, r3, #5
 8002220:	b2db      	uxtb	r3, r3
 8002222:	f043 0302 	orr.w	r3, r3, #2
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d102      	bne.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800222c:	4b41      	ldr	r3, [pc, #260]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	e007      	b.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002232:	2302      	movs	r3, #2
 8002234:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	fa93 f3a3 	rbit	r3, r3
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	4b3d      	ldr	r3, [pc, #244]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002242:	2202      	movs	r2, #2
 8002244:	613a      	str	r2, [r7, #16]
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	fa92 f2a2 	rbit	r2, r2
 800224c:	60fa      	str	r2, [r7, #12]
  return result;
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	fab2 f282 	clz	r2, r2
 8002254:	b2d2      	uxtb	r2, r2
 8002256:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	f002 021f 	and.w	r2, r2, #31
 8002260:	2101      	movs	r1, #1
 8002262:	fa01 f202 	lsl.w	r2, r1, r2
 8002266:	4013      	ands	r3, r2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0bd      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800226c:	4b31      	ldr	r3, [pc, #196]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	492e      	ldr	r1, [pc, #184]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800227a:	4313      	orrs	r3, r2
 800227c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800227e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002282:	2b01      	cmp	r3, #1
 8002284:	d105      	bne.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002286:	4b2b      	ldr	r3, [pc, #172]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	4a2a      	ldr	r2, [pc, #168]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800228c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002290:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d008      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800229e:	4b25      	ldr	r3, [pc, #148]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	f023 0203 	bic.w	r2, r3, #3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	4922      	ldr	r1, [pc, #136]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0320 	and.w	r3, r3, #32
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d008      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022bc:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c0:	f023 0210 	bic.w	r2, r3, #16
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	491a      	ldr	r1, [pc, #104]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d008      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80022da:	4b16      	ldr	r3, [pc, #88]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022de:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	4913      	ldr	r1, [pc, #76]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d008      	beq.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80022f8:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	695b      	ldr	r3, [r3, #20]
 8002304:	490b      	ldr	r1, [pc, #44]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002306:	4313      	orrs	r3, r2
 8002308:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d008      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8002316:	4b07      	ldr	r3, [pc, #28]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	4904      	ldr	r1, [pc, #16]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002324:	4313      	orrs	r3, r2
 8002326:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3748      	adds	r7, #72	; 0x48
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000
 8002338:	40007000 	.word	0x40007000
 800233c:	10908100 	.word	0x10908100

08002340 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e040      	b.n	80023d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002356:	2b00      	cmp	r3, #0
 8002358:	d106      	bne.n	8002368 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7fe f890 	bl	8000488 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2224      	movs	r2, #36	; 0x24
 800236c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 0201 	bic.w	r2, r2, #1
 800237c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f000 f82c 	bl	80023dc <UART_SetConfig>
 8002384:	4603      	mov	r3, r0
 8002386:	2b01      	cmp	r3, #1
 8002388:	d101      	bne.n	800238e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e022      	b.n	80023d4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	2b00      	cmp	r3, #0
 8002394:	d002      	beq.n	800239c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f956 	bl	8002648 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f042 0201 	orr.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 f9dd 	bl	800278c <UART_CheckIdleState>
 80023d2:	4603      	mov	r3, r0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	431a      	orrs	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	431a      	orrs	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69db      	ldr	r3, [r3, #28]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b8a      	ldr	r3, [pc, #552]	; (8002630 <UART_SetConfig+0x254>)
 8002408:	4013      	ands	r3, r2
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	6812      	ldr	r2, [r2, #0]
 800240e:	6979      	ldr	r1, [r7, #20]
 8002410:	430b      	orrs	r3, r1
 8002412:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	697a      	ldr	r2, [r7, #20]
 8002436:	4313      	orrs	r3, r2
 8002438:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	430a      	orrs	r2, r1
 800244c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a78      	ldr	r2, [pc, #480]	; (8002634 <UART_SetConfig+0x258>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d120      	bne.n	800249a <UART_SetConfig+0xbe>
 8002458:	4b77      	ldr	r3, [pc, #476]	; (8002638 <UART_SetConfig+0x25c>)
 800245a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	2b03      	cmp	r3, #3
 8002462:	d817      	bhi.n	8002494 <UART_SetConfig+0xb8>
 8002464:	a201      	add	r2, pc, #4	; (adr r2, 800246c <UART_SetConfig+0x90>)
 8002466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800246a:	bf00      	nop
 800246c:	0800247d 	.word	0x0800247d
 8002470:	08002489 	.word	0x08002489
 8002474:	0800248f 	.word	0x0800248f
 8002478:	08002483 	.word	0x08002483
 800247c:	2300      	movs	r3, #0
 800247e:	77fb      	strb	r3, [r7, #31]
 8002480:	e01d      	b.n	80024be <UART_SetConfig+0xe2>
 8002482:	2302      	movs	r3, #2
 8002484:	77fb      	strb	r3, [r7, #31]
 8002486:	e01a      	b.n	80024be <UART_SetConfig+0xe2>
 8002488:	2304      	movs	r3, #4
 800248a:	77fb      	strb	r3, [r7, #31]
 800248c:	e017      	b.n	80024be <UART_SetConfig+0xe2>
 800248e:	2308      	movs	r3, #8
 8002490:	77fb      	strb	r3, [r7, #31]
 8002492:	e014      	b.n	80024be <UART_SetConfig+0xe2>
 8002494:	2310      	movs	r3, #16
 8002496:	77fb      	strb	r3, [r7, #31]
 8002498:	e011      	b.n	80024be <UART_SetConfig+0xe2>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a67      	ldr	r2, [pc, #412]	; (800263c <UART_SetConfig+0x260>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d102      	bne.n	80024aa <UART_SetConfig+0xce>
 80024a4:	2300      	movs	r3, #0
 80024a6:	77fb      	strb	r3, [r7, #31]
 80024a8:	e009      	b.n	80024be <UART_SetConfig+0xe2>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a64      	ldr	r2, [pc, #400]	; (8002640 <UART_SetConfig+0x264>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d102      	bne.n	80024ba <UART_SetConfig+0xde>
 80024b4:	2300      	movs	r3, #0
 80024b6:	77fb      	strb	r3, [r7, #31]
 80024b8:	e001      	b.n	80024be <UART_SetConfig+0xe2>
 80024ba:	2310      	movs	r3, #16
 80024bc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024c6:	d15b      	bne.n	8002580 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80024c8:	7ffb      	ldrb	r3, [r7, #31]
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	d827      	bhi.n	800251e <UART_SetConfig+0x142>
 80024ce:	a201      	add	r2, pc, #4	; (adr r2, 80024d4 <UART_SetConfig+0xf8>)
 80024d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d4:	080024f9 	.word	0x080024f9
 80024d8:	08002501 	.word	0x08002501
 80024dc:	08002509 	.word	0x08002509
 80024e0:	0800251f 	.word	0x0800251f
 80024e4:	0800250f 	.word	0x0800250f
 80024e8:	0800251f 	.word	0x0800251f
 80024ec:	0800251f 	.word	0x0800251f
 80024f0:	0800251f 	.word	0x0800251f
 80024f4:	08002517 	.word	0x08002517
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024f8:	f7ff fda8 	bl	800204c <HAL_RCC_GetPCLK1Freq>
 80024fc:	61b8      	str	r0, [r7, #24]
        break;
 80024fe:	e013      	b.n	8002528 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002500:	f7ff fdc6 	bl	8002090 <HAL_RCC_GetPCLK2Freq>
 8002504:	61b8      	str	r0, [r7, #24]
        break;
 8002506:	e00f      	b.n	8002528 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002508:	4b4e      	ldr	r3, [pc, #312]	; (8002644 <UART_SetConfig+0x268>)
 800250a:	61bb      	str	r3, [r7, #24]
        break;
 800250c:	e00c      	b.n	8002528 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800250e:	f7ff fd25 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 8002512:	61b8      	str	r0, [r7, #24]
        break;
 8002514:	e008      	b.n	8002528 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002516:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800251a:	61bb      	str	r3, [r7, #24]
        break;
 800251c:	e004      	b.n	8002528 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800251e:	2300      	movs	r3, #0
 8002520:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	77bb      	strb	r3, [r7, #30]
        break;
 8002526:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d074      	beq.n	8002618 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	005a      	lsls	r2, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	085b      	lsrs	r3, r3, #1
 8002538:	441a      	add	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002542:	b29b      	uxth	r3, r3
 8002544:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	2b0f      	cmp	r3, #15
 800254a:	d916      	bls.n	800257a <UART_SetConfig+0x19e>
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002552:	d212      	bcs.n	800257a <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	b29b      	uxth	r3, r3
 8002558:	f023 030f 	bic.w	r3, r3, #15
 800255c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	085b      	lsrs	r3, r3, #1
 8002562:	b29b      	uxth	r3, r3
 8002564:	f003 0307 	and.w	r3, r3, #7
 8002568:	b29a      	uxth	r2, r3
 800256a:	89fb      	ldrh	r3, [r7, #14]
 800256c:	4313      	orrs	r3, r2
 800256e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	89fa      	ldrh	r2, [r7, #14]
 8002576:	60da      	str	r2, [r3, #12]
 8002578:	e04e      	b.n	8002618 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	77bb      	strb	r3, [r7, #30]
 800257e:	e04b      	b.n	8002618 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002580:	7ffb      	ldrb	r3, [r7, #31]
 8002582:	2b08      	cmp	r3, #8
 8002584:	d827      	bhi.n	80025d6 <UART_SetConfig+0x1fa>
 8002586:	a201      	add	r2, pc, #4	; (adr r2, 800258c <UART_SetConfig+0x1b0>)
 8002588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258c:	080025b1 	.word	0x080025b1
 8002590:	080025b9 	.word	0x080025b9
 8002594:	080025c1 	.word	0x080025c1
 8002598:	080025d7 	.word	0x080025d7
 800259c:	080025c7 	.word	0x080025c7
 80025a0:	080025d7 	.word	0x080025d7
 80025a4:	080025d7 	.word	0x080025d7
 80025a8:	080025d7 	.word	0x080025d7
 80025ac:	080025cf 	.word	0x080025cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025b0:	f7ff fd4c 	bl	800204c <HAL_RCC_GetPCLK1Freq>
 80025b4:	61b8      	str	r0, [r7, #24]
        break;
 80025b6:	e013      	b.n	80025e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025b8:	f7ff fd6a 	bl	8002090 <HAL_RCC_GetPCLK2Freq>
 80025bc:	61b8      	str	r0, [r7, #24]
        break;
 80025be:	e00f      	b.n	80025e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025c0:	4b20      	ldr	r3, [pc, #128]	; (8002644 <UART_SetConfig+0x268>)
 80025c2:	61bb      	str	r3, [r7, #24]
        break;
 80025c4:	e00c      	b.n	80025e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025c6:	f7ff fcc9 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 80025ca:	61b8      	str	r0, [r7, #24]
        break;
 80025cc:	e008      	b.n	80025e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025d2:	61bb      	str	r3, [r7, #24]
        break;
 80025d4:	e004      	b.n	80025e0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	77bb      	strb	r3, [r7, #30]
        break;
 80025de:	bf00      	nop
    }

    if (pclk != 0U)
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d018      	beq.n	8002618 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	085a      	lsrs	r2, r3, #1
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	441a      	add	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	2b0f      	cmp	r3, #15
 8002600:	d908      	bls.n	8002614 <UART_SetConfig+0x238>
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002608:	d204      	bcs.n	8002614 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	e001      	b.n	8002618 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002624:	7fbb      	ldrb	r3, [r7, #30]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3720      	adds	r7, #32
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	efff69f3 	.word	0xefff69f3
 8002634:	40013800 	.word	0x40013800
 8002638:	40021000 	.word	0x40021000
 800263c:	40004400 	.word	0x40004400
 8002640:	40004800 	.word	0x40004800
 8002644:	007a1200 	.word	0x007a1200

08002648 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00a      	beq.n	8002672 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d00a      	beq.n	8002694 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00a      	beq.n	80026b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d00a      	beq.n	80026d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026dc:	f003 0310 	and.w	r3, r3, #16
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00a      	beq.n	80026fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fe:	f003 0320 	and.w	r3, r3, #32
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00a      	beq.n	800271c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002724:	2b00      	cmp	r3, #0
 8002726:	d01a      	beq.n	800275e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002746:	d10a      	bne.n	800275e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00a      	beq.n	8002780 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	430a      	orrs	r2, r1
 800277e:	605a      	str	r2, [r3, #4]
  }
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af02      	add	r7, sp, #8
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800279c:	f7fd ffa8 	bl	80006f0 <HAL_GetTick>
 80027a0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0308 	and.w	r3, r3, #8
 80027ac:	2b08      	cmp	r3, #8
 80027ae:	d10e      	bne.n	80027ce <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f82d 	bl	800281e <UART_WaitOnFlagUntilTimeout>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e023      	b.n	8002816 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d10e      	bne.n	80027fa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80027e0:	9300      	str	r3, [sp, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f817 	bl	800281e <UART_WaitOnFlagUntilTimeout>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e00d      	b.n	8002816 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2220      	movs	r2, #32
 80027fe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2220      	movs	r2, #32
 8002804:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b09c      	sub	sp, #112	; 0x70
 8002822:	af00      	add	r7, sp, #0
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	603b      	str	r3, [r7, #0]
 800282a:	4613      	mov	r3, r2
 800282c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800282e:	e0a5      	b.n	800297c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002830:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002832:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002836:	f000 80a1 	beq.w	800297c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800283a:	f7fd ff59 	bl	80006f0 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002846:	429a      	cmp	r2, r3
 8002848:	d302      	bcc.n	8002850 <UART_WaitOnFlagUntilTimeout+0x32>
 800284a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800284c:	2b00      	cmp	r3, #0
 800284e:	d13e      	bne.n	80028ce <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002856:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002858:	e853 3f00 	ldrex	r3, [r3]
 800285c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800285e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002860:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002864:	667b      	str	r3, [r7, #100]	; 0x64
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	461a      	mov	r2, r3
 800286c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800286e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002870:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002872:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002874:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002876:	e841 2300 	strex	r3, r2, [r1]
 800287a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800287c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1e6      	bne.n	8002850 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3308      	adds	r3, #8
 8002888:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800288c:	e853 3f00 	ldrex	r3, [r3]
 8002890:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002894:	f023 0301 	bic.w	r3, r3, #1
 8002898:	663b      	str	r3, [r7, #96]	; 0x60
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	3308      	adds	r3, #8
 80028a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80028a2:	64ba      	str	r2, [r7, #72]	; 0x48
 80028a4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80028a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80028aa:	e841 2300 	strex	r3, r2, [r1]
 80028ae:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80028b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1e5      	bne.n	8002882 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2220      	movs	r2, #32
 80028ba:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2220      	movs	r2, #32
 80028c0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e067      	b.n	800299e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0304 	and.w	r3, r3, #4
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d04f      	beq.n	800297c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028ea:	d147      	bne.n	800297c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028f4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028fe:	e853 3f00 	ldrex	r3, [r3]
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002906:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800290a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002914:	637b      	str	r3, [r7, #52]	; 0x34
 8002916:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002918:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800291a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800291c:	e841 2300 	strex	r3, r2, [r1]
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1e6      	bne.n	80028f6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	3308      	adds	r3, #8
 800292e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	e853 3f00 	ldrex	r3, [r3]
 8002936:	613b      	str	r3, [r7, #16]
   return(result);
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	f023 0301 	bic.w	r3, r3, #1
 800293e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	3308      	adds	r3, #8
 8002946:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002948:	623a      	str	r2, [r7, #32]
 800294a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800294c:	69f9      	ldr	r1, [r7, #28]
 800294e:	6a3a      	ldr	r2, [r7, #32]
 8002950:	e841 2300 	strex	r3, r2, [r1]
 8002954:	61bb      	str	r3, [r7, #24]
   return(result);
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1e5      	bne.n	8002928 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2220      	movs	r2, #32
 8002960:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2220      	movs	r2, #32
 8002966:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2220      	movs	r2, #32
 800296c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e010      	b.n	800299e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	69da      	ldr	r2, [r3, #28]
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	4013      	ands	r3, r2
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	429a      	cmp	r2, r3
 800298a:	bf0c      	ite	eq
 800298c:	2301      	moveq	r3, #1
 800298e:	2300      	movne	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	461a      	mov	r2, r3
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	429a      	cmp	r2, r3
 8002998:	f43f af4a 	beq.w	8002830 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3770      	adds	r7, #112	; 0x70
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
	...

080029a8 <__libc_init_array>:
 80029a8:	b570      	push	{r4, r5, r6, lr}
 80029aa:	4d0d      	ldr	r5, [pc, #52]	; (80029e0 <__libc_init_array+0x38>)
 80029ac:	4c0d      	ldr	r4, [pc, #52]	; (80029e4 <__libc_init_array+0x3c>)
 80029ae:	1b64      	subs	r4, r4, r5
 80029b0:	10a4      	asrs	r4, r4, #2
 80029b2:	2600      	movs	r6, #0
 80029b4:	42a6      	cmp	r6, r4
 80029b6:	d109      	bne.n	80029cc <__libc_init_array+0x24>
 80029b8:	4d0b      	ldr	r5, [pc, #44]	; (80029e8 <__libc_init_array+0x40>)
 80029ba:	4c0c      	ldr	r4, [pc, #48]	; (80029ec <__libc_init_array+0x44>)
 80029bc:	f000 f820 	bl	8002a00 <_init>
 80029c0:	1b64      	subs	r4, r4, r5
 80029c2:	10a4      	asrs	r4, r4, #2
 80029c4:	2600      	movs	r6, #0
 80029c6:	42a6      	cmp	r6, r4
 80029c8:	d105      	bne.n	80029d6 <__libc_init_array+0x2e>
 80029ca:	bd70      	pop	{r4, r5, r6, pc}
 80029cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80029d0:	4798      	blx	r3
 80029d2:	3601      	adds	r6, #1
 80029d4:	e7ee      	b.n	80029b4 <__libc_init_array+0xc>
 80029d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80029da:	4798      	blx	r3
 80029dc:	3601      	adds	r6, #1
 80029de:	e7f2      	b.n	80029c6 <__libc_init_array+0x1e>
 80029e0:	08002a50 	.word	0x08002a50
 80029e4:	08002a50 	.word	0x08002a50
 80029e8:	08002a50 	.word	0x08002a50
 80029ec:	08002a54 	.word	0x08002a54

080029f0 <memset>:
 80029f0:	4402      	add	r2, r0
 80029f2:	4603      	mov	r3, r0
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d100      	bne.n	80029fa <memset+0xa>
 80029f8:	4770      	bx	lr
 80029fa:	f803 1b01 	strb.w	r1, [r3], #1
 80029fe:	e7f9      	b.n	80029f4 <memset+0x4>

08002a00 <_init>:
 8002a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a02:	bf00      	nop
 8002a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a06:	bc08      	pop	{r3}
 8002a08:	469e      	mov	lr, r3
 8002a0a:	4770      	bx	lr

08002a0c <_fini>:
 8002a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0e:	bf00      	nop
 8002a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a12:	bc08      	pop	{r3}
 8002a14:	469e      	mov	lr, r3
 8002a16:	4770      	bx	lr
