#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan  4 19:22:14 2024
# Process ID: 25180
# Current directory: D:/digital logic/piano
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28476 D:\digital logic\piano\piano.xpr
# Log file: D:/digital logic/piano/vivado.log
# Journal file: D:/digital logic/piano\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/digital logic/piano/piano.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Langchu HUANG/OneDrive - SUSTech/Desktop/piano' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programming/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open {D:/digital logic/piano/piano.srcs/sources_1/new/vga_character.v} w ]
add_files {{D:/digital logic/piano/piano.srcs/sources_1/new/vga_character.v}}
close [ open {D:/digital logic/piano/piano.srcs/sources_1/new/vga_ctrl.v} w ]
add_files {{D:/digital logic/piano/piano.srcs/sources_1/new/vga_ctrl.v}}
close [ open {D:/digital logic/piano/piano.srcs/sources_1/new/vga_display_char.v} w ]
add_files {{D:/digital logic/piano/piano.srcs/sources_1/new/vga_display_char.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir {d:/digital logic/piano/piano.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT2_PORT {clk_150} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {148.5} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {11.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11.875} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.MMCM_CLKOUT2_DIVIDE {48} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {116.394} CONFIG.CLKOUT1_PHASE_ERROR {87.466} CONFIG.CLKOUT2_JITTER {108.254} CONFIG.CLKOUT2_PHASE_ERROR {87.466} CONFIG.CLKOUT3_JITTER {156.161} CONFIG.CLKOUT3_PHASE_ERROR {87.466}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{d:/digital logic/piano/piano.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/digital logic/piano/piano.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{d:/digital logic/piano/piano.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/digital logic/piano/piano.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 12 clk_wiz_0_synth_1
[Thu Jan  4 19:30:53 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/digital logic/piano/piano.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/digital logic/piano/piano.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {D:/digital logic/piano/piano.ip_user_files/sim_scripts} -ip_user_files_dir {D:/digital logic/piano/piano.ip_user_files} -ipstatic_source_dir {D:/digital logic/piano/piano.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/digital logic/piano/piano.cache/compile_simlib/modelsim} {questa=D:/digital logic/piano/piano.cache/compile_simlib/questa} {riviera=D:/digital logic/piano/piano.cache/compile_simlib/riviera} {activehdl=D:/digital logic/piano/piano.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run mem_lib_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/digital logic/piano/piano.runs/mem_lib_synth_1

reset_run mem_music_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/digital logic/piano/piano.runs/mem_music_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/digital logic/piano/piano.runs/synth_1

launch_runs synth_1 -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem_lib'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem_music'...
[Thu Jan  4 19:31:16 2024] Launched mem_lib_synth_1, mem_music_synth_1, clk_wiz_0_synth_1...
Run output will be captured here:
mem_lib_synth_1: D:/digital logic/piano/piano.runs/mem_lib_synth_1/runme.log
mem_music_synth_1: D:/digital logic/piano/piano.runs/mem_music_synth_1/runme.log
clk_wiz_0_synth_1: D:/digital logic/piano/piano.runs/clk_wiz_0_synth_1/runme.log
[Thu Jan  4 19:31:16 2024] Launched synth_1...
Run output will be captured here: D:/digital logic/piano/piano.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Jan  4 19:32:46 2024] Launched impl_1...
Run output will be captured here: D:/digital logic/piano/piano.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jan  4 19:34:17 2024] Launched impl_1...
Run output will be captured here: D:/digital logic/piano/piano.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/digital logic/piano/piano.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/digital logic/piano/piano.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  4 19:36:13 2024...
