

================================================================
== Vitis HLS Report for 'lab3_z2'
================================================================
* Date:           Wed Nov 23 07:32:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab3_z2
* Solution:       ex_sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  8.00 ns|  6.514 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32769|    32769|  0.262 ms|  0.262 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |    32768|    32768|         4|          -|          -|  8192|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    56|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    47|    -|
|Register         |        -|   -|     48|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     48|   103|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_89_p2   |         +|   0|  0|  21|          14|           1|
    |out_ar_d0          |         +|   0|  0|  23|          16|           1|
    |icmp_ln7_fu_83_p2  |      icmp|   0|  0|  12|          14|          15|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  56|          44|          17|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  25|          6|    1|          6|
    |i_fu_40          |   9|          2|   14|         28|
    |out_ar_address0  |  13|          3|   13|         39|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  47|         11|   28|         73|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_fu_40              |  14|   0|   14|          0|
    |out_ar_addr_reg_126  |  13|   0|   13|          0|
    |out_ar_load_reg_131  |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  48|   0|   48|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|inA_ar_address0    |  out|   13|   ap_memory|        inA_ar|         array|
|inA_ar_ce0         |  out|    1|   ap_memory|        inA_ar|         array|
|inA_ar_q0          |   in|   16|   ap_memory|        inA_ar|         array|
|out_ar_address0    |  out|   13|   ap_memory|        out_ar|         array|
|out_ar_ce0         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_we0         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_d0          |  out|   16|   ap_memory|        out_ar|         array|
|out_ar_q0          |   in|   16|   ap_memory|        out_ar|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inA_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inA_ar"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_ar"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln7 = store i14 0, i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 12 'store' 'store_ln7' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln7 = br void" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 13 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.76>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i14 %i_1" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 15 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.15ns)   --->   "%icmp_ln7 = icmp_eq  i14 %i_1, i14 8192" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 16 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.13ns)   --->   "%add_ln7 = add i14 %i_1, i14 1" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 18 'add' 'add_ln7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %.split, void" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 19 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%inA_ar_addr = getelementptr i16 %inA_ar, i64 0, i64 %zext_ln7" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 20 'getelementptr' 'inA_ar_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%temp = load i13 %inA_ar_addr" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 21 'load' 'temp' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln7 = store i14 %add_ln7, i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 22 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./lab3_z2/source/lab3_z2.c:13]   --->   Operation 23 'ret' 'ret_ln13' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.51>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%temp = load i13 %inA_ar_addr" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 24 'load' 'temp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i16 %temp" [./lab3_z2/source/lab3_z2.c:11]   --->   Operation 25 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%out_ar_addr = getelementptr i16 %out_ar, i64 0, i64 %zext_ln11" [./lab3_z2/source/lab3_z2.c:11]   --->   Operation 26 'getelementptr' 'out_ar_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (3.25ns)   --->   "%out_ar_load = load i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:11]   --->   Operation 27 'load' 'out_ar_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 28 [1/2] (3.25ns)   --->   "%out_ar_load = load i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:11]   --->   Operation 28 'load' 'out_ar_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./lab3_z2/source/lab3_z2.c:5]   --->   Operation 29 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.14ns)   --->   "%add_ln11 = add i16 %out_ar_load, i16 1" [./lab3_z2/source/lab3_z2.c:11]   --->   Operation 30 'add' 'add_ln11' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11, i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:11]   --->   Operation 31 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inA_ar]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_ar]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011111]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
store_ln7         (store            ) [ 000000]
br_ln7            (br               ) [ 000000]
i_1               (load             ) [ 000000]
zext_ln7          (zext             ) [ 000000]
icmp_ln7          (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
add_ln7           (add              ) [ 000000]
br_ln7            (br               ) [ 000000]
inA_ar_addr       (getelementptr    ) [ 000100]
store_ln7         (store            ) [ 000000]
ret_ln13          (ret              ) [ 000000]
temp              (load             ) [ 000000]
zext_ln11         (zext             ) [ 000000]
out_ar_addr       (getelementptr    ) [ 000011]
out_ar_load       (load             ) [ 000001]
specloopname_ln5  (specloopname     ) [ 000000]
add_ln11          (add              ) [ 000000]
store_ln11        (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inA_ar">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inA_ar"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_ar">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="inA_ar_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="14" slack="0"/>
<pin id="48" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inA_ar_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="13" slack="0"/>
<pin id="53" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="out_ar_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="16" slack="0"/>
<pin id="61" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_ar_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="13" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_ar_load/3 store_ln11/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln7_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_1_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="14" slack="1"/>
<pin id="77" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln7_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln7_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="14" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln7_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln7_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="14" slack="1"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln11_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln11_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="1"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/5 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="121" class="1005" name="inA_ar_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="1"/>
<pin id="123" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="inA_ar_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="out_ar_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="1"/>
<pin id="128" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_ar_addr "/>
</bind>
</comp>

<comp id="131" class="1005" name="out_ar_load_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="1"/>
<pin id="133" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_ar_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="87"><net_src comp="75" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="75" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="51" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="110"><net_src comp="105" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="114"><net_src comp="40" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="124"><net_src comp="44" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="129"><net_src comp="57" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="134"><net_src comp="64" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_ar | {5 }
 - Input state : 
	Port: lab3_z2 : inA_ar | {2 3 }
	Port: lab3_z2 : out_ar | {3 4 }
  - Chain level:
	State 1
		store_ln7 : 1
	State 2
		zext_ln7 : 1
		icmp_ln7 : 1
		add_ln7 : 1
		br_ln7 : 2
		inA_ar_addr : 2
		temp : 3
		store_ln7 : 2
	State 3
		zext_ln11 : 1
		out_ar_addr : 2
		out_ar_load : 3
	State 4
	State 5
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |   add_ln7_fu_89  |    0    |    21   |
|          |  add_ln11_fu_105 |    0    |    23   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln7_fu_83  |    0    |    12   |
|----------|------------------|---------|---------|
|   zext   |  zext_ln7_fu_78  |    0    |    0    |
|          | zext_ln11_fu_100 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    56   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_111     |   14   |
|inA_ar_addr_reg_121|   13   |
|out_ar_addr_reg_126|   13   |
|out_ar_load_reg_131|   16   |
+-------------------+--------+
|       Total       |   56   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_64 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   56   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   56   |   74   |
+-----------+--------+--------+--------+
