-- Quartus II VHDL Template

library ieee;
use ieee.std_logic_1164.all;

entity bcd_2_7_seg_tb is
	-- port ();
end bcd_2_7_seg_tb;

architecture Behavioral of bcd_2_7_seg_tb is

begin

	bcd_test: entity work.bcd_2_7_seg port map
	(
		BCD: in  std_logic_vector (3 downto 0);
		X_o: out std_logic_vector(6 downto 0)
	);

end Behavioral;
