// Seed: 2602014429
module module_0;
  assign id_1 = 1 - id_1;
  assign id_1 = 1'b0 < 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  reg  id_5;
  task id_6;
    input id_7;
    begin : LABEL_0
      assert (1'd0);
      id_6 <= 1 & 1;
      id_7 <= id_2;
      id_5 <= 1;
    end
  endtask
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_8;
  assign id_8[1'd0] = 1;
endmodule
