// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/19/2022 21:18:02"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	ALUSrcAR_control,
	clock,
	reset,
	exec,
	fwdB1,
	fwdB0,
	memToReg,
	fwdA1,
	fwdA0,
	externalInput,
	DRSrc_control,
	outputEnable_control,
	SZCVSrc_control,
	memRead_control,
	inputEnable_control,
	memWrite_control,
	branch_control_ID,
	regWrite_control,
	memToReg_control,
	notReadRsRd_control,
	systemRunning_control,
	IFFlush_control,
	PCWrite_control,
	regDst_control_ID,
	ALUSrcAR_EX,
	DRSrc_EX,
	outputEnable_EX,
	SZCVSrc_EX,
	EX_memRead_,
	EX_regWrite_,
	memRead_MEM,
	inputEnable_MEM,
	memWrite_MEM,
	MEM_regWrite_MEM,
	regWrite_WB,
	EX_RegWrite_fwdU,
	MEM_regWrite_fwdU,
	EX_memRead_hazDU,
	notReadRsRd_hazDU,
	branch_hazDU,
	PCWrite_hazDU,
	IFIDWrite_hazDU,
	IFFlush_hazDU,
	IDFlush_hazDU,
	wrenMem,
	IR_reset,
	IR_changeEnable,
	PC_changeEnable,
	ALUOp_control,
	ALUOp_EX,
	ALUResult,
	AR_data,
	AR_forwarded,
	BR_data,
	BR_forwarded,
	d_data_EX,
	DR_data_addressMem,
	EXMEM_RegRd_fwdU,
	externalOutput,
	FwdA_fwdU,
	FwdB_fwdU,
	IDEX_RegRd_fwdU,
	IDEX_RegRd_hazDU,
	IFID_Rd_hazDU,
	IFID_Rs_hazDU,
	IFIDRegRd,
	IFIF_RegRd,
	IR_data,
	MDR,
	PC_data,
	RaRsfieldALU,
	RbRdfieldALU);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	ALUSrcAR_control;
input 	clock;
input 	reset;
input 	exec;
output 	fwdB1;
output 	fwdB0;
output 	memToReg;
output 	fwdA1;
output 	fwdA0;
input 	[15:0] externalInput;
output 	DRSrc_control;
output 	outputEnable_control;
output 	SZCVSrc_control;
output 	memRead_control;
output 	inputEnable_control;
output 	memWrite_control;
output 	branch_control_ID;
output 	regWrite_control;
output 	memToReg_control;
output 	notReadRsRd_control;
output 	systemRunning_control;
output 	IFFlush_control;
output 	PCWrite_control;
output 	regDst_control_ID;
output 	ALUSrcAR_EX;
output 	DRSrc_EX;
output 	outputEnable_EX;
output 	SZCVSrc_EX;
output 	EX_memRead_;
output 	EX_regWrite_;
output 	memRead_MEM;
output 	inputEnable_MEM;
output 	memWrite_MEM;
output 	MEM_regWrite_MEM;
output 	regWrite_WB;
output 	EX_RegWrite_fwdU;
output 	MEM_regWrite_fwdU;
output 	EX_memRead_hazDU;
output 	notReadRsRd_hazDU;
output 	branch_hazDU;
output 	PCWrite_hazDU;
output 	IFIDWrite_hazDU;
output 	IFFlush_hazDU;
output 	IDFlush_hazDU;
output 	wrenMem;
output 	IR_reset;
output 	IR_changeEnable;
output 	PC_changeEnable;
output 	[3:0] ALUOp_control;
output 	[3:0] ALUOp_EX;
output 	[15:0] ALUResult;
output 	[15:0] AR_data;
output 	[15:0] AR_forwarded;
output 	[15:0] BR_data;
output 	[15:0] BR_forwarded;
output 	[15:0] d_data_EX;
output 	[15:0] DR_data_addressMem;
output 	[2:0] EXMEM_RegRd_fwdU;
output 	[15:0] externalOutput;
output 	[1:0] FwdA_fwdU;
output 	[1:0] FwdB_fwdU;
output 	[2:0] IDEX_RegRd_fwdU;
output 	[2:0] IDEX_RegRd_hazDU;
output 	[2:0] IFID_Rd_hazDU;
output 	[2:0] IFID_Rs_hazDU;
output 	[2:0] IFIDRegRd;
output 	[2:0] IFIF_RegRd;
output 	[15:0] IR_data;
output 	[15:0] MDR;
output 	[15:0] PC_data;
output 	[15:0] RaRsfieldALU;
output 	[15:0] RbRdfieldALU;

// Design Ports Information
// ALUSrcAR_control	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fwdB1	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fwdB0	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memToReg	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fwdA1	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fwdA0	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_control	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outputEnable_control	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SZCVSrc_control	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memRead_control	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inputEnable_control	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memWrite_control	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_control_ID	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWrite_control	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memToReg_control	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// notReadRsRd_control	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// systemRunning_control	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFFlush_control	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCWrite_control	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regDst_control_ID	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrcAR_EX	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_EX	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outputEnable_EX	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SZCVSrc_EX	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_memRead_	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_regWrite_	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memRead_MEM	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inputEnable_MEM	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memWrite_MEM	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_regWrite_MEM	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWrite_WB	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_RegWrite_fwdU	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_regWrite_fwdU	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_memRead_hazDU	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// notReadRsRd_hazDU	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_hazDU	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCWrite_hazDU	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFIDWrite_hazDU	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFFlush_hazDU	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDFlush_hazDU	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrenMem	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_reset	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_changeEnable	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_changeEnable	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp_control[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp_control[2]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp_control[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp_control[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp_EX[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp_EX[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp_EX[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp_EX[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[15]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[14]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[10]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[9]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[8]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[0]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[15]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[14]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[13]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[12]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[11]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[10]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[8]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[7]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[6]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[5]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[4]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[2]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_data[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[15]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[14]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[13]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[11]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[10]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[9]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[8]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[6]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[4]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[3]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[2]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_forwarded[0]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[15]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[14]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[13]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[12]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[11]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[10]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[9]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[8]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[7]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[6]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_data[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[15]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[14]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[13]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[12]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[10]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[9]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[7]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[6]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[3]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[1]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_forwarded[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[15]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[14]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[13]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[12]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[11]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[10]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[8]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[7]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[6]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[5]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[4]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[2]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[1]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_data_EX[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[15]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[14]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[13]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[12]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[10]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[9]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[5]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[3]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[2]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[1]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_data_addressMem[0]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEM_RegRd_fwdU[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEM_RegRd_fwdU[1]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXMEM_RegRd_fwdU[0]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[15]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[14]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[13]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[12]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[11]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[10]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[9]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[7]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[6]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[3]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[2]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalOutput[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FwdA_fwdU[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FwdA_fwdU[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FwdB_fwdU[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FwdB_fwdU[0]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEX_RegRd_fwdU[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEX_RegRd_fwdU[1]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEX_RegRd_fwdU[0]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEX_RegRd_hazDU[2]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEX_RegRd_hazDU[1]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IDEX_RegRd_hazDU[0]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFID_Rd_hazDU[2]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFID_Rd_hazDU[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFID_Rd_hazDU[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFID_Rs_hazDU[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFID_Rs_hazDU[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFID_Rs_hazDU[0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFIDRegRd[2]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFIDRegRd[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFIDRegRd[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFIF_RegRd[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFIF_RegRd[1]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IFIF_RegRd[0]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[15]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[14]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[12]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[10]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[9]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[8]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[6]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[5]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[1]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_data[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[15]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[14]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[13]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[12]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[10]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[9]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[8]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[6]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[5]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[15]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[14]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[13]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[12]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[11]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[10]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[9]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[8]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[7]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[6]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[5]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[4]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[2]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_data[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[15]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[14]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[13]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[12]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[11]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[10]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[9]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[8]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[6]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[5]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[4]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[3]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[2]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[1]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RaRsfieldALU[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[15]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[14]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[13]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[12]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[11]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[10]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[9]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[8]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[7]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[6]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[4]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[3]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[2]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[1]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RbRdfieldALU[0]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[9]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exec	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_7_1200mv_-40c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \reset1~feeder_combout ;
wire \reset1~q ;
wire \reset2~feeder_combout ;
wire \reset2~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \incrementer_inst|pc_post[0]~1 ;
wire \incrementer_inst|pc_post[1]~2_combout ;
wire \incrementer_inst|pc_post[1]~3 ;
wire \incrementer_inst|pc_post[2]~4_combout ;
wire \incrementer_inst|pc_post[2]~5 ;
wire \incrementer_inst|pc_post[3]~6_combout ;
wire \incrementer_inst|pc_post[3]~7 ;
wire \incrementer_inst|pc_post[4]~8_combout ;
wire \incrementer_inst|pc_post[0]~0_combout ;
wire \PC|q[0]~17 ;
wire \PC|q[1]~19 ;
wire \PC|q[2]~21 ;
wire \PC|q[3]~23 ;
wire \PC|q[4]~24_combout ;
wire \PC|q[4]~feeder_combout ;
wire \incrementer_inst|pc_post[4]~9 ;
wire \incrementer_inst|pc_post[5]~10_combout ;
wire \PC|q[4]~25 ;
wire \PC|q[5]~26_combout ;
wire \PC|q[5]~feeder_combout ;
wire \PC|q[7]~48_combout ;
wire \incrementer_inst|pc_post[5]~11 ;
wire \incrementer_inst|pc_post[6]~13 ;
wire \incrementer_inst|pc_post[7]~15 ;
wire \incrementer_inst|pc_post[8]~16_combout ;
wire \incrementer_inst|pc_post[7]~14_combout ;
wire \incrementer_inst|pc_post[6]~12_combout ;
wire \PC|q[5]~27 ;
wire \PC|q[6]~29 ;
wire \PC|q[7]~31 ;
wire \PC|q[8]~32_combout ;
wire \PC|q[8]~feeder_combout ;
wire \incrementer_inst|pc_post[8]~17 ;
wire \incrementer_inst|pc_post[9]~18_combout ;
wire \PC|q[8]~33 ;
wire \PC|q[9]~34_combout ;
wire \PC|q[9]~feeder_combout ;
wire \incrementer_inst|pc_post[9]~19 ;
wire \incrementer_inst|pc_post[10]~20_combout ;
wire \PC|q[9]~35 ;
wire \PC|q[10]~36_combout ;
wire \PC|q[10]~feeder_combout ;
wire \incrementer_inst|pc_post[10]~21 ;
wire \incrementer_inst|pc_post[11]~22_combout ;
wire \PC|q[10]~37 ;
wire \PC|q[11]~38_combout ;
wire \PC|q[11]~feeder_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \IR|q[7]~12_combout ;
wire \IR|q[7]~13_combout ;
wire \PC|q[7]~30_combout ;
wire \PC|q[7]~feeder_combout ;
wire \IR|q[6]~16_combout ;
wire \IR|q[6]~17_combout ;
wire \PC|q[6]~28_combout ;
wire \PC|q[6]~feeder_combout ;
wire \IR|q[8]~30_combout ;
wire \IR|q[8]~31_combout ;
wire \IR|q[12]~24_combout ;
wire \IR|q[12]~25_combout ;
wire \IR|q[11]~22_combout ;
wire \IR|q[11]~23_combout ;
wire \inst114|notReadRsRd~1_combout ;
wire \inst114|branch~0_combout ;
wire \inst114|branch~6_combout ;
wire \inst22|regWrite_MEM~0_combout ;
wire \inst22|inputEnable_MEM~0_combout ;
wire \inst22|regWrite_MEM~q ;
wire \IR|q[14]~8_combout ;
wire \IR|q[14]~9_combout ;
wire \multiplexer_regDst|out[2]~2_combout ;
wire \multiplexer_regDst|out[0]~1_combout ;
wire \inst2|FwdA[0]~0_combout ;
wire \FwdAFwdB_IDEX|q~3_combout ;
wire \inst114|Equal8~0_combout ;
wire \inst20|DRSrc_EX~0_combout ;
wire \inst20|ALUOp_EX[1]~0_combout ;
wire \inst20|DRSrc_EX~q ;
wire \inst20|ALUSrcAR_EX~2_combout ;
wire \inst20|ALUSrcAR_EX~q ;
wire \multiplexer_ALUSrcAR|out[14]~17_combout ;
wire \inst114|Equal12~0_combout ;
wire \inst114|ALUOp[1]~1_combout ;
wire \inst20|ALUOp_EX~3_combout ;
wire \inst114|ALUOp[2]~0_combout ;
wire \inst20|ALUOp_EX~4_combout ;
wire \inst20|ALUOp_EX~2_combout ;
wire \inst19|Mux5~2_combout ;
wire \inst19|Mux5~1_combout ;
wire \FwdAFwdB_IDEX|q~0_combout ;
wire \inst20|memWrite_EX~2_combout ;
wire \inst20|memWrite_EX~q ;
wire \inst22|memWrite_MEM~0_combout ;
wire \inst22|memWrite_MEM~q ;
wire \inst32~combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst20|inputEnable_EX~0_combout ;
wire \inst20|inputEnable_EX~q ;
wire \inst22|inputEnable_MEM~1_combout ;
wire \inst22|inputEnable_MEM~q ;
wire \externalInput[11]~input_o ;
wire \inst114|memRead~0_combout ;
wire \inst20|memToReg_EX~0_combout ;
wire \inst20|memToReg_EX~1_combout ;
wire \inst20|memToReg_EX~q ;
wire \inst22|memRead_MEM~0_combout ;
wire \inst22|memToReg_MEM~q ;
wire \inst21|memToReg_WB~0_combout ;
wire \inst21|memToReg_WB~q ;
wire \DR_MEMWB|q~15_combout ;
wire \inst21|regWrite_WB~0_combout ;
wire \inst21|regWrite_WB~q ;
wire \inst13|READ_REG~0_combout ;
wire \inst13|READ_REG~1_combout ;
wire \inst13|r~23_combout ;
wire \inst13|Decoder0~1_combout ;
wire \inst13|r[7][11]~4_combout ;
wire \inst13|r[7][0]~q ;
wire \inst13|r[5][3]~2_combout ;
wire \inst13|r[5][0]~q ;
wire \inst13|Decoder0~0_combout ;
wire \inst13|r[4][1]~3_combout ;
wire \inst13|r[4][0]~q ;
wire \inst13|AR[0]~90_combout ;
wire \inst13|r[6][11]~1_combout ;
wire \inst13|r[6][0]~q ;
wire \inst13|AR[0]~91_combout ;
wire \inst13|r[2][11]~6_combout ;
wire \inst13|r[2][0]~q ;
wire \inst13|r[0][14]~7_combout ;
wire \inst13|r[0][0]~q ;
wire \inst13|AR[0]~92_combout ;
wire \inst13|r[1][1]~5_combout ;
wire \inst13|r[1][0]~q ;
wire \inst13|r[3][0]~8_combout ;
wire \inst13|r[3][0]~q ;
wire \inst13|AR[0]~93_combout ;
wire \inst13|AR[0]~94_combout ;
wire \inst13|AR[0]~95_combout ;
wire \multiplexer_fwda10_11|out[0]~25_combout ;
wire \multiplexer_fwda10_11|out[0]~27_combout ;
wire \inst20|ALUOp_EX~1_combout ;
wire \DR_EXMEM|q[1]~0_combout ;
wire \inst13|READ_REG~2_combout ;
wire \inst13|READ_REG~3_combout ;
wire \externalInput[13]~input_o ;
wire \externalInput[2]~input_o ;
wire \DR_MEMWB|q~0_combout ;
wire \DR_MEMWB|q~2_combout ;
wire \externalInput[4]~input_o ;
wire \DR_MEMWB|q~5_combout ;
wire \AR_EXMEM|q[5]~feeder_combout ;
wire \shifter_inst|ShiftLeft1~43_combout ;
wire \inst19|Mux5~4_combout ;
wire \multiplexer_ALUSrcAR|out[11]~15_combout ;
wire \DR_MEMWB|q~7_combout ;
wire \externalInput[7]~input_o ;
wire \inst13|r~16_combout ;
wire \inst13|r[7][7]~q ;
wire \inst13|r[4][7]~q ;
wire \inst13|r[5][7]~q ;
wire \inst13|AR[7]~48_combout ;
wire \inst13|r[6][7]~q ;
wire \inst13|AR[7]~49_combout ;
wire \inst13|r[0][7]~q ;
wire \inst13|r[2][7]~q ;
wire \inst13|AR[7]~50_combout ;
wire \inst13|r[1][7]~q ;
wire \inst13|r[3][7]~q ;
wire \inst13|AR[7]~51_combout ;
wire \inst13|AR[7]~52_combout ;
wire \inst13|AR[7]~53_combout ;
wire \multiplexer_fwda10_11|out[7]~10_combout ;
wire \multiplexer_fwda10_11|out[7]~28_combout ;
wire \DR_MEMWB|q~6_combout ;
wire \multiplexer_ALUSrcAR|out[12]~14_combout ;
wire \inst19|Add0~23 ;
wire \inst19|Add0~24_combout ;
wire \externalInput[10]~input_o ;
wire \externalInput[9]~input_o ;
wire \MDR_register|q~9_combout ;
wire \DR_MEMWB|q~9_combout ;
wire \multiplexer_memToReg|out[9]~9_combout ;
wire \inst13|r~14_combout ;
wire \inst13|r[7][9]~q ;
wire \inst13|r[4][9]~q ;
wire \inst13|r[5][9]~q ;
wire \inst13|AR[9]~36_combout ;
wire \inst13|r[6][9]~q ;
wire \inst13|AR[9]~37_combout ;
wire \inst13|r[3][9]~feeder_combout ;
wire \inst13|r[3][9]~q ;
wire \inst13|r[0][9]~q ;
wire \inst13|r[2][9]~q ;
wire \inst13|AR[9]~38_combout ;
wire \inst13|r[1][9]~q ;
wire \inst13|AR[9]~39_combout ;
wire \inst13|AR[9]~40_combout ;
wire \inst13|AR[9]~41_combout ;
wire \multiplexer_fwda10_11|out[9]~13_combout ;
wire \multiplexer_fwda10_11|out[9]~14_combout ;
wire \AR_EXMEM|q[9]~feeder_combout ;
wire \MDR_register|q~8_combout ;
wire \inst13|r~13_combout ;
wire \inst13|r[0][10]~q ;
wire \inst13|r[1][10]~q ;
wire \inst13|BR[10]~32_combout ;
wire \inst13|r[2][10]~q ;
wire \inst13|r[3][10]~q ;
wire \inst13|BR[10]~33_combout ;
wire \inst13|r[5][10]~q ;
wire \inst13|r[7][10]~q ;
wire \inst13|r[6][10]~q ;
wire \inst13|r[4][10]~q ;
wire \inst13|BR[10]~30_combout ;
wire \inst13|BR[10]~31_combout ;
wire \inst13|BR[10]~34_combout ;
wire \inst13|BR[10]~35_combout ;
wire \multiplexer_fwdb10_11|out[10]~18_combout ;
wire \multiplexer_fwdb10_11|out[10]~19_combout ;
wire \multiplexer_ALUSrcAR|out[9]~13_combout ;
wire \inst13|r[3][8]~feeder_combout ;
wire \inst13|r[3][8]~q ;
wire \inst13|r[2][8]~q ;
wire \inst13|r[0][8]~q ;
wire \inst13|AR[8]~44_combout ;
wire \inst13|AR[8]~45_combout ;
wire \inst13|r[5][8]~q ;
wire \inst13|r[4][8]~q ;
wire \inst13|AR[8]~42_combout ;
wire \inst13|r[6][8]~q ;
wire \inst13|r[7][8]~q ;
wire \inst13|AR[8]~43_combout ;
wire \inst13|AR[8]~46_combout ;
wire \multiplexer_memToReg|out[8]~6_combout ;
wire \inst13|AR[8]~47_combout ;
wire \multiplexer_fwda10_11|out[8]~8_combout ;
wire \multiplexer_fwda10_11|out[8]~9_combout ;
wire \multiplexer_ALUSrcAR|out[8]~9_combout ;
wire \multiplexer_ALUSrcAR|out[7]~10_combout ;
wire \multiplexer_ALUSrcAR|out[7]~11_combout ;
wire \DR_MEMWB|q~4_combout ;
wire \multiplexer_memToReg|out[6]~4_combout ;
wire \multiplexer_fwda10_11|out[6]~29_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \externalInput[6]~input_o ;
wire \MDR_register|q~4_combout ;
wire \inst13|r~17_combout ;
wire \inst13|r[7][6]~q ;
wire \inst13|r[6][6]~q ;
wire \inst13|r[4][6]~q ;
wire \inst13|r[5][6]~q ;
wire \inst13|AR[6]~54_combout ;
wire \inst13|AR[6]~55_combout ;
wire \inst13|r[3][6]~q ;
wire \inst13|r[1][6]~q ;
wire \inst13|r[0][6]~q ;
wire \inst13|r[2][6]~q ;
wire \inst13|AR[6]~56_combout ;
wire \inst13|AR[6]~57_combout ;
wire \inst13|AR[6]~58_combout ;
wire \inst13|AR[6]~59_combout ;
wire \multiplexer_fwda10_11|out[6]~5_combout ;
wire \multiplexer_ALUSrcAR|out[6]~6_combout ;
wire \multiplexer_ALUSrcAR|out[6]~7_combout ;
wire \DR_MEMWB|q~3_combout ;
wire \multiplexer_memToReg|out[3]~3_combout ;
wire \multiplexer_ALUSrcAR|out[3]~4_combout ;
wire \multiplexer_ALUSrcAR|out[3]~5_combout ;
wire \DR_MEMWB|q~1_combout ;
wire \inst13|r~21_combout ;
wire \inst13|r[7][2]~q ;
wire \inst13|r[4][2]~q ;
wire \inst13|r[5][2]~q ;
wire \inst13|AR[2]~78_combout ;
wire \inst13|r[6][2]~q ;
wire \inst13|AR[2]~79_combout ;
wire \inst13|r[3][2]~q ;
wire \inst13|r[1][2]~q ;
wire \inst13|r[2][2]~q ;
wire \inst13|r[0][2]~q ;
wire \inst13|AR[2]~80_combout ;
wire \inst13|AR[2]~81_combout ;
wire \inst13|AR[2]~82_combout ;
wire \inst13|AR[2]~83_combout ;
wire \multiplexer_fwda10_11|out[2]~1_combout ;
wire \multiplexer_ALUSrcAR|out[2]~19_combout ;
wire \multiplexer_ALUSrcAR|out[2]~20_combout ;
wire \multiplexer_ALUSrcAR|out[1]~0_combout ;
wire \multiplexer_memToReg|out[1]~0_combout ;
wire \multiplexer_ALUSrcAR|out[1]~1_combout ;
wire \multiplexer_ALUSrcAR|out[0]~21_combout ;
wire \multiplexer_ALUSrcAR|out[0]~22_combout ;
wire \inst19|Add0~1_cout ;
wire \inst19|Add0~3 ;
wire \inst19|Add0~5 ;
wire \inst19|Add0~7 ;
wire \inst19|Add0~9 ;
wire \inst19|Add0~11 ;
wire \inst19|Add0~13 ;
wire \inst19|Add0~15 ;
wire \inst19|Add0~17 ;
wire \inst19|Add0~19 ;
wire \inst19|Add0~20_combout ;
wire \inst19|Add0~18_combout ;
wire \inst19|Add0~16_combout ;
wire \inst19|Add0~14_combout ;
wire \inst19|Add0~12_combout ;
wire \inst13|BR[6]~54_combout ;
wire \inst13|BR[6]~55_combout ;
wire \inst13|BR[6]~56_combout ;
wire \inst13|BR[6]~57_combout ;
wire \inst13|BR[6]~58_combout ;
wire \inst13|BR[6]~59_combout ;
wire \multiplexer_fwdb10_11|out[6]~10_combout ;
wire \multiplexer_fwdb10_11|out[6]~11_combout ;
wire \inst19|Add0~10_combout ;
wire \inst13|r~18_combout ;
wire \inst13|r[3][5]~q ;
wire \inst13|r[2][5]~q ;
wire \inst13|r[1][5]~q ;
wire \inst13|r[0][5]~q ;
wire \inst13|BR[5]~62_combout ;
wire \inst13|BR[5]~63_combout ;
wire \inst13|r[6][5]~q ;
wire \inst13|r[4][5]~q ;
wire \inst13|BR[5]~60_combout ;
wire \inst13|r[7][5]~q ;
wire \inst13|r[5][5]~q ;
wire \inst13|BR[5]~61_combout ;
wire \inst13|BR[5]~64_combout ;
wire \inst13|BR[5]~65_combout ;
wire \multiplexer_fwdb10_11|out[5]~8_combout ;
wire \multiplexer_fwdb10_11|out[5]~9_combout ;
wire \inst19|Add0~8_combout ;
wire \inst19|Add0~6_combout ;
wire \inst13|r[5][3]~q ;
wire \inst13|r[6][3]~q ;
wire \inst13|r[4][3]~q ;
wire \inst13|BR[3]~72_combout ;
wire \inst13|BR[3]~73_combout ;
wire \inst13|r[1][3]~q ;
wire \inst13|r[0][3]~q ;
wire \inst13|BR[3]~74_combout ;
wire \inst13|r[2][3]~q ;
wire \inst13|r[3][3]~q ;
wire \inst13|BR[3]~75_combout ;
wire \inst13|BR[3]~76_combout ;
wire \inst13|BR[3]~77_combout ;
wire \multiplexer_fwdb10_11|out[3]~4_combout ;
wire \multiplexer_fwdb10_11|out[3]~5_combout ;
wire \inst19|Add0~4_combout ;
wire \inst19|Add0~2_combout ;
wire \inst13|r[6][1]~q ;
wire \inst13|r[4][1]~q ;
wire \inst13|BR[1]~84_combout ;
wire \inst13|r[5][1]~q ;
wire \inst13|r[7][1]~q ;
wire \inst13|BR[1]~85_combout ;
wire \inst13|r[2][1]~q ;
wire \inst13|r[1][1]~q ;
wire \inst13|r[0][1]~q ;
wire \inst13|BR[1]~86_combout ;
wire \inst13|BR[1]~87_combout ;
wire \inst13|BR[1]~88_combout ;
wire \inst13|BR[1]~89_combout ;
wire \multiplexer_fwdb10_11|out[1]~0_combout ;
wire \multiplexer_fwdb10_11|out[1]~1_combout ;
wire \inst19|Add2~1 ;
wire \inst19|Add2~3 ;
wire \inst19|Add2~5 ;
wire \inst19|Add2~7 ;
wire \inst19|Add2~9 ;
wire \inst19|Add2~11 ;
wire \inst19|Add2~13 ;
wire \inst19|Add2~15 ;
wire \inst19|Add2~17 ;
wire \inst19|Add2~19 ;
wire \inst19|Add2~21 ;
wire \inst19|Add2~23 ;
wire \inst19|Add2~24_combout ;
wire \inst19|Mux7~1_combout ;
wire \inst19|Mux7~2_combout ;
wire \inst19|Add1~1 ;
wire \inst19|Add1~3 ;
wire \inst19|Add1~5 ;
wire \inst19|Add1~7 ;
wire \inst19|Add1~9 ;
wire \inst19|Add1~11 ;
wire \inst19|Add1~13 ;
wire \inst19|Add1~15 ;
wire \inst19|Add1~17 ;
wire \inst19|Add1~19 ;
wire \inst19|Add1~21 ;
wire \inst19|Add1~23 ;
wire \inst19|Add1~24_combout ;
wire \inst19|Mux7~0_combout ;
wire \inst19|Mux1~0_combout ;
wire \inst19|Mux7~3_combout ;
wire \shifter_inst|ShiftLeft1~30_combout ;
wire \shifter_inst|ShiftLeft1~29_combout ;
wire \shifter_inst|ShiftRight0~0_combout ;
wire \shifter_inst|ShiftLeft1~31_combout ;
wire \shifter_inst|ShiftLeft1~27_combout ;
wire \shifter_inst|ShiftLeft1~28_combout ;
wire \shifter_inst|ShiftLeft1~32_combout ;
wire \multiplexer_fwdb10_11|out[0]~32_combout ;
wire \shifter_inst|ShiftLeft1~33_combout ;
wire \shifter_inst|ShiftRight1~14_combout ;
wire \shifter_inst|ShiftLeft1~34_combout ;
wire \shifter_inst|ShiftLeft1~58_combout ;
wire \shifter_inst|ShiftRight1~60_combout ;
wire \shifter_inst|ShiftLeft1~57_combout ;
wire \shifter_inst|ShiftLeft1~59_combout ;
wire \shifter_inst|ShiftLeft0~32_combout ;
wire \shifter_inst|ShiftLeft0~41_combout ;
wire \shifter_inst|ShiftLeft0~42_combout ;
wire \shifter_inst|ShiftLeft0~50_combout ;
wire \shifter_inst|ShiftLeft0~55_combout ;
wire \shifter_inst|ShiftLeft0~56_combout ;
wire \multiplexer_DRSrc|out[12]~30_combout ;
wire \shifter_inst|ShiftRight1~22_combout ;
wire \shifter_inst|ShiftRight1~23_combout ;
wire \shifter_inst|ShiftRight1~25_combout ;
wire \shifter_inst|ShiftRight0~28_combout ;
wire \shifter_inst|ShiftRight1~66_combout ;
wire \multiplexer_DRSrc|out[12]~31_combout ;
wire \multiplexer_DRSrc|out[12]~32_combout ;
wire \DR_MEMWB|q~10_combout ;
wire \inst13|r~11_combout ;
wire \inst13|r[2][12]~q ;
wire \inst13|r[0][12]~q ;
wire \inst13|AR[12]~20_combout ;
wire \inst13|r[1][12]~q ;
wire \inst13|r[3][12]~q ;
wire \inst13|AR[12]~21_combout ;
wire \inst13|r[7][12]~q ;
wire \inst13|r[6][12]~q ;
wire \inst13|r[4][12]~q ;
wire \inst13|r[5][12]~q ;
wire \inst13|AR[12]~18_combout ;
wire \inst13|AR[12]~19_combout ;
wire \inst13|AR[12]~22_combout ;
wire \inst13|AR[12]~23_combout ;
wire \multiplexer_fwda10_11|out[12]~15_combout ;
wire \multiplexer_fwda10_11|out[12]~16_combout ;
wire \multiplexer_fwda10_11|out[2]~2_combout ;
wire \AR_EXMEM|q[2]~feeder_combout ;
wire \multiplexer_memToReg|out[4]~2_combout ;
wire \multiplexer_fwda10_11|out[4]~30_combout ;
wire \AR_EXMEM|q[4]~feeder_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \AR_EXMEM|q[8]~feeder_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \externalInput[8]~input_o ;
wire \MDR_register|q~6_combout ;
wire \inst13|r~15_combout ;
wire \inst13|r[1][8]~q ;
wire \inst13|BR[8]~44_combout ;
wire \inst13|BR[8]~45_combout ;
wire \inst13|BR[8]~42_combout ;
wire \inst13|BR[8]~43_combout ;
wire \inst13|BR[8]~46_combout ;
wire \inst13|BR[8]~47_combout ;
wire \multiplexer_fwdb10_11|out[8]~14_combout ;
wire \multiplexer_fwdb10_11|out[8]~15_combout ;
wire \shifter_inst|ShiftLeft1~22_combout ;
wire \shifter_inst|ShiftLeft1~23_combout ;
wire \shifter_inst|ShiftLeft1~41_combout ;
wire \shifter_inst|ShiftLeft1~38_combout ;
wire \shifter_inst|ShiftLeft1~39_combout ;
wire \shifter_inst|ShiftLeft1~40_combout ;
wire \shifter_inst|ShiftLeft1~51_combout ;
wire \shifter_inst|ShiftLeft1~69_combout ;
wire \shifter_inst|ShiftRight1~28_combout ;
wire \shifter_inst|ShiftLeft1~36_combout ;
wire \shifter_inst|ShiftRight1~29_combout ;
wire \shifter_inst|ShiftRight1~58_combout ;
wire \multiplexer_DRSrc|out[9]~27_combout ;
wire \shifter_inst|ShiftLeft0~52_combout ;
wire \shifter_inst|ShiftLeft0~46_combout ;
wire \shifter_inst|ShiftLeft0~53_combout ;
wire \shifter_inst|ShiftLeft0~54_combout ;
wire \inst19|Mux0~0_combout ;
wire \multiplexer_ALUSrcAR|out[15]~16_combout ;
wire \inst19|Add1~25 ;
wire \inst19|Add1~27 ;
wire \inst19|Add1~29 ;
wire \inst19|Add1~30_combout ;
wire \inst19|Mux0~1_combout ;
wire \inst19|Add0~29 ;
wire \inst19|Add0~30_combout ;
wire \inst19|Add0~25 ;
wire \inst19|Add0~26_combout ;
wire \inst19|Add2~25 ;
wire \inst19|Add2~27 ;
wire \inst19|Add2~29 ;
wire \inst19|Add2~30_combout ;
wire \inst19|Mux0~2_combout ;
wire \inst19|Mux0~4_combout ;
wire \inst19|Mux0~3_combout ;
wire \inst19|Mux0~5_combout ;
wire \shifter_inst|ShiftLeft0~27_combout ;
wire \shifter_inst|ShiftLeft0~28_combout ;
wire \shifter_inst|ShiftLeft0~25_combout ;
wire \shifter_inst|ShiftLeft0~24_combout ;
wire \shifter_inst|ShiftLeft1~66_combout ;
wire \shifter_inst|ShiftLeft0~31_combout ;
wire \shifter_inst|ShiftLeft0~33_combout ;
wire \shifter_inst|ShiftLeft0~34_combout ;
wire \shifter_inst|ShiftLeft1~24_combout ;
wire \shifter_inst|ShiftLeft1~44_combout ;
wire \multiplexer_SZCVAluOrShifter|out[3]~0_combout ;
wire \multiplexer_SZCZSrc|out[2]~10_combout ;
wire \multiplexer_SZCVAluOrShifter|out[3]~1_combout ;
wire \multiplexer_SZCVAluOrShifter|out[3]~2_combout ;
wire \DR_MEMWB|q~12_combout ;
wire \inst13|r~0_combout ;
wire \inst13|r[5][15]~q ;
wire \inst13|r[7][15]~q ;
wire \inst13|r[6][15]~q ;
wire \inst13|r[4][15]~q ;
wire \inst13|BR[15]~0_combout ;
wire \inst13|BR[15]~1_combout ;
wire \inst13|r[1][15]~q ;
wire \inst13|r[0][15]~q ;
wire \inst13|BR[15]~2_combout ;
wire \inst13|r[3][15]~q ;
wire \inst13|r[2][15]~q ;
wire \inst13|BR[15]~3_combout ;
wire \inst13|BR[15]~4_combout ;
wire \inst13|BR[15]~5_combout ;
wire \multiplexer_fwdb10_11|out[15]~26_combout ;
wire \shifter_inst|ShiftRight0~11_combout ;
wire \shifter_inst|ShiftRight0~17_combout ;
wire \shifter_inst|ShiftRight0~26_combout ;
wire \shifter_inst|ShiftRight0~27_combout ;
wire \multiplexer_DRSrc|out[9]~28_combout ;
wire \inst19|Add1~18_combout ;
wire \inst19|Mux10~0_combout ;
wire \inst19|Add2~18_combout ;
wire \inst19|Mux10~1_combout ;
wire \inst19|Mux10~2_combout ;
wire \inst19|Mux10~3_combout ;
wire \multiplexer_DRSrc|out[9]~29_combout ;
wire \inst13|BR[9]~38_combout ;
wire \inst13|BR[9]~39_combout ;
wire \inst13|BR[9]~36_combout ;
wire \inst13|BR[9]~37_combout ;
wire \inst13|BR[9]~40_combout ;
wire \inst13|BR[9]~41_combout ;
wire \multiplexer_fwdb10_11|out[9]~16_combout ;
wire \multiplexer_fwdb10_11|out[9]~17_combout ;
wire \shifter_inst|ShiftRight1~15_combout ;
wire \shifter_inst|ShiftLeft1~42_combout ;
wire \shifter_inst|ShiftRight1~16_combout ;
wire \shifter_inst|ShiftRight1~26_combout ;
wire \shifter_inst|ShiftLeft1~45_combout ;
wire \shifter_inst|ShiftLeft1~60_combout ;
wire \shifter_inst|ShiftLeft0~63_combout ;
wire \shifter_inst|ShiftLeft1~61_combout ;
wire \shifter_inst|ShiftLeft1~62_combout ;
wire \shifter_inst|ShiftLeft0~49_combout ;
wire \shifter_inst|ShiftLeft0~51_combout ;
wire \multiplexer_DRSrc|out[8]~18_combout ;
wire \multiplexer_DRSrc|out[8]~19_combout ;
wire \inst19|Add2~16_combout ;
wire \inst19|Mux11~1_combout ;
wire \inst19|Mux11~2_combout ;
wire \inst19|Add1~16_combout ;
wire \inst19|Mux11~0_combout ;
wire \inst19|Mux11~3_combout ;
wire \multiplexer_DRSrc|out[8]~20_combout ;
wire \MDR_register|q~7_combout ;
wire \multiplexer_memToReg|out[7]~7_combout ;
wire \inst13|BR[7]~48_combout ;
wire \inst13|BR[7]~49_combout ;
wire \inst13|BR[7]~50_combout ;
wire \inst13|BR[7]~51_combout ;
wire \inst13|BR[7]~52_combout ;
wire \inst13|BR[7]~53_combout ;
wire \multiplexer_fwdb10_11|out[7]~12_combout ;
wire \multiplexer_fwdb10_11|out[7]~13_combout ;
wire \inst19|Add2~14_combout ;
wire \inst19|Mux12~1_combout ;
wire \inst19|Mux12~2_combout ;
wire \inst19|Add1~14_combout ;
wire \inst19|Mux12~0_combout ;
wire \inst19|Mux12~3_combout ;
wire \shifter_inst|ShiftRight0~4_combout ;
wire \shifter_inst|ShiftRight0~6_combout ;
wire \shifter_inst|ShiftRight0~7_combout ;
wire \shifter_inst|ShiftRight0~8_combout ;
wire \shifter_inst|ShiftRight0~9_combout ;
wire \shifter_inst|ShiftRight0~10_combout ;
wire \shifter_inst|ShiftRight0~12_combout ;
wire \shifter_inst|ShiftRight0~33_combout ;
wire \shifter_inst|ShiftLeft0~26_combout ;
wire \shifter_inst|ShiftLeft1~25_combout ;
wire \shifter_inst|ShiftRight1~52_combout ;
wire \shifter_inst|ShiftRight1~53_combout ;
wire \shifter_inst|ShiftRight1~54_combout ;
wire \multiplexer_DRSrc|out[7]~21_combout ;
wire \shifter_inst|ShiftLeft0~35_combout ;
wire \shifter_inst|ShiftLeft0~36_combout ;
wire \multiplexer_DRSrc|out[7]~22_combout ;
wire \multiplexer_DRSrc|out[7]~23_combout ;
wire \externalInput[14]~input_o ;
wire \MDR_register|q~13_combout ;
wire \inst13|r~9_combout ;
wire \inst13|r[0][14]~q ;
wire \inst13|r[1][14]~q ;
wire \inst13|BR[14]~8_combout ;
wire \inst13|r[3][14]~q ;
wire \inst13|r[2][14]~q ;
wire \inst13|BR[14]~9_combout ;
wire \inst13|r[5][14]~q ;
wire \inst13|r[7][14]~q ;
wire \inst13|r[4][14]~q ;
wire \inst13|r[6][14]~q ;
wire \inst13|BR[14]~6_combout ;
wire \inst13|BR[14]~7_combout ;
wire \inst13|BR[14]~10_combout ;
wire \inst13|BR[14]~11_combout ;
wire \multiplexer_fwdb10_11|out[14]~24_combout ;
wire \multiplexer_fwdb10_11|out[14]~25_combout ;
wire \shifter_inst|ShiftRight1~39_combout ;
wire \shifter_inst|ShiftRight1~55_combout ;
wire \shifter_inst|ShiftRight0~18_combout ;
wire \shifter_inst|ShiftRight0~19_combout ;
wire \shifter_inst|ShiftLeft0~9_combout ;
wire \shifter_inst|ShiftLeft0~8_combout ;
wire \shifter_inst|ShiftLeft0~10_combout ;
wire \shifter_inst|ShiftLeft0~15_combout ;
wire \shifter_inst|ShiftLeft0~14_combout ;
wire \shifter_inst|ShiftLeft0~16_combout ;
wire \shifter_inst|ShiftLeft1~50_combout ;
wire \shifter_inst|ShiftLeft1~46_combout ;
wire \shifter_inst|ShiftLeft1~67_combout ;
wire \shifter_inst|ShiftLeft1~68_combout ;
wire \shifter_inst|ShiftLeft0~6_combout ;
wire \shifter_inst|ShiftLeft0~7_combout ;
wire \shifter_inst|ShiftLeft0~11_combout ;
wire \shifter_inst|ShiftLeft0~12_combout ;
wire \shifter_inst|ShiftLeft0~13_combout ;
wire \shifter_inst|ShiftLeft0~17_combout ;
wire \shifter_inst|ShiftLeft0~18_combout ;
wire \multiplexer_DRSrc|out[10]~24_combout ;
wire \multiplexer_DRSrc|out[10]~25_combout ;
wire \inst19|Add1~20_combout ;
wire \inst19|Mux9~0_combout ;
wire \inst19|Add2~20_combout ;
wire \inst19|Mux9~1_combout ;
wire \inst19|Mux9~2_combout ;
wire \inst19|Mux9~3_combout ;
wire \multiplexer_DRSrc|out[10]~26_combout ;
wire \DR_MEMWB|q~8_combout ;
wire \multiplexer_memToReg|out[10]~8_combout ;
wire \inst13|AR[10]~30_combout ;
wire \inst13|AR[10]~31_combout ;
wire \inst13|AR[10]~32_combout ;
wire \inst13|AR[10]~33_combout ;
wire \inst13|AR[10]~34_combout ;
wire \inst13|AR[10]~35_combout ;
wire \multiplexer_fwda10_11|out[10]~11_combout ;
wire \multiplexer_fwda10_11|out[10]~12_combout ;
wire \multiplexer_ALUSrcAR|out[10]~12_combout ;
wire \inst19|Add0~21 ;
wire \inst19|Add0~22_combout ;
wire \inst19|Add2~22_combout ;
wire \inst19|Mux8~1_combout ;
wire \inst19|Mux8~2_combout ;
wire \inst19|Add1~22_combout ;
wire \inst19|Mux8~0_combout ;
wire \inst19|Mux8~3_combout ;
wire \shifter_inst|ShiftRight0~20_combout ;
wire \shifter_inst|ShiftLeft1~63_combout ;
wire \shifter_inst|ShiftLeft1~73_combout ;
wire \shifter_inst|ShiftRight1~47_combout ;
wire \shifter_inst|ShiftRight1~49_combout ;
wire \multiplexer_DRSrc|out[11]~33_combout ;
wire \multiplexer_DRSrc|out[11]~34_combout ;
wire \multiplexer_DRSrc|out[11]~35_combout ;
wire \DR_MEMWB|q~11_combout ;
wire \inst13|r~12_combout ;
wire \inst13|r[3][11]~q ;
wire \inst13|r[2][11]~q ;
wire \inst13|r[1][11]~q ;
wire \inst13|r[0][11]~q ;
wire \inst13|BR[11]~26_combout ;
wire \inst13|BR[11]~27_combout ;
wire \inst13|r[5][11]~q ;
wire \inst13|r[7][11]~q ;
wire \inst13|r[6][11]~q ;
wire \inst13|r[4][11]~q ;
wire \inst13|BR[11]~24_combout ;
wire \inst13|BR[11]~25_combout ;
wire \inst13|BR[11]~28_combout ;
wire \inst13|BR[11]~29_combout ;
wire \multiplexer_fwdb10_11|out[11]~20_combout ;
wire \multiplexer_fwdb10_11|out[11]~21_combout ;
wire \shifter_inst|ShiftLeft1~26_combout ;
wire \shifter_inst|ShiftRight0~1_combout ;
wire \shifter_inst|ShiftRight0~2_combout ;
wire \shifter_inst|ShiftRight0~3_combout ;
wire \shifter_inst|ShiftRight0~5_combout ;
wire \shifter_inst|ShiftRight0~14_combout ;
wire \shifter_inst|ShiftRight0~15_combout ;
wire \shifter_inst|ShiftRight0~16_combout ;
wire \shifter_inst|ShiftLeft0~20_combout ;
wire \shifter_inst|ShiftLeft0~21_combout ;
wire \shifter_inst|ShiftLeft1~65_combout ;
wire \multiplexer_DRSrc|out[6]~12_combout ;
wire \shifter_inst|ShiftRight1~51_combout ;
wire \shifter_inst|ShiftRight1~65_combout ;
wire \multiplexer_DRSrc|out[6]~13_combout ;
wire \inst19|Add2~12_combout ;
wire \inst19|Mux13~1_combout ;
wire \inst19|Mux13~2_combout ;
wire \inst19|Add1~12_combout ;
wire \inst19|Mux13~0_combout ;
wire \inst19|Mux13~3_combout ;
wire \multiplexer_DRSrc|out[6]~14_combout ;
wire \externalInput[5]~input_o ;
wire \MDR_register|q~5_combout ;
wire \multiplexer_memToReg|out[5]~5_combout ;
wire \inst13|AR[5]~60_combout ;
wire \inst13|AR[5]~61_combout ;
wire \inst13|AR[5]~62_combout ;
wire \inst13|AR[5]~63_combout ;
wire \inst13|AR[5]~64_combout ;
wire \inst13|AR[5]~65_combout ;
wire \multiplexer_fwda10_11|out[5]~6_combout ;
wire \multiplexer_fwda10_11|out[5]~7_combout ;
wire \multiplexer_ALUSrcAR|out[5]~8_combout ;
wire \inst19|Add2~10_combout ;
wire \inst19|Mux14~1_combout ;
wire \inst19|Mux14~2_combout ;
wire \inst19|Add1~10_combout ;
wire \inst19|Mux14~0_combout ;
wire \inst19|Mux14~3_combout ;
wire \shifter_inst|ShiftLeft0~45_combout ;
wire \shifter_inst|ShiftLeft0~47_combout ;
wire \shifter_inst|ShiftLeft0~48_combout ;
wire \shifter_inst|ShiftLeft1~52_combout ;
wire \multiplexer_DRSrc|out[5]~15_combout ;
wire \shifter_inst|ShiftRight1~34_combout ;
wire \shifter_inst|ShiftRight1~35_combout ;
wire \shifter_inst|ShiftRight1~36_combout ;
wire \shifter_inst|ShiftRight0~22_combout ;
wire \shifter_inst|ShiftRight0~21_combout ;
wire \shifter_inst|ShiftRight0~32_combout ;
wire \shifter_inst|ShiftRight1~50_combout ;
wire \shifter_inst|ShiftRight1~64_combout ;
wire \multiplexer_DRSrc|out[5]~16_combout ;
wire \multiplexer_DRSrc|out[5]~17_combout ;
wire \externalInput[3]~input_o ;
wire \MDR_register|q~3_combout ;
wire \inst13|r~20_combout ;
wire \inst13|r[7][3]~q ;
wire \inst13|AR[3]~72_combout ;
wire \inst13|AR[3]~73_combout ;
wire \inst13|AR[3]~74_combout ;
wire \inst13|AR[3]~75_combout ;
wire \inst13|AR[3]~76_combout ;
wire \inst13|AR[3]~77_combout ;
wire \multiplexer_fwda10_11|out[3]~4_combout ;
wire \multiplexer_fwda10_11|out[3]~31_combout ;
wire \MDR_register|q~2_combout ;
wire \inst13|r~19_combout ;
wire \inst13|r[3][4]~q ;
wire \inst13|r[1][4]~q ;
wire \inst13|r[0][4]~q ;
wire \inst13|r[2][4]~q ;
wire \inst13|AR[4]~68_combout ;
wire \inst13|AR[4]~69_combout ;
wire \inst13|r[7][4]~q ;
wire \inst13|r[6][4]~q ;
wire \inst13|r[5][4]~q ;
wire \inst13|r[4][4]~q ;
wire \inst13|AR[4]~66_combout ;
wire \inst13|AR[4]~67_combout ;
wire \inst13|AR[4]~70_combout ;
wire \inst13|AR[4]~71_combout ;
wire \multiplexer_fwda10_11|out[4]~3_combout ;
wire \multiplexer_ALUSrcAR|out[4]~2_combout ;
wire \multiplexer_ALUSrcAR|out[4]~3_combout ;
wire \inst19|Add2~8_combout ;
wire \inst19|Mux15~1_combout ;
wire \inst19|Mux15~2_combout ;
wire \inst19|Add1~8_combout ;
wire \inst19|Mux15~0_combout ;
wire \inst19|Mux15~3_combout ;
wire \shifter_inst|ShiftLeft0~43_combout ;
wire \shifter_inst|ShiftLeft0~44_combout ;
wire \inst13|BR[0]~92_combout ;
wire \inst13|BR[0]~93_combout ;
wire \inst13|BR[0]~90_combout ;
wire \inst13|BR[0]~91_combout ;
wire \inst13|BR[0]~94_combout ;
wire \inst13|BR[0]~95_combout ;
wire \multiplexer_fwdb10_11|out[0]~30_combout ;
wire \shifter_inst|ShiftLeft1~55_combout ;
wire \shifter_inst|ShiftLeft1~56_combout ;
wire \multiplexer_DRSrc|out[4]~6_combout ;
wire \shifter_inst|ShiftRight1~20_combout ;
wire \shifter_inst|ShiftRight1~21_combout ;
wire \shifter_inst|ShiftRight1~56_combout ;
wire \shifter_inst|ShiftRight1~57_combout ;
wire \shifter_inst|ShiftRight1~24_combout ;
wire \shifter_inst|ShiftRight0~24_combout ;
wire \shifter_inst|ShiftRight0~25_combout ;
wire \multiplexer_DRSrc|out[4]~7_combout ;
wire \multiplexer_DRSrc|out[4]~8_combout ;
wire \externalInput[15]~input_o ;
wire \MDR_register|q~12_combout ;
wire \multiplexer_memToReg|out[15]~12_combout ;
wire \multiplexer_fwdb10_11|out[15]~27_combout ;
wire \shifter_inst|ShiftRight0~13_combout ;
wire \shifter_inst|ShiftRight1~44_combout ;
wire \shifter_inst|ShiftRight1~45_combout ;
wire \shifter_inst|ShiftRight1~46_combout ;
wire \shifter_inst|ShiftRight0~31_combout ;
wire \shifter_inst|ShiftRight1~48_combout ;
wire \shifter_inst|ShiftLeft1~71_combout ;
wire \shifter_inst|ShiftLeft0~37_combout ;
wire \shifter_inst|ShiftLeft0~38_combout ;
wire \multiplexer_DRSrc|out[3]~9_combout ;
wire \multiplexer_DRSrc|out[3]~10_combout ;
wire \inst19|Add2~6_combout ;
wire \inst19|Mux16~1_combout ;
wire \inst19|Mux16~2_combout ;
wire \inst19|Add1~6_combout ;
wire \inst19|Mux16~0_combout ;
wire \inst19|Mux16~3_combout ;
wire \multiplexer_DRSrc|out[3]~11_combout ;
wire \externalInput[1]~input_o ;
wire \MDR_register|q~0_combout ;
wire \inst13|r~22_combout ;
wire \inst13|r[3][1]~q ;
wire \inst13|AR[1]~86_combout ;
wire \inst13|AR[1]~87_combout ;
wire \inst13|AR[1]~84_combout ;
wire \inst13|AR[1]~85_combout ;
wire \inst13|AR[1]~88_combout ;
wire \inst13|AR[1]~89_combout ;
wire \multiplexer_fwda10_11|out[1]~0_combout ;
wire \multiplexer_fwda10_11|out[1]~26_combout ;
wire \MDR_register|q~1_combout ;
wire \multiplexer_memToReg|out[2]~1_combout ;
wire \inst13|BR[2]~80_combout ;
wire \inst13|BR[2]~81_combout ;
wire \inst13|BR[2]~78_combout ;
wire \inst13|BR[2]~79_combout ;
wire \inst13|BR[2]~82_combout ;
wire \inst13|BR[2]~83_combout ;
wire \multiplexer_fwdb10_11|out[2]~2_combout ;
wire \multiplexer_fwdb10_11|out[2]~3_combout ;
wire \inst19|Add2~4_combout ;
wire \inst19|Mux17~1_combout ;
wire \inst19|Mux17~2_combout ;
wire \inst19|Add1~4_combout ;
wire \inst19|OUT~0_combout ;
wire \inst19|Mux17~0_combout ;
wire \inst19|Mux17~3_combout ;
wire \shifter_inst|ShiftLeft1~64_combout ;
wire \shifter_inst|ShiftLeft0~22_combout ;
wire \shifter_inst|ShiftLeft0~64_combout ;
wire \shifter_inst|ShiftLeft0~23_combout ;
wire \multiplexer_DRSrc|out[2]~3_combout ;
wire \shifter_inst|ShiftRight1~32_combout ;
wire \shifter_inst|ShiftRight1~41_combout ;
wire \shifter_inst|ShiftRight1~42_combout ;
wire \shifter_inst|ShiftRight1~43_combout ;
wire \shifter_inst|ShiftRight1~40_combout ;
wire \shifter_inst|ShiftRight1~61_combout ;
wire \shifter_inst|ShiftRight0~30_combout ;
wire \multiplexer_DRSrc|out[2]~4_combout ;
wire \multiplexer_DRSrc|out[2]~5_combout ;
wire \MDR_register|q~14_combout ;
wire \inst13|r~10_combout ;
wire \inst13|r[0][13]~q ;
wire \inst13|r[1][13]~q ;
wire \inst13|BR[13]~14_combout ;
wire \inst13|r[3][13]~q ;
wire \inst13|r[2][13]~q ;
wire \inst13|BR[13]~15_combout ;
wire \inst13|r[5][13]~q ;
wire \inst13|r[7][13]~q ;
wire \inst13|r[6][13]~q ;
wire \inst13|r[4][13]~q ;
wire \inst13|BR[13]~12_combout ;
wire \inst13|BR[13]~13_combout ;
wire \inst13|BR[13]~16_combout ;
wire \inst13|BR[13]~17_combout ;
wire \multiplexer_fwdb10_11|out[13]~28_combout ;
wire \multiplexer_fwdb10_11|out[13]~29_combout ;
wire \shifter_inst|ShiftRight1~27_combout ;
wire \shifter_inst|ShiftRight1~63_combout ;
wire \shifter_inst|ShiftRight1~30_combout ;
wire \shifter_inst|ShiftRight1~31_combout ;
wire \shifter_inst|ShiftRight1~33_combout ;
wire \shifter_inst|ShiftRight1~37_combout ;
wire \shifter_inst|ShiftRight1~38_combout ;
wire \shifter_inst|ShiftRight0~29_combout ;
wire \shifter_inst|ShiftLeft0~61_combout ;
wire \shifter_inst|ShiftLeft0~62_combout ;
wire \shifter_inst|ShiftLeft1~72_combout ;
wire \multiplexer_DRSrc|out[1]~0_combout ;
wire \multiplexer_DRSrc|out[1]~1_combout ;
wire \inst19|Add1~2_combout ;
wire \inst19|Mux18~0_combout ;
wire \inst19|Add2~2_combout ;
wire \inst19|Mux18~1_combout ;
wire \inst19|Mux18~2_combout ;
wire \inst19|Mux18~3_combout ;
wire \multiplexer_DRSrc|out[1]~2_combout ;
wire \externalInput[0]~input_o ;
wire \MDR_register|q~15_combout ;
wire \multiplexer_memToReg|out[0]~15_combout ;
wire \multiplexer_fwdb10_11|out[0]~31_combout ;
wire \shifter_inst|ShiftLeft1~70_combout ;
wire \shifter_inst|ShiftLeft0~59_combout ;
wire \shifter_inst|ShiftLeft0~60_combout ;
wire \multiplexer_DRSrc|out[0]~42_combout ;
wire \shifter_inst|ShiftRight1~17_combout ;
wire \shifter_inst|ShiftRight1~18_combout ;
wire \shifter_inst|ShiftRight1~19_combout ;
wire \shifter_inst|ShiftRight1~62_combout ;
wire \multiplexer_DRSrc|out[0]~43_combout ;
wire \inst19|Add2~0_combout ;
wire \inst19|Add1~0_combout ;
wire \inst19|Mux19~0_combout ;
wire \inst19|Mux19~1_combout ;
wire \inst19|Mux19~2_combout ;
wire \multiplexer_DRSrc|out[0]~44_combout ;
wire \MDR_register|q~11_combout ;
wire \multiplexer_memToReg|out[11]~11_combout ;
wire \inst13|AR[11]~24_combout ;
wire \inst13|AR[11]~25_combout ;
wire \inst13|AR[11]~26_combout ;
wire \inst13|AR[11]~27_combout ;
wire \inst13|AR[11]~28_combout ;
wire \inst13|AR[11]~29_combout ;
wire \multiplexer_fwda10_11|out[11]~17_combout ;
wire \multiplexer_fwda10_11|out[11]~18_combout ;
wire \externalInput[12]~input_o ;
wire \MDR_register|q~10_combout ;
wire \multiplexer_memToReg|out[12]~10_combout ;
wire \inst13|BR[12]~20_combout ;
wire \inst13|BR[12]~21_combout ;
wire \inst13|BR[12]~18_combout ;
wire \inst13|BR[12]~19_combout ;
wire \inst13|BR[12]~22_combout ;
wire \inst13|BR[12]~23_combout ;
wire \multiplexer_fwdb10_11|out[12]~22_combout ;
wire \multiplexer_fwdb10_11|out[12]~23_combout ;
wire \shifter_inst|ShiftLeft1~35_combout ;
wire \shifter_inst|ShiftLeft1~37_combout ;
wire \shifter_inst|ShiftLeft0~57_combout ;
wire \shifter_inst|ShiftLeft0~58_combout ;
wire \shifter_inst|ShiftRight0~34_combout ;
wire \shifter_inst|ShiftRight1~59_combout ;
wire \shifter_inst|ShiftLeft0~65_combout ;
wire \shifter_inst|ShiftLeft1~53_combout ;
wire \shifter_inst|ShiftLeft1~54_combout ;
wire \multiplexer_DRSrc|out[13]~39_combout ;
wire \multiplexer_DRSrc|out[13]~40_combout ;
wire \inst19|Add1~26_combout ;
wire \inst19|Mux6~0_combout ;
wire \inst19|Add2~26_combout ;
wire \inst19|Mux6~1_combout ;
wire \inst19|Mux6~2_combout ;
wire \inst19|Mux6~3_combout ;
wire \multiplexer_DRSrc|out[13]~41_combout ;
wire \DR_MEMWB|q~14_combout ;
wire \multiplexer_memToReg|out[13]~14_combout ;
wire \inst13|AR[13]~12_combout ;
wire \inst13|AR[13]~13_combout ;
wire \inst13|AR[13]~14_combout ;
wire \inst13|AR[13]~15_combout ;
wire \inst13|AR[13]~16_combout ;
wire \inst13|AR[13]~17_combout ;
wire \multiplexer_fwda10_11|out[13]~23_combout ;
wire \multiplexer_fwda10_11|out[13]~24_combout ;
wire \multiplexer_ALUSrcAR|out[13]~18_combout ;
wire \inst19|Add0~27 ;
wire \inst19|Add0~28_combout ;
wire \inst19|Add2~28_combout ;
wire \inst19|Mux5~3_combout ;
wire \inst19|Mux5~5_combout ;
wire \inst19|Add1~28_combout ;
wire \inst19|Mux5~0_combout ;
wire \inst19|Mux5~6_combout ;
wire \shifter_inst|ShiftRight1~67_combout ;
wire \shifter_inst|ShiftRight0~23_combout ;
wire \shifter_inst|ShiftLeft1~47_combout ;
wire \shifter_inst|ShiftLeft1~48_combout ;
wire \shifter_inst|ShiftLeft1~49_combout ;
wire \shifter_inst|ShiftLeft0~19_combout ;
wire \multiplexer_DRSrc|out[14]~36_combout ;
wire \multiplexer_DRSrc|out[14]~37_combout ;
wire \multiplexer_DRSrc|out[14]~38_combout ;
wire \DR_MEMWB|q~13_combout ;
wire \multiplexer_memToReg|out[14]~13_combout ;
wire \inst13|AR[14]~8_combout ;
wire \inst13|AR[14]~9_combout ;
wire \inst13|AR[14]~6_combout ;
wire \inst13|AR[14]~7_combout ;
wire \inst13|AR[14]~10_combout ;
wire \inst13|AR[14]~11_combout ;
wire \multiplexer_fwda10_11|out[14]~21_combout ;
wire \multiplexer_fwda10_11|out[14]~22_combout ;
wire \multiplexer_SZCZSrc|out[2]~6_combout ;
wire \multiplexer_SZCZSrc|out[2]~3_combout ;
wire \inst114|Equal10~0_combout ;
wire \inst114|Equal9~0_combout ;
wire \inst20|SZCVSrc_EX~0_combout ;
wire \inst20|SZCVSrc_EX~q ;
wire \multiplexer_SZCZSrc|out[2]~2_combout ;
wire \multiplexer_SZCZSrc|out[2]~4_combout ;
wire \multiplexer_SZCZSrc|out[2]~5_combout ;
wire \multiplexer_SZCZSrc|out[2]~7_combout ;
wire \multiplexer_SZCZSrc|out[2]~8_combout ;
wire \inst19|Mux1~1_combout ;
wire \inst19|Mux1~3_combout ;
wire \inst19|Mux1~2_combout ;
wire \inst19|Mux1~4_combout ;
wire \inst19|Mux1~5_combout ;
wire \inst19|Mux1~8_combout ;
wire \inst19|Mux1~9_combout ;
wire \inst19|Mux1~6_combout ;
wire \inst19|Mux1~7_combout ;
wire \inst19|Mux1~10_combout ;
wire \inst19|Mux1~11_combout ;
wire \inst19|Mux1~12_combout ;
wire \inst19|Mux1~13_combout ;
wire \inst19|Mux1~14_combout ;
wire \inst19|Mux1~15_combout ;
wire \inst19|Mux1~16_combout ;
wire \inst19|Mux1~42_combout ;
wire \inst19|Mux1~41_combout ;
wire \inst19|Mux1~43_combout ;
wire \inst19|Mux1~44_combout ;
wire \inst19|Mux1~45_combout ;
wire \inst19|Mux1~37_combout ;
wire \inst19|Mux1~38_combout ;
wire \inst19|Mux1~35_combout ;
wire \inst19|Mux1~36_combout ;
wire \inst19|Mux1~39_combout ;
wire \inst19|Mux1~29_combout ;
wire \inst19|Mux1~30_combout ;
wire \inst19|Mux1~31_combout ;
wire \inst19|Mux1~32_combout ;
wire \inst19|Mux1~33_combout ;
wire \inst19|Mux1~34_combout ;
wire \inst19|Mux1~23_combout ;
wire \inst19|Mux1~25_combout ;
wire \inst19|Mux1~26_combout ;
wire \inst19|Mux1~27_combout ;
wire \inst19|Mux1~17_combout ;
wire \inst19|Mux1~20_combout ;
wire \inst19|Mux1~19_combout ;
wire \inst19|Mux1~18_combout ;
wire \inst19|Mux1~21_combout ;
wire \inst19|Mux1~22_combout ;
wire \inst19|Mux1~24_combout ;
wire \inst19|Mux1~28_combout ;
wire \inst19|Mux1~40_combout ;
wire \inst19|Mux1~46_combout ;
wire \multiplexer_SZCZSrc|out[2]~0_combout ;
wire \multiplexer_SZCZSrc|out[2]~1_combout ;
wire \multiplexer_SZCZSrc|out[2]~9_combout ;
wire \inst114|branch~7_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \IR|q~37_combout ;
wire \IR|q~32_combout ;
wire \IR|q[0]~33_combout ;
wire \PC|q[3]~22_combout ;
wire \PC|q[3]~feeder_combout ;
wire \IR|q~38_combout ;
wire \IR|q~34_combout ;
wire \PC|q[2]~20_combout ;
wire \PC|q[2]~feeder_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \IR|q~39_combout ;
wire \IR|q~35_combout ;
wire \PC|q[1]~18_combout ;
wire \PC|q[1]~feeder_combout ;
wire \IR|q~40_combout ;
wire \IR|q~36_combout ;
wire \PC|q[0]~16_combout ;
wire \PC|q[0]~feeder_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \IR|q[4]~14_combout ;
wire \IR|q[4]~15_combout ;
wire \inst114|Equal11~0_combout ;
wire \inst114|inputEnable_IDEX~0_combout ;
wire \inst114|inputEnable_IDEX~q ;
wire \inst114|halt_MEMWB~0_combout ;
wire \inst114|halt_MEMWB~q ;
wire \inst114|always0~0_combout ;
wire \inst114|Add0~0_combout ;
wire \exec~input_o ;
wire \exec1~q ;
wire \exec2~feeder_combout ;
wire \exec2~q ;
wire \inst114|exec_pre~1_combout ;
wire \inst114|exec_pre~0_combout ;
wire \inst114|exec_pre~q ;
wire \inst114|always0~1_combout ;
wire \inst114|counter~16_combout ;
wire \inst114|counter~17_combout ;
wire \inst114|Add0~1 ;
wire \inst114|Add0~2_combout ;
wire \inst114|counter~15_combout ;
wire \inst114|Add0~3 ;
wire \inst114|Add0~4_combout ;
wire \inst114|counter~14_combout ;
wire \inst114|Add0~5 ;
wire \inst114|Add0~6_combout ;
wire \inst114|counter~13_combout ;
wire \inst114|Add0~7 ;
wire \inst114|Add0~8_combout ;
wire \inst114|counter~4_combout ;
wire \inst114|Add0~9 ;
wire \inst114|Add0~10_combout ;
wire \inst114|counter~3_combout ;
wire \inst114|Add0~11 ;
wire \inst114|Add0~12_combout ;
wire \inst114|counter~2_combout ;
wire \inst114|Add0~13 ;
wire \inst114|Add0~14_combout ;
wire \inst114|counter~1_combout ;
wire \inst114|Equal0~0_combout ;
wire \inst114|Add0~15 ;
wire \inst114|Add0~16_combout ;
wire \inst114|counter~5_combout ;
wire \inst114|Add0~17 ;
wire \inst114|Add0~18_combout ;
wire \inst114|counter~6_combout ;
wire \inst114|Add0~19 ;
wire \inst114|Add0~20_combout ;
wire \inst114|counter~7_combout ;
wire \inst114|Add0~21 ;
wire \inst114|Add0~22_combout ;
wire \inst114|counter~8_combout ;
wire \inst114|Equal0~1_combout ;
wire \inst114|Equal0~3_combout ;
wire \inst114|Equal0~4_combout ;
wire \inst114|counter[3]~0_combout ;
wire \inst114|Add0~23 ;
wire \inst114|Add0~24_combout ;
wire \inst114|counter~9_combout ;
wire \inst114|Add0~25 ;
wire \inst114|Add0~26_combout ;
wire \inst114|counter~10_combout ;
wire \inst114|Add0~27 ;
wire \inst114|Add0~28_combout ;
wire \inst114|counter~11_combout ;
wire \inst114|Add0~29 ;
wire \inst114|Add0~30_combout ;
wire \inst114|counter~12_combout ;
wire \inst114|Equal0~2_combout ;
wire \inst114|Equal1~0_combout ;
wire \inst114|Equal1~1_combout ;
wire \inst114|systemRunning~0_combout ;
wire \inst114|systemRunning~1_combout ;
wire \inst114|systemRunning~q ;
wire \sysrunIFID~0_combout ;
wire \IR|q[5]~18_combout ;
wire \IR|q[5]~19_combout ;
wire \inst114|halt_IDEX~0_combout ;
wire \inst114|halt_IDEX~1_combout ;
wire \inst114|halt_IDEX~q ;
wire \inst114|halt_EXMEM~0_combout ;
wire \inst114|halt_EXMEM~q ;
wire \inst114|IFFlush~combout ;
wire \inst6~0_combout ;
wire \IR|q[13]~20_combout ;
wire \IR|q[13]~21_combout ;
wire \inst114|notReadRsRd~0_combout ;
wire \inst114|branch~1_combout ;
wire \inst114|branch~9_combout ;
wire \IR|q[9]~26_combout ;
wire \IR|q[9]~27_combout ;
wire \multiplexer_regDst|out[1]~0_combout ;
wire \inst2|FwdB[0]~0_combout ;
wire \FwdAFwdB_IDEX|q~1_combout ;
wire \inst13|BR[4]~68_combout ;
wire \inst13|BR[4]~69_combout ;
wire \inst13|BR[4]~66_combout ;
wire \inst13|BR[4]~67_combout ;
wire \inst13|BR[4]~70_combout ;
wire \inst13|BR[4]~71_combout ;
wire \multiplexer_fwdb10_11|out[4]~6_combout ;
wire \multiplexer_fwdb10_11|out[4]~7_combout ;
wire \shifter_inst|ShiftLeft0~29_combout ;
wire \shifter_inst|ShiftLeft0~30_combout ;
wire \shifter_inst|ShiftLeft0~39_combout ;
wire \shifter_inst|ShiftLeft0~40_combout ;
wire \shifter_inst|Equal1~1_combout ;
wire \shifter_inst|Equal1~2_combout ;
wire \shifter_inst|Equal1~0_combout ;
wire \shifter_inst|Equal1~3_combout ;
wire \shifter_inst|Equal1~4_combout ;
wire \shifter_inst|Equal4~2_combout ;
wire \shifter_inst|Equal4~3_combout ;
wire \shifter_inst|Equal4~0_combout ;
wire \shifter_inst|Equal4~1_combout ;
wire \shifter_inst|Equal4~4_combout ;
wire \shifter_inst|Equal2~0_combout ;
wire \shifter_inst|Equal4~5_combout ;
wire \shifter_inst|Equal0~2_combout ;
wire \shifter_inst|Equal0~3_combout ;
wire \shifter_inst|Equal0~1_combout ;
wire \shifter_inst|Equal0~0_combout ;
wire \shifter_inst|Equal0~4_combout ;
wire \shifter_inst|Equal2~2_combout ;
wire \shifter_inst|Equal2~3_combout ;
wire \shifter_inst|Equal2~4_combout ;
wire \shifter_inst|ShiftRight1~68_combout ;
wire \shifter_inst|Equal2~1_combout ;
wire \shifter_inst|Equal2~5_combout ;
wire \inst19|Mux1~47_combout ;
wire \inst19|Mux1~48_combout ;
wire \inst114|branch~2_combout ;
wire \inst114|branch~3_combout ;
wire \inst114|branch~4_combout ;
wire \IR|q[10]~28_combout ;
wire \IR|q[10]~29_combout ;
wire \inst25|Equal1~0_combout ;
wire \inst25|Equal1~1_combout ;
wire \inst25|Equal0~0_combout ;
wire \inst25|Equal0~1_combout ;
wire \inst114|notReadRsRd~3_combout ;
wire \inst114|notReadRsRd~2_combout ;
wire \inst114|notReadRsRd~4_combout ;
wire \inst25|IDFlush~0_combout ;
wire \inst114|regWrite~0_combout ;
wire \inst114|regWrite~1_combout ;
wire \inst114|regWrite~2_combout ;
wire \inst20|regWrite_EX~0_combout ;
wire \inst20|regWrite_EX~q ;
wire \FwdAFwdB_IDEX|q~2_combout ;
wire \inst13|AR[15]~2_combout ;
wire \inst13|AR[15]~3_combout ;
wire \inst13|AR[15]~0_combout ;
wire \inst13|AR[15]~1_combout ;
wire \inst13|AR[15]~4_combout ;
wire \inst13|AR[15]~5_combout ;
wire \multiplexer_fwda10_11|out[15]~19_combout ;
wire \multiplexer_fwda10_11|out[15]~20_combout ;
wire \multiplexer_SZCZSrc|out~12_combout ;
wire \inst19|Mux1~49_combout ;
wire \multiplexer_SZCZSrc|out~11_combout ;
wire \multiplexer_SZCZSrc|out~13_combout ;
wire \inst114|branch~5_combout ;
wire \inst114|branch~8_combout ;
wire \IR|q[15]~10_combout ;
wire \IR|q[15]~11_combout ;
wire \inst114|Equal6~0_combout ;
wire \inst114|SZCVSrc~combout ;
wire \inst114|Equal5~0_combout ;
wire \inst20|outputEnable_EX~0_combout ;
wire \inst20|outputEnable_EX~q ;
wire \inst6~combout ;
wire \inst5~combout ;
wire \inst114|ALUOp[0]~2_combout ;
wire \inst19|Mux0~6_combout ;
wire \inst|q~0_combout ;
wire \inst|q[11]~1_combout ;
wire \inst|q~2_combout ;
wire \inst|q~3_combout ;
wire \inst|q~4_combout ;
wire \inst|q~5_combout ;
wire \inst|q~6_combout ;
wire \inst|q~7_combout ;
wire \inst|q~8_combout ;
wire \inst|q~9_combout ;
wire \inst|q~10_combout ;
wire \inst|q~11_combout ;
wire \inst|q~12_combout ;
wire \inst|q~13_combout ;
wire \inst|q~14_combout ;
wire \inst|q~15_combout ;
wire \inst|q~16_combout ;
wire \incrementer_inst|pc_post[11]~23 ;
wire \incrementer_inst|pc_post[12]~24_combout ;
wire \PC|q[11]~39 ;
wire \PC|q[12]~40_combout ;
wire \PC|q[12]~feeder_combout ;
wire \incrementer_inst|pc_post[12]~25 ;
wire \incrementer_inst|pc_post[13]~26_combout ;
wire \PC|q[12]~41 ;
wire \PC|q[13]~42_combout ;
wire \PC|q[13]~feeder_combout ;
wire \incrementer_inst|pc_post[13]~27 ;
wire \incrementer_inst|pc_post[14]~28_combout ;
wire \PC|q[13]~43 ;
wire \PC|q[14]~44_combout ;
wire \PC|q[14]~feeder_combout ;
wire \incrementer_inst|pc_post[14]~29 ;
wire \incrementer_inst|pc_post[15]~30_combout ;
wire \PC|q[14]~45 ;
wire \PC|q[15]~46_combout ;
wire \PC|q[15]~feeder_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [15:0] \MDR_register|q ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [15:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \PC|q ;
wire [15:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [4:0] \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [15:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [15:0] \PC_IFID|q ;
wire [11:0] \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \inst114|counter ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [11:0] \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [15:0] \IR|q ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \FwdAFwdB_IDEX|q ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [6:0] \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \inst20|ALUOp_EX ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [15:0] \DR_EXMEM|q ;
wire [15:0] \AR|q ;
wire [15:0] \DR_MEMWB|q ;
wire [15:0] \signExtendedD_IDEX|q ;
wire [15:0] \BR|q ;
wire [2:0] \inst16|q ;
wire [2:0] \inst18|q ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \inst17|q ;
wire [15:0] \inst|q ;
wire [1:0] \inst2|FwdA ;
wire [3:0] \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [1:0] \inst2|FwdB ;
wire [6:0] \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [15:0] \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [4:0] \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [15:0] \AR_EXMEM|q ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

// Location: FF_X38_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N16
cycloneive_io_obuf \ALUSrcAR_control~output (
	.i(\inst114|Equal6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUSrcAR_control),
	.obar());
// synopsys translate_off
defparam \ALUSrcAR_control~output .bus_hold = "false";
defparam \ALUSrcAR_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cycloneive_io_obuf \fwdB1~output (
	.i(\FwdAFwdB_IDEX|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fwdB1),
	.obar());
// synopsys translate_off
defparam \fwdB1~output .bus_hold = "false";
defparam \fwdB1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \fwdB0~output (
	.i(\FwdAFwdB_IDEX|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fwdB0),
	.obar());
// synopsys translate_off
defparam \fwdB0~output .bus_hold = "false";
defparam \fwdB0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \memToReg~output (
	.i(\inst21|memToReg_WB~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memToReg),
	.obar());
// synopsys translate_off
defparam \memToReg~output .bus_hold = "false";
defparam \memToReg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \fwdA1~output (
	.i(\FwdAFwdB_IDEX|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fwdA1),
	.obar());
// synopsys translate_off
defparam \fwdA1~output .bus_hold = "false";
defparam \fwdA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \fwdA0~output (
	.i(\FwdAFwdB_IDEX|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fwdA0),
	.obar());
// synopsys translate_off
defparam \fwdA0~output .bus_hold = "false";
defparam \fwdA0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneive_io_obuf \DRSrc_control~output (
	.i(\inst114|Equal8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_control),
	.obar());
// synopsys translate_off
defparam \DRSrc_control~output .bus_hold = "false";
defparam \DRSrc_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \outputEnable_control~output (
	.i(\inst114|Equal9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outputEnable_control),
	.obar());
// synopsys translate_off
defparam \outputEnable_control~output .bus_hold = "false";
defparam \outputEnable_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \SZCVSrc_control~output (
	.i(\inst114|SZCVSrc~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SZCVSrc_control),
	.obar());
// synopsys translate_off
defparam \SZCVSrc_control~output .bus_hold = "false";
defparam \SZCVSrc_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N30
cycloneive_io_obuf \memRead_control~output (
	.i(!\inst114|memRead~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memRead_control),
	.obar());
// synopsys translate_off
defparam \memRead_control~output .bus_hold = "false";
defparam \memRead_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N16
cycloneive_io_obuf \inputEnable_control~output (
	.i(\inst114|Equal11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inputEnable_control),
	.obar());
// synopsys translate_off
defparam \inputEnable_control~output .bus_hold = "false";
defparam \inputEnable_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N2
cycloneive_io_obuf \memWrite_control~output (
	.i(\inst114|Equal10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memWrite_control),
	.obar());
// synopsys translate_off
defparam \memWrite_control~output .bus_hold = "false";
defparam \memWrite_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \branch_control_ID~output (
	.i(\inst114|branch~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(branch_control_ID),
	.obar());
// synopsys translate_off
defparam \branch_control_ID~output .bus_hold = "false";
defparam \branch_control_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N2
cycloneive_io_obuf \regWrite_control~output (
	.i(\inst114|regWrite~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWrite_control),
	.obar());
// synopsys translate_off
defparam \regWrite_control~output .bus_hold = "false";
defparam \regWrite_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N23
cycloneive_io_obuf \memToReg_control~output (
	.i(!\inst114|memRead~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memToReg_control),
	.obar());
// synopsys translate_off
defparam \memToReg_control~output .bus_hold = "false";
defparam \memToReg_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \notReadRsRd_control~output (
	.i(\inst114|notReadRsRd~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(notReadRsRd_control),
	.obar());
// synopsys translate_off
defparam \notReadRsRd_control~output .bus_hold = "false";
defparam \notReadRsRd_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \systemRunning_control~output (
	.i(\inst114|systemRunning~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(systemRunning_control),
	.obar());
// synopsys translate_off
defparam \systemRunning_control~output .bus_hold = "false";
defparam \systemRunning_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N23
cycloneive_io_obuf \IFFlush_control~output (
	.i(\inst114|IFFlush~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFFlush_control),
	.obar());
// synopsys translate_off
defparam \IFFlush_control~output .bus_hold = "false";
defparam \IFFlush_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N9
cycloneive_io_obuf \PCWrite_control~output (
	.i(!\inst114|IFFlush~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCWrite_control),
	.obar());
// synopsys translate_off
defparam \PCWrite_control~output .bus_hold = "false";
defparam \PCWrite_control~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \regDst_control_ID~output (
	.i(!\inst114|Equal5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regDst_control_ID),
	.obar());
// synopsys translate_off
defparam \regDst_control_ID~output .bus_hold = "false";
defparam \regDst_control_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \ALUSrcAR_EX~output (
	.i(\inst20|ALUSrcAR_EX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUSrcAR_EX),
	.obar());
// synopsys translate_off
defparam \ALUSrcAR_EX~output .bus_hold = "false";
defparam \ALUSrcAR_EX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \DRSrc_EX~output (
	.i(\inst20|DRSrc_EX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_EX),
	.obar());
// synopsys translate_off
defparam \DRSrc_EX~output .bus_hold = "false";
defparam \DRSrc_EX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cycloneive_io_obuf \outputEnable_EX~output (
	.i(\inst20|outputEnable_EX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outputEnable_EX),
	.obar());
// synopsys translate_off
defparam \outputEnable_EX~output .bus_hold = "false";
defparam \outputEnable_EX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N9
cycloneive_io_obuf \SZCVSrc_EX~output (
	.i(\inst20|SZCVSrc_EX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SZCVSrc_EX),
	.obar());
// synopsys translate_off
defparam \SZCVSrc_EX~output .bus_hold = "false";
defparam \SZCVSrc_EX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \EX_memRead_~output (
	.i(\inst20|memToReg_EX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_memRead_),
	.obar());
// synopsys translate_off
defparam \EX_memRead_~output .bus_hold = "false";
defparam \EX_memRead_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \EX_regWrite_~output (
	.i(\inst20|regWrite_EX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_regWrite_),
	.obar());
// synopsys translate_off
defparam \EX_regWrite_~output .bus_hold = "false";
defparam \EX_regWrite_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N16
cycloneive_io_obuf \memRead_MEM~output (
	.i(\inst22|memToReg_MEM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memRead_MEM),
	.obar());
// synopsys translate_off
defparam \memRead_MEM~output .bus_hold = "false";
defparam \memRead_MEM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N9
cycloneive_io_obuf \inputEnable_MEM~output (
	.i(\inst22|inputEnable_MEM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inputEnable_MEM),
	.obar());
// synopsys translate_off
defparam \inputEnable_MEM~output .bus_hold = "false";
defparam \inputEnable_MEM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N16
cycloneive_io_obuf \memWrite_MEM~output (
	.i(\inst22|memWrite_MEM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memWrite_MEM),
	.obar());
// synopsys translate_off
defparam \memWrite_MEM~output .bus_hold = "false";
defparam \memWrite_MEM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N16
cycloneive_io_obuf \MEM_regWrite_MEM~output (
	.i(\inst22|regWrite_MEM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_regWrite_MEM),
	.obar());
// synopsys translate_off
defparam \MEM_regWrite_MEM~output .bus_hold = "false";
defparam \MEM_regWrite_MEM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N23
cycloneive_io_obuf \regWrite_WB~output (
	.i(\inst21|regWrite_WB~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWrite_WB),
	.obar());
// synopsys translate_off
defparam \regWrite_WB~output .bus_hold = "false";
defparam \regWrite_WB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \EX_RegWrite_fwdU~output (
	.i(\inst20|regWrite_EX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_RegWrite_fwdU),
	.obar());
// synopsys translate_off
defparam \EX_RegWrite_fwdU~output .bus_hold = "false";
defparam \EX_RegWrite_fwdU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N23
cycloneive_io_obuf \MEM_regWrite_fwdU~output (
	.i(\inst22|regWrite_MEM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_regWrite_fwdU),
	.obar());
// synopsys translate_off
defparam \MEM_regWrite_fwdU~output .bus_hold = "false";
defparam \MEM_regWrite_fwdU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneive_io_obuf \EX_memRead_hazDU~output (
	.i(\inst20|memToReg_EX~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_memRead_hazDU),
	.obar());
// synopsys translate_off
defparam \EX_memRead_hazDU~output .bus_hold = "false";
defparam \EX_memRead_hazDU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \notReadRsRd_hazDU~output (
	.i(\inst114|notReadRsRd~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(notReadRsRd_hazDU),
	.obar());
// synopsys translate_off
defparam \notReadRsRd_hazDU~output .bus_hold = "false";
defparam \notReadRsRd_hazDU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \branch_hazDU~output (
	.i(\inst114|branch~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(branch_hazDU),
	.obar());
// synopsys translate_off
defparam \branch_hazDU~output .bus_hold = "false";
defparam \branch_hazDU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \PCWrite_hazDU~output (
	.i(\inst25|IDFlush~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCWrite_hazDU),
	.obar());
// synopsys translate_off
defparam \PCWrite_hazDU~output .bus_hold = "false";
defparam \PCWrite_hazDU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneive_io_obuf \IFIDWrite_hazDU~output (
	.i(\inst25|IDFlush~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFIDWrite_hazDU),
	.obar());
// synopsys translate_off
defparam \IFIDWrite_hazDU~output .bus_hold = "false";
defparam \IFIDWrite_hazDU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \IFFlush_hazDU~output (
	.i(\inst114|branch~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFFlush_hazDU),
	.obar());
// synopsys translate_off
defparam \IFFlush_hazDU~output .bus_hold = "false";
defparam \IFFlush_hazDU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \IDFlush_hazDU~output (
	.i(!\inst25|IDFlush~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IDFlush_hazDU),
	.obar());
// synopsys translate_off
defparam \IDFlush_hazDU~output .bus_hold = "false";
defparam \IDFlush_hazDU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N23
cycloneive_io_obuf \wrenMem~output (
	.i(\inst32~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrenMem),
	.obar());
// synopsys translate_off
defparam \wrenMem~output .bus_hold = "false";
defparam \wrenMem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N16
cycloneive_io_obuf \IR_reset~output (
	.i(\inst6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_reset),
	.obar());
// synopsys translate_off
defparam \IR_reset~output .bus_hold = "false";
defparam \IR_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N16
cycloneive_io_obuf \IR_changeEnable~output (
	.i(\sysrunIFID~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_changeEnable),
	.obar());
// synopsys translate_off
defparam \IR_changeEnable~output .bus_hold = "false";
defparam \IR_changeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneive_io_obuf \PC_changeEnable~output (
	.i(!\inst5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_changeEnable),
	.obar());
// synopsys translate_off
defparam \PC_changeEnable~output .bus_hold = "false";
defparam \PC_changeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \ALUOp_control[3]~output (
	.i(\inst114|Equal8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUOp_control[3]),
	.obar());
// synopsys translate_off
defparam \ALUOp_control[3]~output .bus_hold = "false";
defparam \ALUOp_control[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N9
cycloneive_io_obuf \ALUOp_control[2]~output (
	.i(\inst114|ALUOp[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUOp_control[2]),
	.obar());
// synopsys translate_off
defparam \ALUOp_control[2]~output .bus_hold = "false";
defparam \ALUOp_control[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N2
cycloneive_io_obuf \ALUOp_control[1]~output (
	.i(\inst114|ALUOp[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUOp_control[1]),
	.obar());
// synopsys translate_off
defparam \ALUOp_control[1]~output .bus_hold = "false";
defparam \ALUOp_control[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \ALUOp_control[0]~output (
	.i(\inst114|ALUOp[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUOp_control[0]),
	.obar());
// synopsys translate_off
defparam \ALUOp_control[0]~output .bus_hold = "false";
defparam \ALUOp_control[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \ALUOp_EX[3]~output (
	.i(\inst20|ALUOp_EX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUOp_EX[3]),
	.obar());
// synopsys translate_off
defparam \ALUOp_EX[3]~output .bus_hold = "false";
defparam \ALUOp_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \ALUOp_EX[2]~output (
	.i(\inst20|ALUOp_EX [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUOp_EX[2]),
	.obar());
// synopsys translate_off
defparam \ALUOp_EX[2]~output .bus_hold = "false";
defparam \ALUOp_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \ALUOp_EX[1]~output (
	.i(\inst20|ALUOp_EX [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUOp_EX[1]),
	.obar());
// synopsys translate_off
defparam \ALUOp_EX[1]~output .bus_hold = "false";
defparam \ALUOp_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \ALUOp_EX[0]~output (
	.i(\inst20|ALUOp_EX [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUOp_EX[0]),
	.obar());
// synopsys translate_off
defparam \ALUOp_EX[0]~output .bus_hold = "false";
defparam \ALUOp_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \ALUResult[15]~output (
	.i(\inst19|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[15]),
	.obar());
// synopsys translate_off
defparam \ALUResult[15]~output .bus_hold = "false";
defparam \ALUResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N9
cycloneive_io_obuf \ALUResult[14]~output (
	.i(\inst19|Mux5~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[14]),
	.obar());
// synopsys translate_off
defparam \ALUResult[14]~output .bus_hold = "false";
defparam \ALUResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \ALUResult[13]~output (
	.i(\inst19|Mux6~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[13]),
	.obar());
// synopsys translate_off
defparam \ALUResult[13]~output .bus_hold = "false";
defparam \ALUResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \ALUResult[12]~output (
	.i(\inst19|Mux7~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[12]),
	.obar());
// synopsys translate_off
defparam \ALUResult[12]~output .bus_hold = "false";
defparam \ALUResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \ALUResult[11]~output (
	.i(\inst19|Mux8~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[11]),
	.obar());
// synopsys translate_off
defparam \ALUResult[11]~output .bus_hold = "false";
defparam \ALUResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \ALUResult[10]~output (
	.i(\inst19|Mux9~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[10]),
	.obar());
// synopsys translate_off
defparam \ALUResult[10]~output .bus_hold = "false";
defparam \ALUResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \ALUResult[9]~output (
	.i(\inst19|Mux10~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[9]),
	.obar());
// synopsys translate_off
defparam \ALUResult[9]~output .bus_hold = "false";
defparam \ALUResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \ALUResult[8]~output (
	.i(\inst19|Mux11~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[8]),
	.obar());
// synopsys translate_off
defparam \ALUResult[8]~output .bus_hold = "false";
defparam \ALUResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \ALUResult[7]~output (
	.i(\inst19|Mux12~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[7]),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \ALUResult[6]~output (
	.i(\inst19|Mux13~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[6]),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \ALUResult[5]~output (
	.i(\inst19|Mux14~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[5]),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ALUResult[4]~output (
	.i(\inst19|Mux15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[4]),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \ALUResult[3]~output (
	.i(\inst19|Mux16~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[3]),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \ALUResult[2]~output (
	.i(\inst19|Mux17~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[2]),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \ALUResult[1]~output (
	.i(\inst19|Mux18~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[1]),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \ALUResult[0]~output (
	.i(\inst19|Mux19~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[0]),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N9
cycloneive_io_obuf \AR_data[15]~output (
	.i(\inst13|AR[15]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[15]),
	.obar());
// synopsys translate_off
defparam \AR_data[15]~output .bus_hold = "false";
defparam \AR_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \AR_data[14]~output (
	.i(\inst13|AR[14]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[14]),
	.obar());
// synopsys translate_off
defparam \AR_data[14]~output .bus_hold = "false";
defparam \AR_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \AR_data[13]~output (
	.i(\inst13|AR[13]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[13]),
	.obar());
// synopsys translate_off
defparam \AR_data[13]~output .bus_hold = "false";
defparam \AR_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \AR_data[12]~output (
	.i(\inst13|AR[12]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[12]),
	.obar());
// synopsys translate_off
defparam \AR_data[12]~output .bus_hold = "false";
defparam \AR_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N9
cycloneive_io_obuf \AR_data[11]~output (
	.i(\inst13|AR[11]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[11]),
	.obar());
// synopsys translate_off
defparam \AR_data[11]~output .bus_hold = "false";
defparam \AR_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N9
cycloneive_io_obuf \AR_data[10]~output (
	.i(\inst13|AR[10]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[10]),
	.obar());
// synopsys translate_off
defparam \AR_data[10]~output .bus_hold = "false";
defparam \AR_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \AR_data[9]~output (
	.i(\inst13|AR[9]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[9]),
	.obar());
// synopsys translate_off
defparam \AR_data[9]~output .bus_hold = "false";
defparam \AR_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N30
cycloneive_io_obuf \AR_data[8]~output (
	.i(\inst13|AR[8]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[8]),
	.obar());
// synopsys translate_off
defparam \AR_data[8]~output .bus_hold = "false";
defparam \AR_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \AR_data[7]~output (
	.i(\inst13|AR[7]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[7]),
	.obar());
// synopsys translate_off
defparam \AR_data[7]~output .bus_hold = "false";
defparam \AR_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cycloneive_io_obuf \AR_data[6]~output (
	.i(\inst13|AR[6]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[6]),
	.obar());
// synopsys translate_off
defparam \AR_data[6]~output .bus_hold = "false";
defparam \AR_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \AR_data[5]~output (
	.i(\inst13|AR[5]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[5]),
	.obar());
// synopsys translate_off
defparam \AR_data[5]~output .bus_hold = "false";
defparam \AR_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \AR_data[4]~output (
	.i(\inst13|AR[4]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[4]),
	.obar());
// synopsys translate_off
defparam \AR_data[4]~output .bus_hold = "false";
defparam \AR_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \AR_data[3]~output (
	.i(\inst13|AR[3]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[3]),
	.obar());
// synopsys translate_off
defparam \AR_data[3]~output .bus_hold = "false";
defparam \AR_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \AR_data[2]~output (
	.i(\inst13|AR[2]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[2]),
	.obar());
// synopsys translate_off
defparam \AR_data[2]~output .bus_hold = "false";
defparam \AR_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N2
cycloneive_io_obuf \AR_data[1]~output (
	.i(\inst13|AR[1]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[1]),
	.obar());
// synopsys translate_off
defparam \AR_data[1]~output .bus_hold = "false";
defparam \AR_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N2
cycloneive_io_obuf \AR_data[0]~output (
	.i(\inst13|AR[0]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_data[0]),
	.obar());
// synopsys translate_off
defparam \AR_data[0]~output .bus_hold = "false";
defparam \AR_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \AR_forwarded[15]~output (
	.i(\multiplexer_fwda10_11|out[15]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[15]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[15]~output .bus_hold = "false";
defparam \AR_forwarded[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
cycloneive_io_obuf \AR_forwarded[14]~output (
	.i(\multiplexer_fwda10_11|out[14]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[14]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[14]~output .bus_hold = "false";
defparam \AR_forwarded[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \AR_forwarded[13]~output (
	.i(\multiplexer_fwda10_11|out[13]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[13]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[13]~output .bus_hold = "false";
defparam \AR_forwarded[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \AR_forwarded[12]~output (
	.i(\multiplexer_fwda10_11|out[12]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[12]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[12]~output .bus_hold = "false";
defparam \AR_forwarded[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \AR_forwarded[11]~output (
	.i(\multiplexer_fwda10_11|out[11]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[11]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[11]~output .bus_hold = "false";
defparam \AR_forwarded[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N23
cycloneive_io_obuf \AR_forwarded[10]~output (
	.i(\multiplexer_fwda10_11|out[10]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[10]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[10]~output .bus_hold = "false";
defparam \AR_forwarded[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \AR_forwarded[9]~output (
	.i(\multiplexer_fwda10_11|out[9]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[9]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[9]~output .bus_hold = "false";
defparam \AR_forwarded[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N23
cycloneive_io_obuf \AR_forwarded[8]~output (
	.i(\multiplexer_fwda10_11|out[8]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[8]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[8]~output .bus_hold = "false";
defparam \AR_forwarded[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N9
cycloneive_io_obuf \AR_forwarded[7]~output (
	.i(\multiplexer_fwda10_11|out[7]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[7]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[7]~output .bus_hold = "false";
defparam \AR_forwarded[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \AR_forwarded[6]~output (
	.i(\multiplexer_fwda10_11|out[6]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[6]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[6]~output .bus_hold = "false";
defparam \AR_forwarded[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N23
cycloneive_io_obuf \AR_forwarded[5]~output (
	.i(\multiplexer_fwda10_11|out[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[5]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[5]~output .bus_hold = "false";
defparam \AR_forwarded[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N16
cycloneive_io_obuf \AR_forwarded[4]~output (
	.i(\multiplexer_fwda10_11|out[4]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[4]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[4]~output .bus_hold = "false";
defparam \AR_forwarded[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N2
cycloneive_io_obuf \AR_forwarded[3]~output (
	.i(\multiplexer_fwda10_11|out[3]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[3]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[3]~output .bus_hold = "false";
defparam \AR_forwarded[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \AR_forwarded[2]~output (
	.i(\multiplexer_fwda10_11|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[2]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[2]~output .bus_hold = "false";
defparam \AR_forwarded[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N30
cycloneive_io_obuf \AR_forwarded[1]~output (
	.i(\multiplexer_fwda10_11|out[1]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[1]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[1]~output .bus_hold = "false";
defparam \AR_forwarded[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \AR_forwarded[0]~output (
	.i(\multiplexer_fwda10_11|out[0]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_forwarded[0]),
	.obar());
// synopsys translate_off
defparam \AR_forwarded[0]~output .bus_hold = "false";
defparam \AR_forwarded[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \BR_data[15]~output (
	.i(\inst13|BR[15]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[15]),
	.obar());
// synopsys translate_off
defparam \BR_data[15]~output .bus_hold = "false";
defparam \BR_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \BR_data[14]~output (
	.i(\inst13|BR[14]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[14]),
	.obar());
// synopsys translate_off
defparam \BR_data[14]~output .bus_hold = "false";
defparam \BR_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \BR_data[13]~output (
	.i(\inst13|BR[13]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[13]),
	.obar());
// synopsys translate_off
defparam \BR_data[13]~output .bus_hold = "false";
defparam \BR_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \BR_data[12]~output (
	.i(\inst13|BR[12]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[12]),
	.obar());
// synopsys translate_off
defparam \BR_data[12]~output .bus_hold = "false";
defparam \BR_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \BR_data[11]~output (
	.i(\inst13|BR[11]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[11]),
	.obar());
// synopsys translate_off
defparam \BR_data[11]~output .bus_hold = "false";
defparam \BR_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N2
cycloneive_io_obuf \BR_data[10]~output (
	.i(\inst13|BR[10]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[10]),
	.obar());
// synopsys translate_off
defparam \BR_data[10]~output .bus_hold = "false";
defparam \BR_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N30
cycloneive_io_obuf \BR_data[9]~output (
	.i(\inst13|BR[9]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[9]),
	.obar());
// synopsys translate_off
defparam \BR_data[9]~output .bus_hold = "false";
defparam \BR_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \BR_data[8]~output (
	.i(\inst13|BR[8]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[8]),
	.obar());
// synopsys translate_off
defparam \BR_data[8]~output .bus_hold = "false";
defparam \BR_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N30
cycloneive_io_obuf \BR_data[7]~output (
	.i(\inst13|BR[7]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[7]),
	.obar());
// synopsys translate_off
defparam \BR_data[7]~output .bus_hold = "false";
defparam \BR_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \BR_data[6]~output (
	.i(\inst13|BR[6]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[6]),
	.obar());
// synopsys translate_off
defparam \BR_data[6]~output .bus_hold = "false";
defparam \BR_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \BR_data[5]~output (
	.i(\inst13|BR[5]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[5]),
	.obar());
// synopsys translate_off
defparam \BR_data[5]~output .bus_hold = "false";
defparam \BR_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \BR_data[4]~output (
	.i(\inst13|BR[4]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[4]),
	.obar());
// synopsys translate_off
defparam \BR_data[4]~output .bus_hold = "false";
defparam \BR_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \BR_data[3]~output (
	.i(\inst13|BR[3]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[3]),
	.obar());
// synopsys translate_off
defparam \BR_data[3]~output .bus_hold = "false";
defparam \BR_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \BR_data[2]~output (
	.i(\inst13|BR[2]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[2]),
	.obar());
// synopsys translate_off
defparam \BR_data[2]~output .bus_hold = "false";
defparam \BR_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \BR_data[1]~output (
	.i(\inst13|BR[1]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[1]),
	.obar());
// synopsys translate_off
defparam \BR_data[1]~output .bus_hold = "false";
defparam \BR_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \BR_data[0]~output (
	.i(\inst13|BR[0]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_data[0]),
	.obar());
// synopsys translate_off
defparam \BR_data[0]~output .bus_hold = "false";
defparam \BR_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N23
cycloneive_io_obuf \BR_forwarded[15]~output (
	.i(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[15]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[15]~output .bus_hold = "false";
defparam \BR_forwarded[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N16
cycloneive_io_obuf \BR_forwarded[14]~output (
	.i(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[14]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[14]~output .bus_hold = "false";
defparam \BR_forwarded[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \BR_forwarded[13]~output (
	.i(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[13]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[13]~output .bus_hold = "false";
defparam \BR_forwarded[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \BR_forwarded[12]~output (
	.i(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[12]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[12]~output .bus_hold = "false";
defparam \BR_forwarded[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \BR_forwarded[11]~output (
	.i(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[11]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[11]~output .bus_hold = "false";
defparam \BR_forwarded[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \BR_forwarded[10]~output (
	.i(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[10]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[10]~output .bus_hold = "false";
defparam \BR_forwarded[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \BR_forwarded[9]~output (
	.i(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[9]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[9]~output .bus_hold = "false";
defparam \BR_forwarded[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \BR_forwarded[8]~output (
	.i(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[8]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[8]~output .bus_hold = "false";
defparam \BR_forwarded[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N9
cycloneive_io_obuf \BR_forwarded[7]~output (
	.i(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[7]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[7]~output .bus_hold = "false";
defparam \BR_forwarded[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N9
cycloneive_io_obuf \BR_forwarded[6]~output (
	.i(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[6]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[6]~output .bus_hold = "false";
defparam \BR_forwarded[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \BR_forwarded[5]~output (
	.i(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[5]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[5]~output .bus_hold = "false";
defparam \BR_forwarded[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \BR_forwarded[4]~output (
	.i(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[4]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[4]~output .bus_hold = "false";
defparam \BR_forwarded[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \BR_forwarded[3]~output (
	.i(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[3]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[3]~output .bus_hold = "false";
defparam \BR_forwarded[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
cycloneive_io_obuf \BR_forwarded[2]~output (
	.i(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[2]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[2]~output .bus_hold = "false";
defparam \BR_forwarded[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \BR_forwarded[1]~output (
	.i(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[1]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[1]~output .bus_hold = "false";
defparam \BR_forwarded[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N2
cycloneive_io_obuf \BR_forwarded[0]~output (
	.i(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_forwarded[0]),
	.obar());
// synopsys translate_off
defparam \BR_forwarded[0]~output .bus_hold = "false";
defparam \BR_forwarded[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N16
cycloneive_io_obuf \d_data_EX[15]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[15]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[15]~output .bus_hold = "false";
defparam \d_data_EX[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \d_data_EX[14]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[14]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[14]~output .bus_hold = "false";
defparam \d_data_EX[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N30
cycloneive_io_obuf \d_data_EX[13]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[13]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[13]~output .bus_hold = "false";
defparam \d_data_EX[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \d_data_EX[12]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[12]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[12]~output .bus_hold = "false";
defparam \d_data_EX[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \d_data_EX[11]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[11]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[11]~output .bus_hold = "false";
defparam \d_data_EX[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \d_data_EX[10]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[10]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[10]~output .bus_hold = "false";
defparam \d_data_EX[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \d_data_EX[9]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[9]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[9]~output .bus_hold = "false";
defparam \d_data_EX[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \d_data_EX[8]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[8]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[8]~output .bus_hold = "false";
defparam \d_data_EX[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneive_io_obuf \d_data_EX[7]~output (
	.i(\signExtendedD_IDEX|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[7]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[7]~output .bus_hold = "false";
defparam \d_data_EX[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \d_data_EX[6]~output (
	.i(\signExtendedD_IDEX|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[6]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[6]~output .bus_hold = "false";
defparam \d_data_EX[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N16
cycloneive_io_obuf \d_data_EX[5]~output (
	.i(\signExtendedD_IDEX|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[5]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[5]~output .bus_hold = "false";
defparam \d_data_EX[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N23
cycloneive_io_obuf \d_data_EX[4]~output (
	.i(\signExtendedD_IDEX|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[4]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[4]~output .bus_hold = "false";
defparam \d_data_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \d_data_EX[3]~output (
	.i(\signExtendedD_IDEX|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[3]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[3]~output .bus_hold = "false";
defparam \d_data_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \d_data_EX[2]~output (
	.i(\signExtendedD_IDEX|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[2]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[2]~output .bus_hold = "false";
defparam \d_data_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \d_data_EX[1]~output (
	.i(\signExtendedD_IDEX|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[1]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[1]~output .bus_hold = "false";
defparam \d_data_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \d_data_EX[0]~output (
	.i(\signExtendedD_IDEX|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_data_EX[0]),
	.obar());
// synopsys translate_off
defparam \d_data_EX[0]~output .bus_hold = "false";
defparam \d_data_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \DR_data_addressMem[15]~output (
	.i(\DR_EXMEM|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[15]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[15]~output .bus_hold = "false";
defparam \DR_data_addressMem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \DR_data_addressMem[14]~output (
	.i(\DR_EXMEM|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[14]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[14]~output .bus_hold = "false";
defparam \DR_data_addressMem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \DR_data_addressMem[13]~output (
	.i(\DR_EXMEM|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[13]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[13]~output .bus_hold = "false";
defparam \DR_data_addressMem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \DR_data_addressMem[12]~output (
	.i(\DR_EXMEM|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[12]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[12]~output .bus_hold = "false";
defparam \DR_data_addressMem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \DR_data_addressMem[11]~output (
	.i(\DR_EXMEM|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[11]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[11]~output .bus_hold = "false";
defparam \DR_data_addressMem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DR_data_addressMem[10]~output (
	.i(\DR_EXMEM|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[10]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[10]~output .bus_hold = "false";
defparam \DR_data_addressMem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DR_data_addressMem[9]~output (
	.i(\DR_EXMEM|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[9]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[9]~output .bus_hold = "false";
defparam \DR_data_addressMem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N23
cycloneive_io_obuf \DR_data_addressMem[8]~output (
	.i(\DR_EXMEM|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[8]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[8]~output .bus_hold = "false";
defparam \DR_data_addressMem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \DR_data_addressMem[7]~output (
	.i(\DR_EXMEM|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[7]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[7]~output .bus_hold = "false";
defparam \DR_data_addressMem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
cycloneive_io_obuf \DR_data_addressMem[6]~output (
	.i(\DR_EXMEM|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[6]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[6]~output .bus_hold = "false";
defparam \DR_data_addressMem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DR_data_addressMem[5]~output (
	.i(\DR_EXMEM|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[5]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[5]~output .bus_hold = "false";
defparam \DR_data_addressMem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \DR_data_addressMem[4]~output (
	.i(\DR_EXMEM|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[4]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[4]~output .bus_hold = "false";
defparam \DR_data_addressMem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \DR_data_addressMem[3]~output (
	.i(\DR_EXMEM|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[3]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[3]~output .bus_hold = "false";
defparam \DR_data_addressMem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DR_data_addressMem[2]~output (
	.i(\DR_EXMEM|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[2]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[2]~output .bus_hold = "false";
defparam \DR_data_addressMem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \DR_data_addressMem[1]~output (
	.i(\DR_EXMEM|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[1]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[1]~output .bus_hold = "false";
defparam \DR_data_addressMem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DR_data_addressMem[0]~output (
	.i(\DR_EXMEM|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_data_addressMem[0]),
	.obar());
// synopsys translate_off
defparam \DR_data_addressMem[0]~output .bus_hold = "false";
defparam \DR_data_addressMem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N16
cycloneive_io_obuf \EXMEM_RegRd_fwdU[2]~output (
	.i(\inst17|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EXMEM_RegRd_fwdU[2]),
	.obar());
// synopsys translate_off
defparam \EXMEM_RegRd_fwdU[2]~output .bus_hold = "false";
defparam \EXMEM_RegRd_fwdU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \EXMEM_RegRd_fwdU[1]~output (
	.i(\inst17|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EXMEM_RegRd_fwdU[1]),
	.obar());
// synopsys translate_off
defparam \EXMEM_RegRd_fwdU[1]~output .bus_hold = "false";
defparam \EXMEM_RegRd_fwdU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N23
cycloneive_io_obuf \EXMEM_RegRd_fwdU[0]~output (
	.i(\inst17|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EXMEM_RegRd_fwdU[0]),
	.obar());
// synopsys translate_off
defparam \EXMEM_RegRd_fwdU[0]~output .bus_hold = "false";
defparam \EXMEM_RegRd_fwdU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \externalOutput[15]~output (
	.i(\inst|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[15]),
	.obar());
// synopsys translate_off
defparam \externalOutput[15]~output .bus_hold = "false";
defparam \externalOutput[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N16
cycloneive_io_obuf \externalOutput[14]~output (
	.i(\inst|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[14]),
	.obar());
// synopsys translate_off
defparam \externalOutput[14]~output .bus_hold = "false";
defparam \externalOutput[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \externalOutput[13]~output (
	.i(\inst|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[13]),
	.obar());
// synopsys translate_off
defparam \externalOutput[13]~output .bus_hold = "false";
defparam \externalOutput[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \externalOutput[12]~output (
	.i(\inst|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[12]),
	.obar());
// synopsys translate_off
defparam \externalOutput[12]~output .bus_hold = "false";
defparam \externalOutput[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N2
cycloneive_io_obuf \externalOutput[11]~output (
	.i(\inst|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[11]),
	.obar());
// synopsys translate_off
defparam \externalOutput[11]~output .bus_hold = "false";
defparam \externalOutput[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \externalOutput[10]~output (
	.i(\inst|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[10]),
	.obar());
// synopsys translate_off
defparam \externalOutput[10]~output .bus_hold = "false";
defparam \externalOutput[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \externalOutput[9]~output (
	.i(\inst|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[9]),
	.obar());
// synopsys translate_off
defparam \externalOutput[9]~output .bus_hold = "false";
defparam \externalOutput[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \externalOutput[8]~output (
	.i(\inst|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[8]),
	.obar());
// synopsys translate_off
defparam \externalOutput[8]~output .bus_hold = "false";
defparam \externalOutput[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \externalOutput[7]~output (
	.i(\inst|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[7]),
	.obar());
// synopsys translate_off
defparam \externalOutput[7]~output .bus_hold = "false";
defparam \externalOutput[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N16
cycloneive_io_obuf \externalOutput[6]~output (
	.i(\inst|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[6]),
	.obar());
// synopsys translate_off
defparam \externalOutput[6]~output .bus_hold = "false";
defparam \externalOutput[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
cycloneive_io_obuf \externalOutput[5]~output (
	.i(\inst|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[5]),
	.obar());
// synopsys translate_off
defparam \externalOutput[5]~output .bus_hold = "false";
defparam \externalOutput[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \externalOutput[4]~output (
	.i(\inst|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[4]),
	.obar());
// synopsys translate_off
defparam \externalOutput[4]~output .bus_hold = "false";
defparam \externalOutput[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \externalOutput[3]~output (
	.i(\inst|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[3]),
	.obar());
// synopsys translate_off
defparam \externalOutput[3]~output .bus_hold = "false";
defparam \externalOutput[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \externalOutput[2]~output (
	.i(\inst|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[2]),
	.obar());
// synopsys translate_off
defparam \externalOutput[2]~output .bus_hold = "false";
defparam \externalOutput[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N16
cycloneive_io_obuf \externalOutput[1]~output (
	.i(\inst|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[1]),
	.obar());
// synopsys translate_off
defparam \externalOutput[1]~output .bus_hold = "false";
defparam \externalOutput[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N9
cycloneive_io_obuf \externalOutput[0]~output (
	.i(\inst|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(externalOutput[0]),
	.obar());
// synopsys translate_off
defparam \externalOutput[0]~output .bus_hold = "false";
defparam \externalOutput[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \FwdA_fwdU[1]~output (
	.i(\inst2|FwdA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FwdA_fwdU[1]),
	.obar());
// synopsys translate_off
defparam \FwdA_fwdU[1]~output .bus_hold = "false";
defparam \FwdA_fwdU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N9
cycloneive_io_obuf \FwdA_fwdU[0]~output (
	.i(\inst2|FwdA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FwdA_fwdU[0]),
	.obar());
// synopsys translate_off
defparam \FwdA_fwdU[0]~output .bus_hold = "false";
defparam \FwdA_fwdU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N30
cycloneive_io_obuf \FwdB_fwdU[1]~output (
	.i(\inst2|FwdB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FwdB_fwdU[1]),
	.obar());
// synopsys translate_off
defparam \FwdB_fwdU[1]~output .bus_hold = "false";
defparam \FwdB_fwdU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N9
cycloneive_io_obuf \FwdB_fwdU[0]~output (
	.i(\inst2|FwdB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FwdB_fwdU[0]),
	.obar());
// synopsys translate_off
defparam \FwdB_fwdU[0]~output .bus_hold = "false";
defparam \FwdB_fwdU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N30
cycloneive_io_obuf \IDEX_RegRd_fwdU[2]~output (
	.i(\inst16|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IDEX_RegRd_fwdU[2]),
	.obar());
// synopsys translate_off
defparam \IDEX_RegRd_fwdU[2]~output .bus_hold = "false";
defparam \IDEX_RegRd_fwdU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N2
cycloneive_io_obuf \IDEX_RegRd_fwdU[1]~output (
	.i(\inst16|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IDEX_RegRd_fwdU[1]),
	.obar());
// synopsys translate_off
defparam \IDEX_RegRd_fwdU[1]~output .bus_hold = "false";
defparam \IDEX_RegRd_fwdU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N16
cycloneive_io_obuf \IDEX_RegRd_fwdU[0]~output (
	.i(\inst16|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IDEX_RegRd_fwdU[0]),
	.obar());
// synopsys translate_off
defparam \IDEX_RegRd_fwdU[0]~output .bus_hold = "false";
defparam \IDEX_RegRd_fwdU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N30
cycloneive_io_obuf \IDEX_RegRd_hazDU[2]~output (
	.i(\inst16|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IDEX_RegRd_hazDU[2]),
	.obar());
// synopsys translate_off
defparam \IDEX_RegRd_hazDU[2]~output .bus_hold = "false";
defparam \IDEX_RegRd_hazDU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N23
cycloneive_io_obuf \IDEX_RegRd_hazDU[1]~output (
	.i(\inst16|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IDEX_RegRd_hazDU[1]),
	.obar());
// synopsys translate_off
defparam \IDEX_RegRd_hazDU[1]~output .bus_hold = "false";
defparam \IDEX_RegRd_hazDU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N2
cycloneive_io_obuf \IDEX_RegRd_hazDU[0]~output (
	.i(\inst16|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IDEX_RegRd_hazDU[0]),
	.obar());
// synopsys translate_off
defparam \IDEX_RegRd_hazDU[0]~output .bus_hold = "false";
defparam \IDEX_RegRd_hazDU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \IFID_Rd_hazDU[2]~output (
	.i(\IR|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFID_Rd_hazDU[2]),
	.obar());
// synopsys translate_off
defparam \IFID_Rd_hazDU[2]~output .bus_hold = "false";
defparam \IFID_Rd_hazDU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \IFID_Rd_hazDU[1]~output (
	.i(\IR|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFID_Rd_hazDU[1]),
	.obar());
// synopsys translate_off
defparam \IFID_Rd_hazDU[1]~output .bus_hold = "false";
defparam \IFID_Rd_hazDU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N23
cycloneive_io_obuf \IFID_Rd_hazDU[0]~output (
	.i(\IR|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFID_Rd_hazDU[0]),
	.obar());
// synopsys translate_off
defparam \IFID_Rd_hazDU[0]~output .bus_hold = "false";
defparam \IFID_Rd_hazDU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N9
cycloneive_io_obuf \IFID_Rs_hazDU[2]~output (
	.i(\IR|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFID_Rs_hazDU[2]),
	.obar());
// synopsys translate_off
defparam \IFID_Rs_hazDU[2]~output .bus_hold = "false";
defparam \IFID_Rs_hazDU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N9
cycloneive_io_obuf \IFID_Rs_hazDU[1]~output (
	.i(\IR|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFID_Rs_hazDU[1]),
	.obar());
// synopsys translate_off
defparam \IFID_Rs_hazDU[1]~output .bus_hold = "false";
defparam \IFID_Rs_hazDU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N16
cycloneive_io_obuf \IFID_Rs_hazDU[0]~output (
	.i(\IR|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFID_Rs_hazDU[0]),
	.obar());
// synopsys translate_off
defparam \IFID_Rs_hazDU[0]~output .bus_hold = "false";
defparam \IFID_Rs_hazDU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N23
cycloneive_io_obuf \IFIDRegRd[2]~output (
	.i(\IR|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFIDRegRd[2]),
	.obar());
// synopsys translate_off
defparam \IFIDRegRd[2]~output .bus_hold = "false";
defparam \IFIDRegRd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \IFIDRegRd[1]~output (
	.i(\IR|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFIDRegRd[1]),
	.obar());
// synopsys translate_off
defparam \IFIDRegRd[1]~output .bus_hold = "false";
defparam \IFIDRegRd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N16
cycloneive_io_obuf \IFIDRegRd[0]~output (
	.i(\IR|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFIDRegRd[0]),
	.obar());
// synopsys translate_off
defparam \IFIDRegRd[0]~output .bus_hold = "false";
defparam \IFIDRegRd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N2
cycloneive_io_obuf \IFIF_RegRd[2]~output (
	.i(\IR|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFIF_RegRd[2]),
	.obar());
// synopsys translate_off
defparam \IFIF_RegRd[2]~output .bus_hold = "false";
defparam \IFIF_RegRd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N2
cycloneive_io_obuf \IFIF_RegRd[1]~output (
	.i(\IR|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFIF_RegRd[1]),
	.obar());
// synopsys translate_off
defparam \IFIF_RegRd[1]~output .bus_hold = "false";
defparam \IFIF_RegRd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cycloneive_io_obuf \IFIF_RegRd[0]~output (
	.i(\IR|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IFIF_RegRd[0]),
	.obar());
// synopsys translate_off
defparam \IFIF_RegRd[0]~output .bus_hold = "false";
defparam \IFIF_RegRd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \IR_data[15]~output (
	.i(\IR|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[15]),
	.obar());
// synopsys translate_off
defparam \IR_data[15]~output .bus_hold = "false";
defparam \IR_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N16
cycloneive_io_obuf \IR_data[14]~output (
	.i(\IR|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[14]),
	.obar());
// synopsys translate_off
defparam \IR_data[14]~output .bus_hold = "false";
defparam \IR_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N30
cycloneive_io_obuf \IR_data[13]~output (
	.i(\IR|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[13]),
	.obar());
// synopsys translate_off
defparam \IR_data[13]~output .bus_hold = "false";
defparam \IR_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N2
cycloneive_io_obuf \IR_data[12]~output (
	.i(\IR|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[12]),
	.obar());
// synopsys translate_off
defparam \IR_data[12]~output .bus_hold = "false";
defparam \IR_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N2
cycloneive_io_obuf \IR_data[11]~output (
	.i(\IR|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[11]),
	.obar());
// synopsys translate_off
defparam \IR_data[11]~output .bus_hold = "false";
defparam \IR_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N16
cycloneive_io_obuf \IR_data[10]~output (
	.i(\IR|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[10]),
	.obar());
// synopsys translate_off
defparam \IR_data[10]~output .bus_hold = "false";
defparam \IR_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \IR_data[9]~output (
	.i(\IR|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[9]),
	.obar());
// synopsys translate_off
defparam \IR_data[9]~output .bus_hold = "false";
defparam \IR_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N23
cycloneive_io_obuf \IR_data[8]~output (
	.i(\IR|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[8]),
	.obar());
// synopsys translate_off
defparam \IR_data[8]~output .bus_hold = "false";
defparam \IR_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \IR_data[7]~output (
	.i(\IR|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[7]),
	.obar());
// synopsys translate_off
defparam \IR_data[7]~output .bus_hold = "false";
defparam \IR_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N23
cycloneive_io_obuf \IR_data[6]~output (
	.i(\IR|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[6]),
	.obar());
// synopsys translate_off
defparam \IR_data[6]~output .bus_hold = "false";
defparam \IR_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N9
cycloneive_io_obuf \IR_data[5]~output (
	.i(\IR|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[5]),
	.obar());
// synopsys translate_off
defparam \IR_data[5]~output .bus_hold = "false";
defparam \IR_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \IR_data[4]~output (
	.i(\IR|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[4]),
	.obar());
// synopsys translate_off
defparam \IR_data[4]~output .bus_hold = "false";
defparam \IR_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \IR_data[3]~output (
	.i(\IR|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[3]),
	.obar());
// synopsys translate_off
defparam \IR_data[3]~output .bus_hold = "false";
defparam \IR_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N9
cycloneive_io_obuf \IR_data[2]~output (
	.i(\IR|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[2]),
	.obar());
// synopsys translate_off
defparam \IR_data[2]~output .bus_hold = "false";
defparam \IR_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \IR_data[1]~output (
	.i(\IR|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[1]),
	.obar());
// synopsys translate_off
defparam \IR_data[1]~output .bus_hold = "false";
defparam \IR_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \IR_data[0]~output (
	.i(\IR|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_data[0]),
	.obar());
// synopsys translate_off
defparam \IR_data[0]~output .bus_hold = "false";
defparam \IR_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N9
cycloneive_io_obuf \MDR[15]~output (
	.i(\MDR_register|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[15]),
	.obar());
// synopsys translate_off
defparam \MDR[15]~output .bus_hold = "false";
defparam \MDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N2
cycloneive_io_obuf \MDR[14]~output (
	.i(\MDR_register|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[14]),
	.obar());
// synopsys translate_off
defparam \MDR[14]~output .bus_hold = "false";
defparam \MDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N2
cycloneive_io_obuf \MDR[13]~output (
	.i(\MDR_register|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[13]),
	.obar());
// synopsys translate_off
defparam \MDR[13]~output .bus_hold = "false";
defparam \MDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cycloneive_io_obuf \MDR[12]~output (
	.i(\MDR_register|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[12]),
	.obar());
// synopsys translate_off
defparam \MDR[12]~output .bus_hold = "false";
defparam \MDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N16
cycloneive_io_obuf \MDR[11]~output (
	.i(\MDR_register|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[11]),
	.obar());
// synopsys translate_off
defparam \MDR[11]~output .bus_hold = "false";
defparam \MDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \MDR[10]~output (
	.i(\MDR_register|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[10]),
	.obar());
// synopsys translate_off
defparam \MDR[10]~output .bus_hold = "false";
defparam \MDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
cycloneive_io_obuf \MDR[9]~output (
	.i(\MDR_register|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[9]),
	.obar());
// synopsys translate_off
defparam \MDR[9]~output .bus_hold = "false";
defparam \MDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneive_io_obuf \MDR[8]~output (
	.i(\MDR_register|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[8]),
	.obar());
// synopsys translate_off
defparam \MDR[8]~output .bus_hold = "false";
defparam \MDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \MDR[7]~output (
	.i(\MDR_register|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[7]),
	.obar());
// synopsys translate_off
defparam \MDR[7]~output .bus_hold = "false";
defparam \MDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneive_io_obuf \MDR[6]~output (
	.i(\MDR_register|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[6]),
	.obar());
// synopsys translate_off
defparam \MDR[6]~output .bus_hold = "false";
defparam \MDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \MDR[5]~output (
	.i(\MDR_register|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[5]),
	.obar());
// synopsys translate_off
defparam \MDR[5]~output .bus_hold = "false";
defparam \MDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N9
cycloneive_io_obuf \MDR[4]~output (
	.i(\MDR_register|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[4]),
	.obar());
// synopsys translate_off
defparam \MDR[4]~output .bus_hold = "false";
defparam \MDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N23
cycloneive_io_obuf \MDR[3]~output (
	.i(\MDR_register|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[3]),
	.obar());
// synopsys translate_off
defparam \MDR[3]~output .bus_hold = "false";
defparam \MDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N23
cycloneive_io_obuf \MDR[2]~output (
	.i(\MDR_register|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[2]),
	.obar());
// synopsys translate_off
defparam \MDR[2]~output .bus_hold = "false";
defparam \MDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N16
cycloneive_io_obuf \MDR[1]~output (
	.i(\MDR_register|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[1]),
	.obar());
// synopsys translate_off
defparam \MDR[1]~output .bus_hold = "false";
defparam \MDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \MDR[0]~output (
	.i(\MDR_register|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR[0]),
	.obar());
// synopsys translate_off
defparam \MDR[0]~output .bus_hold = "false";
defparam \MDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N2
cycloneive_io_obuf \PC_data[15]~output (
	.i(\PC|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[15]),
	.obar());
// synopsys translate_off
defparam \PC_data[15]~output .bus_hold = "false";
defparam \PC_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N23
cycloneive_io_obuf \PC_data[14]~output (
	.i(\PC|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[14]),
	.obar());
// synopsys translate_off
defparam \PC_data[14]~output .bus_hold = "false";
defparam \PC_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N23
cycloneive_io_obuf \PC_data[13]~output (
	.i(\PC|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[13]),
	.obar());
// synopsys translate_off
defparam \PC_data[13]~output .bus_hold = "false";
defparam \PC_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \PC_data[12]~output (
	.i(\PC|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[12]),
	.obar());
// synopsys translate_off
defparam \PC_data[12]~output .bus_hold = "false";
defparam \PC_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N23
cycloneive_io_obuf \PC_data[11]~output (
	.i(\PC|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[11]),
	.obar());
// synopsys translate_off
defparam \PC_data[11]~output .bus_hold = "false";
defparam \PC_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N9
cycloneive_io_obuf \PC_data[10]~output (
	.i(\PC|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[10]),
	.obar());
// synopsys translate_off
defparam \PC_data[10]~output .bus_hold = "false";
defparam \PC_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \PC_data[9]~output (
	.i(\PC|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[9]),
	.obar());
// synopsys translate_off
defparam \PC_data[9]~output .bus_hold = "false";
defparam \PC_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y27_N16
cycloneive_io_obuf \PC_data[8]~output (
	.i(\PC|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[8]),
	.obar());
// synopsys translate_off
defparam \PC_data[8]~output .bus_hold = "false";
defparam \PC_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N23
cycloneive_io_obuf \PC_data[7]~output (
	.i(\PC|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[7]),
	.obar());
// synopsys translate_off
defparam \PC_data[7]~output .bus_hold = "false";
defparam \PC_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N16
cycloneive_io_obuf \PC_data[6]~output (
	.i(\PC|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[6]),
	.obar());
// synopsys translate_off
defparam \PC_data[6]~output .bus_hold = "false";
defparam \PC_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N2
cycloneive_io_obuf \PC_data[5]~output (
	.i(\PC|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[5]),
	.obar());
// synopsys translate_off
defparam \PC_data[5]~output .bus_hold = "false";
defparam \PC_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N9
cycloneive_io_obuf \PC_data[4]~output (
	.i(\PC|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[4]),
	.obar());
// synopsys translate_off
defparam \PC_data[4]~output .bus_hold = "false";
defparam \PC_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N2
cycloneive_io_obuf \PC_data[3]~output (
	.i(\PC|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[3]),
	.obar());
// synopsys translate_off
defparam \PC_data[3]~output .bus_hold = "false";
defparam \PC_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N23
cycloneive_io_obuf \PC_data[2]~output (
	.i(\PC|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[2]),
	.obar());
// synopsys translate_off
defparam \PC_data[2]~output .bus_hold = "false";
defparam \PC_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \PC_data[1]~output (
	.i(\PC|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[1]),
	.obar());
// synopsys translate_off
defparam \PC_data[1]~output .bus_hold = "false";
defparam \PC_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneive_io_obuf \PC_data[0]~output (
	.i(\PC|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_data[0]),
	.obar());
// synopsys translate_off
defparam \PC_data[0]~output .bus_hold = "false";
defparam \PC_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \RaRsfieldALU[15]~output (
	.i(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[15]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[15]~output .bus_hold = "false";
defparam \RaRsfieldALU[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \RaRsfieldALU[14]~output (
	.i(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[14]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[14]~output .bus_hold = "false";
defparam \RaRsfieldALU[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \RaRsfieldALU[13]~output (
	.i(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[13]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[13]~output .bus_hold = "false";
defparam \RaRsfieldALU[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \RaRsfieldALU[12]~output (
	.i(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[12]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[12]~output .bus_hold = "false";
defparam \RaRsfieldALU[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \RaRsfieldALU[11]~output (
	.i(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[11]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[11]~output .bus_hold = "false";
defparam \RaRsfieldALU[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \RaRsfieldALU[10]~output (
	.i(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[10]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[10]~output .bus_hold = "false";
defparam \RaRsfieldALU[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \RaRsfieldALU[9]~output (
	.i(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[9]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[9]~output .bus_hold = "false";
defparam \RaRsfieldALU[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \RaRsfieldALU[8]~output (
	.i(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[8]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[8]~output .bus_hold = "false";
defparam \RaRsfieldALU[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \RaRsfieldALU[7]~output (
	.i(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[7]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[7]~output .bus_hold = "false";
defparam \RaRsfieldALU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \RaRsfieldALU[6]~output (
	.i(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[6]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[6]~output .bus_hold = "false";
defparam \RaRsfieldALU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \RaRsfieldALU[5]~output (
	.i(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[5]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[5]~output .bus_hold = "false";
defparam \RaRsfieldALU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \RaRsfieldALU[4]~output (
	.i(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[4]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[4]~output .bus_hold = "false";
defparam \RaRsfieldALU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \RaRsfieldALU[3]~output (
	.i(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[3]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[3]~output .bus_hold = "false";
defparam \RaRsfieldALU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \RaRsfieldALU[2]~output (
	.i(\multiplexer_ALUSrcAR|out[2]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[2]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[2]~output .bus_hold = "false";
defparam \RaRsfieldALU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \RaRsfieldALU[1]~output (
	.i(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[1]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[1]~output .bus_hold = "false";
defparam \RaRsfieldALU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \RaRsfieldALU[0]~output (
	.i(\multiplexer_ALUSrcAR|out[0]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RaRsfieldALU[0]),
	.obar());
// synopsys translate_off
defparam \RaRsfieldALU[0]~output .bus_hold = "false";
defparam \RaRsfieldALU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N9
cycloneive_io_obuf \RbRdfieldALU[15]~output (
	.i(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[15]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[15]~output .bus_hold = "false";
defparam \RbRdfieldALU[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N9
cycloneive_io_obuf \RbRdfieldALU[14]~output (
	.i(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[14]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[14]~output .bus_hold = "false";
defparam \RbRdfieldALU[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N23
cycloneive_io_obuf \RbRdfieldALU[13]~output (
	.i(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[13]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[13]~output .bus_hold = "false";
defparam \RbRdfieldALU[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \RbRdfieldALU[12]~output (
	.i(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[12]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[12]~output .bus_hold = "false";
defparam \RbRdfieldALU[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \RbRdfieldALU[11]~output (
	.i(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[11]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[11]~output .bus_hold = "false";
defparam \RbRdfieldALU[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \RbRdfieldALU[10]~output (
	.i(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[10]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[10]~output .bus_hold = "false";
defparam \RbRdfieldALU[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \RbRdfieldALU[9]~output (
	.i(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[9]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[9]~output .bus_hold = "false";
defparam \RbRdfieldALU[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \RbRdfieldALU[8]~output (
	.i(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[8]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[8]~output .bus_hold = "false";
defparam \RbRdfieldALU[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \RbRdfieldALU[7]~output (
	.i(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[7]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[7]~output .bus_hold = "false";
defparam \RbRdfieldALU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N2
cycloneive_io_obuf \RbRdfieldALU[6]~output (
	.i(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[6]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[6]~output .bus_hold = "false";
defparam \RbRdfieldALU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cycloneive_io_obuf \RbRdfieldALU[5]~output (
	.i(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[5]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[5]~output .bus_hold = "false";
defparam \RbRdfieldALU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \RbRdfieldALU[4]~output (
	.i(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[4]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[4]~output .bus_hold = "false";
defparam \RbRdfieldALU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \RbRdfieldALU[3]~output (
	.i(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[3]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[3]~output .bus_hold = "false";
defparam \RbRdfieldALU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \RbRdfieldALU[2]~output (
	.i(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[2]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[2]~output .bus_hold = "false";
defparam \RbRdfieldALU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
cycloneive_io_obuf \RbRdfieldALU[1]~output (
	.i(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[1]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[1]~output .bus_hold = "false";
defparam \RbRdfieldALU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N16
cycloneive_io_obuf \RbRdfieldALU[0]~output (
	.i(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RbRdfieldALU[0]),
	.obar());
// synopsys translate_off
defparam \RbRdfieldALU[0]~output .bus_hold = "false";
defparam \RbRdfieldALU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneive_lcell_comb \reset1~feeder (
// Equation(s):
// \reset1~feeder_combout  = \reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\reset1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset1~feeder .lut_mask = 16'hFF00;
defparam \reset1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N1
dffeas reset1(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reset1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset1~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset1.is_wysiwyg = "true";
defparam reset1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneive_lcell_comb \reset2~feeder (
// Equation(s):
// \reset2~feeder_combout  = \reset1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\reset2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset2~feeder .lut_mask = 16'hFF00;
defparam \reset2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N9
dffeas reset2(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reset2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset2~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset2.is_wysiwyg = "true";
defparam reset2.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 16'h5000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0 .lut_mask = 16'h0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 (
	.dataa(\~GND~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .lut_mask = 16'hFA70;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N25
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h4A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'h0454;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h003F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hD5DD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h4454;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFCF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h2000;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3300;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hE000;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08D8;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N1
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hCF0F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h030F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N31
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hD5C0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N5
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hD5C0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N27
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hD5C0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N9
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0080;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 .lut_mask = 16'hECCC;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15 .lut_mask = 16'hF0F8;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N1
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N3
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hC30C;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h3C3F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N23
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N21
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N19
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N17
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N15
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N13
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N11
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N9
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N7
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N5
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N21
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N13
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'hFBC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .lut_mask = 16'hC808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N17
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hDD5D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h0D0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .lut_mask = 16'hAC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .lut_mask = 16'hAA20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N7
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N15
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .lut_mask = 16'hB080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .lut_mask = 16'hEEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N11
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N11
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h5000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .lut_mask = 16'hF8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0800;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h0F00;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC080;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h0333;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF444;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N31
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h4C50;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N29
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N9
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .lut_mask = 16'hEAAA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .lut_mask = 16'hFF20;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N3
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N5
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N7
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N9
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hC30C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h5A5F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h0FF0;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N25
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N23
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N21
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N19
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N17
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N15
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N13
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N11
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N9
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N27
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N27
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N13
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N21
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0004;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
cycloneive_lcell_comb \incrementer_inst|pc_post[0]~0 (
// Equation(s):
// \incrementer_inst|pc_post[0]~0_combout  = \PC|q [0] $ (VCC)
// \incrementer_inst|pc_post[0]~1  = CARRY(\PC|q [0])

	.dataa(\PC|q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\incrementer_inst|pc_post[0]~0_combout ),
	.cout(\incrementer_inst|pc_post[0]~1 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[0]~0 .lut_mask = 16'h55AA;
defparam \incrementer_inst|pc_post[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneive_lcell_comb \incrementer_inst|pc_post[1]~2 (
// Equation(s):
// \incrementer_inst|pc_post[1]~2_combout  = (\PC|q [1] & (!\incrementer_inst|pc_post[0]~1 )) # (!\PC|q [1] & ((\incrementer_inst|pc_post[0]~1 ) # (GND)))
// \incrementer_inst|pc_post[1]~3  = CARRY((!\incrementer_inst|pc_post[0]~1 ) # (!\PC|q [1]))

	.dataa(\PC|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[0]~1 ),
	.combout(\incrementer_inst|pc_post[1]~2_combout ),
	.cout(\incrementer_inst|pc_post[1]~3 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[1]~2 .lut_mask = 16'h5A5F;
defparam \incrementer_inst|pc_post[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N3
dffeas \PC_IFID|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[1] .is_wysiwyg = "true";
defparam \PC_IFID|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
cycloneive_lcell_comb \incrementer_inst|pc_post[2]~4 (
// Equation(s):
// \incrementer_inst|pc_post[2]~4_combout  = (\PC|q [2] & (\incrementer_inst|pc_post[1]~3  $ (GND))) # (!\PC|q [2] & (!\incrementer_inst|pc_post[1]~3  & VCC))
// \incrementer_inst|pc_post[2]~5  = CARRY((\PC|q [2] & !\incrementer_inst|pc_post[1]~3 ))

	.dataa(gnd),
	.datab(\PC|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[1]~3 ),
	.combout(\incrementer_inst|pc_post[2]~4_combout ),
	.cout(\incrementer_inst|pc_post[2]~5 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[2]~4 .lut_mask = 16'hC30C;
defparam \incrementer_inst|pc_post[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N5
dffeas \PC_IFID|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[2] .is_wysiwyg = "true";
defparam \PC_IFID|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
cycloneive_lcell_comb \incrementer_inst|pc_post[3]~6 (
// Equation(s):
// \incrementer_inst|pc_post[3]~6_combout  = (\PC|q [3] & (!\incrementer_inst|pc_post[2]~5 )) # (!\PC|q [3] & ((\incrementer_inst|pc_post[2]~5 ) # (GND)))
// \incrementer_inst|pc_post[3]~7  = CARRY((!\incrementer_inst|pc_post[2]~5 ) # (!\PC|q [3]))

	.dataa(\PC|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[2]~5 ),
	.combout(\incrementer_inst|pc_post[3]~6_combout ),
	.cout(\incrementer_inst|pc_post[3]~7 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[3]~6 .lut_mask = 16'h5A5F;
defparam \incrementer_inst|pc_post[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N7
dffeas \PC_IFID|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[3] .is_wysiwyg = "true";
defparam \PC_IFID|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneive_lcell_comb \incrementer_inst|pc_post[4]~8 (
// Equation(s):
// \incrementer_inst|pc_post[4]~8_combout  = (\PC|q [4] & (\incrementer_inst|pc_post[3]~7  $ (GND))) # (!\PC|q [4] & (!\incrementer_inst|pc_post[3]~7  & VCC))
// \incrementer_inst|pc_post[4]~9  = CARRY((\PC|q [4] & !\incrementer_inst|pc_post[3]~7 ))

	.dataa(\PC|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[3]~7 ),
	.combout(\incrementer_inst|pc_post[4]~8_combout ),
	.cout(\incrementer_inst|pc_post[4]~9 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[4]~8 .lut_mask = 16'hA50A;
defparam \incrementer_inst|pc_post[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N9
dffeas \PC_IFID|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[4] .is_wysiwyg = "true";
defparam \PC_IFID|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N1
dffeas \PC_IFID|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[0] .is_wysiwyg = "true";
defparam \PC_IFID|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneive_lcell_comb \PC|q[0]~16 (
// Equation(s):
// \PC|q[0]~16_combout  = (\IR|q [0] & (\PC_IFID|q [0] $ (VCC))) # (!\IR|q [0] & (\PC_IFID|q [0] & VCC))
// \PC|q[0]~17  = CARRY((\IR|q [0] & \PC_IFID|q [0]))

	.dataa(\IR|q [0]),
	.datab(\PC_IFID|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|q[0]~16_combout ),
	.cout(\PC|q[0]~17 ));
// synopsys translate_off
defparam \PC|q[0]~16 .lut_mask = 16'h6688;
defparam \PC|q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneive_lcell_comb \PC|q[1]~18 (
// Equation(s):
// \PC|q[1]~18_combout  = (\PC_IFID|q [1] & ((\IR|q [1] & (\PC|q[0]~17  & VCC)) # (!\IR|q [1] & (!\PC|q[0]~17 )))) # (!\PC_IFID|q [1] & ((\IR|q [1] & (!\PC|q[0]~17 )) # (!\IR|q [1] & ((\PC|q[0]~17 ) # (GND)))))
// \PC|q[1]~19  = CARRY((\PC_IFID|q [1] & (!\IR|q [1] & !\PC|q[0]~17 )) # (!\PC_IFID|q [1] & ((!\PC|q[0]~17 ) # (!\IR|q [1]))))

	.dataa(\PC_IFID|q [1]),
	.datab(\IR|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[0]~17 ),
	.combout(\PC|q[1]~18_combout ),
	.cout(\PC|q[1]~19 ));
// synopsys translate_off
defparam \PC|q[1]~18 .lut_mask = 16'h9617;
defparam \PC|q[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneive_lcell_comb \PC|q[2]~20 (
// Equation(s):
// \PC|q[2]~20_combout  = ((\PC_IFID|q [2] $ (\IR|q [2] $ (!\PC|q[1]~19 )))) # (GND)
// \PC|q[2]~21  = CARRY((\PC_IFID|q [2] & ((\IR|q [2]) # (!\PC|q[1]~19 ))) # (!\PC_IFID|q [2] & (\IR|q [2] & !\PC|q[1]~19 )))

	.dataa(\PC_IFID|q [2]),
	.datab(\IR|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[1]~19 ),
	.combout(\PC|q[2]~20_combout ),
	.cout(\PC|q[2]~21 ));
// synopsys translate_off
defparam \PC|q[2]~20 .lut_mask = 16'h698E;
defparam \PC|q[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneive_lcell_comb \PC|q[3]~22 (
// Equation(s):
// \PC|q[3]~22_combout  = (\PC_IFID|q [3] & ((\IR|q [3] & (\PC|q[2]~21  & VCC)) # (!\IR|q [3] & (!\PC|q[2]~21 )))) # (!\PC_IFID|q [3] & ((\IR|q [3] & (!\PC|q[2]~21 )) # (!\IR|q [3] & ((\PC|q[2]~21 ) # (GND)))))
// \PC|q[3]~23  = CARRY((\PC_IFID|q [3] & (!\IR|q [3] & !\PC|q[2]~21 )) # (!\PC_IFID|q [3] & ((!\PC|q[2]~21 ) # (!\IR|q [3]))))

	.dataa(\PC_IFID|q [3]),
	.datab(\IR|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[2]~21 ),
	.combout(\PC|q[3]~22_combout ),
	.cout(\PC|q[3]~23 ));
// synopsys translate_off
defparam \PC|q[3]~22 .lut_mask = 16'h9617;
defparam \PC|q[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneive_lcell_comb \PC|q[4]~24 (
// Equation(s):
// \PC|q[4]~24_combout  = ((\IR|q [4] $ (\PC_IFID|q [4] $ (!\PC|q[3]~23 )))) # (GND)
// \PC|q[4]~25  = CARRY((\IR|q [4] & ((\PC_IFID|q [4]) # (!\PC|q[3]~23 ))) # (!\IR|q [4] & (\PC_IFID|q [4] & !\PC|q[3]~23 )))

	.dataa(\IR|q [4]),
	.datab(\PC_IFID|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[3]~23 ),
	.combout(\PC|q[4]~24_combout ),
	.cout(\PC|q[4]~25 ));
// synopsys translate_off
defparam \PC|q[4]~24 .lut_mask = 16'h698E;
defparam \PC|q[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
cycloneive_lcell_comb \PC|q[4]~feeder (
// Equation(s):
// \PC|q[4]~feeder_combout  = \PC|q[4]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[4]~24_combout ),
	.cin(gnd),
	.combout(\PC|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[4]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
cycloneive_lcell_comb \incrementer_inst|pc_post[5]~10 (
// Equation(s):
// \incrementer_inst|pc_post[5]~10_combout  = (\PC|q [5] & (!\incrementer_inst|pc_post[4]~9 )) # (!\PC|q [5] & ((\incrementer_inst|pc_post[4]~9 ) # (GND)))
// \incrementer_inst|pc_post[5]~11  = CARRY((!\incrementer_inst|pc_post[4]~9 ) # (!\PC|q [5]))

	.dataa(gnd),
	.datab(\PC|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[4]~9 ),
	.combout(\incrementer_inst|pc_post[5]~10_combout ),
	.cout(\incrementer_inst|pc_post[5]~11 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[5]~10 .lut_mask = 16'h3C3F;
defparam \incrementer_inst|pc_post[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N11
dffeas \PC_IFID|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[5] .is_wysiwyg = "true";
defparam \PC_IFID|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneive_lcell_comb \PC|q[5]~26 (
// Equation(s):
// \PC|q[5]~26_combout  = (\IR|q [5] & ((\PC_IFID|q [5] & (\PC|q[4]~25  & VCC)) # (!\PC_IFID|q [5] & (!\PC|q[4]~25 )))) # (!\IR|q [5] & ((\PC_IFID|q [5] & (!\PC|q[4]~25 )) # (!\PC_IFID|q [5] & ((\PC|q[4]~25 ) # (GND)))))
// \PC|q[5]~27  = CARRY((\IR|q [5] & (!\PC_IFID|q [5] & !\PC|q[4]~25 )) # (!\IR|q [5] & ((!\PC|q[4]~25 ) # (!\PC_IFID|q [5]))))

	.dataa(\IR|q [5]),
	.datab(\PC_IFID|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[4]~25 ),
	.combout(\PC|q[5]~26_combout ),
	.cout(\PC|q[5]~27 ));
// synopsys translate_off
defparam \PC|q[5]~26 .lut_mask = 16'h9617;
defparam \PC|q[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneive_lcell_comb \PC|q[5]~feeder (
// Equation(s):
// \PC|q[5]~feeder_combout  = \PC|q[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[5]~26_combout ),
	.cin(gnd),
	.combout(\PC|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[5]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneive_lcell_comb \PC|q[7]~48 (
// Equation(s):
// \PC|q[7]~48_combout  = ((!\inst114|IFFlush~combout  & (\inst25|IDFlush~0_combout  & \inst114|systemRunning~q ))) # (!\reset2~q )

	.dataa(\inst114|IFFlush~combout ),
	.datab(\inst25|IDFlush~0_combout ),
	.datac(\reset2~q ),
	.datad(\inst114|systemRunning~q ),
	.cin(gnd),
	.combout(\PC|q[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[7]~48 .lut_mask = 16'h4F0F;
defparam \PC|q[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N13
dffeas \PC|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[5]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[5] .is_wysiwyg = "true";
defparam \PC|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
cycloneive_lcell_comb \incrementer_inst|pc_post[6]~12 (
// Equation(s):
// \incrementer_inst|pc_post[6]~12_combout  = (\PC|q [6] & (\incrementer_inst|pc_post[5]~11  $ (GND))) # (!\PC|q [6] & (!\incrementer_inst|pc_post[5]~11  & VCC))
// \incrementer_inst|pc_post[6]~13  = CARRY((\PC|q [6] & !\incrementer_inst|pc_post[5]~11 ))

	.dataa(\PC|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[5]~11 ),
	.combout(\incrementer_inst|pc_post[6]~12_combout ),
	.cout(\incrementer_inst|pc_post[6]~13 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[6]~12 .lut_mask = 16'hA50A;
defparam \incrementer_inst|pc_post[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
cycloneive_lcell_comb \incrementer_inst|pc_post[7]~14 (
// Equation(s):
// \incrementer_inst|pc_post[7]~14_combout  = (\PC|q [7] & (!\incrementer_inst|pc_post[6]~13 )) # (!\PC|q [7] & ((\incrementer_inst|pc_post[6]~13 ) # (GND)))
// \incrementer_inst|pc_post[7]~15  = CARRY((!\incrementer_inst|pc_post[6]~13 ) # (!\PC|q [7]))

	.dataa(gnd),
	.datab(\PC|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[6]~13 ),
	.combout(\incrementer_inst|pc_post[7]~14_combout ),
	.cout(\incrementer_inst|pc_post[7]~15 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[7]~14 .lut_mask = 16'h3C3F;
defparam \incrementer_inst|pc_post[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneive_lcell_comb \incrementer_inst|pc_post[8]~16 (
// Equation(s):
// \incrementer_inst|pc_post[8]~16_combout  = (\PC|q [8] & (\incrementer_inst|pc_post[7]~15  $ (GND))) # (!\PC|q [8] & (!\incrementer_inst|pc_post[7]~15  & VCC))
// \incrementer_inst|pc_post[8]~17  = CARRY((\PC|q [8] & !\incrementer_inst|pc_post[7]~15 ))

	.dataa(gnd),
	.datab(\PC|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[7]~15 ),
	.combout(\incrementer_inst|pc_post[8]~16_combout ),
	.cout(\incrementer_inst|pc_post[8]~17 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[8]~16 .lut_mask = 16'hC30C;
defparam \incrementer_inst|pc_post[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N17
dffeas \PC_IFID|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[8] .is_wysiwyg = "true";
defparam \PC_IFID|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N15
dffeas \PC_IFID|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[7] .is_wysiwyg = "true";
defparam \PC_IFID|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N13
dffeas \PC_IFID|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[6] .is_wysiwyg = "true";
defparam \PC_IFID|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneive_lcell_comb \PC|q[6]~28 (
// Equation(s):
// \PC|q[6]~28_combout  = ((\IR|q [6] $ (\PC_IFID|q [6] $ (!\PC|q[5]~27 )))) # (GND)
// \PC|q[6]~29  = CARRY((\IR|q [6] & ((\PC_IFID|q [6]) # (!\PC|q[5]~27 ))) # (!\IR|q [6] & (\PC_IFID|q [6] & !\PC|q[5]~27 )))

	.dataa(\IR|q [6]),
	.datab(\PC_IFID|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[5]~27 ),
	.combout(\PC|q[6]~28_combout ),
	.cout(\PC|q[6]~29 ));
// synopsys translate_off
defparam \PC|q[6]~28 .lut_mask = 16'h698E;
defparam \PC|q[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneive_lcell_comb \PC|q[7]~30 (
// Equation(s):
// \PC|q[7]~30_combout  = (\IR|q [7] & ((\PC_IFID|q [7] & (\PC|q[6]~29  & VCC)) # (!\PC_IFID|q [7] & (!\PC|q[6]~29 )))) # (!\IR|q [7] & ((\PC_IFID|q [7] & (!\PC|q[6]~29 )) # (!\PC_IFID|q [7] & ((\PC|q[6]~29 ) # (GND)))))
// \PC|q[7]~31  = CARRY((\IR|q [7] & (!\PC_IFID|q [7] & !\PC|q[6]~29 )) # (!\IR|q [7] & ((!\PC|q[6]~29 ) # (!\PC_IFID|q [7]))))

	.dataa(\IR|q [7]),
	.datab(\PC_IFID|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[6]~29 ),
	.combout(\PC|q[7]~30_combout ),
	.cout(\PC|q[7]~31 ));
// synopsys translate_off
defparam \PC|q[7]~30 .lut_mask = 16'h9617;
defparam \PC|q[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneive_lcell_comb \PC|q[8]~32 (
// Equation(s):
// \PC|q[8]~32_combout  = ((\IR|q [7] $ (\PC_IFID|q [8] $ (!\PC|q[7]~31 )))) # (GND)
// \PC|q[8]~33  = CARRY((\IR|q [7] & ((\PC_IFID|q [8]) # (!\PC|q[7]~31 ))) # (!\IR|q [7] & (\PC_IFID|q [8] & !\PC|q[7]~31 )))

	.dataa(\IR|q [7]),
	.datab(\PC_IFID|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[7]~31 ),
	.combout(\PC|q[8]~32_combout ),
	.cout(\PC|q[8]~33 ));
// synopsys translate_off
defparam \PC|q[8]~32 .lut_mask = 16'h698E;
defparam \PC|q[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneive_lcell_comb \PC|q[8]~feeder (
// Equation(s):
// \PC|q[8]~feeder_combout  = \PC|q[8]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[8]~32_combout ),
	.cin(gnd),
	.combout(\PC|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[8]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N31
dffeas \PC|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[8]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[8] .is_wysiwyg = "true";
defparam \PC|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
cycloneive_lcell_comb \incrementer_inst|pc_post[9]~18 (
// Equation(s):
// \incrementer_inst|pc_post[9]~18_combout  = (\PC|q [9] & (!\incrementer_inst|pc_post[8]~17 )) # (!\PC|q [9] & ((\incrementer_inst|pc_post[8]~17 ) # (GND)))
// \incrementer_inst|pc_post[9]~19  = CARRY((!\incrementer_inst|pc_post[8]~17 ) # (!\PC|q [9]))

	.dataa(gnd),
	.datab(\PC|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[8]~17 ),
	.combout(\incrementer_inst|pc_post[9]~18_combout ),
	.cout(\incrementer_inst|pc_post[9]~19 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[9]~18 .lut_mask = 16'h3C3F;
defparam \incrementer_inst|pc_post[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N19
dffeas \PC_IFID|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[9] .is_wysiwyg = "true";
defparam \PC_IFID|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneive_lcell_comb \PC|q[9]~34 (
// Equation(s):
// \PC|q[9]~34_combout  = (\IR|q [7] & ((\PC_IFID|q [9] & (\PC|q[8]~33  & VCC)) # (!\PC_IFID|q [9] & (!\PC|q[8]~33 )))) # (!\IR|q [7] & ((\PC_IFID|q [9] & (!\PC|q[8]~33 )) # (!\PC_IFID|q [9] & ((\PC|q[8]~33 ) # (GND)))))
// \PC|q[9]~35  = CARRY((\IR|q [7] & (!\PC_IFID|q [9] & !\PC|q[8]~33 )) # (!\IR|q [7] & ((!\PC|q[8]~33 ) # (!\PC_IFID|q [9]))))

	.dataa(\IR|q [7]),
	.datab(\PC_IFID|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[8]~33 ),
	.combout(\PC|q[9]~34_combout ),
	.cout(\PC|q[9]~35 ));
// synopsys translate_off
defparam \PC|q[9]~34 .lut_mask = 16'h9617;
defparam \PC|q[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneive_lcell_comb \PC|q[9]~feeder (
// Equation(s):
// \PC|q[9]~feeder_combout  = \PC|q[9]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[9]~34_combout ),
	.cin(gnd),
	.combout(\PC|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[9]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N29
dffeas \PC|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[9]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[9]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[9] .is_wysiwyg = "true";
defparam \PC|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneive_lcell_comb \incrementer_inst|pc_post[10]~20 (
// Equation(s):
// \incrementer_inst|pc_post[10]~20_combout  = (\PC|q [10] & (\incrementer_inst|pc_post[9]~19  $ (GND))) # (!\PC|q [10] & (!\incrementer_inst|pc_post[9]~19  & VCC))
// \incrementer_inst|pc_post[10]~21  = CARRY((\PC|q [10] & !\incrementer_inst|pc_post[9]~19 ))

	.dataa(\PC|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[9]~19 ),
	.combout(\incrementer_inst|pc_post[10]~20_combout ),
	.cout(\incrementer_inst|pc_post[10]~21 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[10]~20 .lut_mask = 16'hA50A;
defparam \incrementer_inst|pc_post[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N21
dffeas \PC_IFID|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[10]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[10] .is_wysiwyg = "true";
defparam \PC_IFID|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneive_lcell_comb \PC|q[10]~36 (
// Equation(s):
// \PC|q[10]~36_combout  = ((\PC_IFID|q [10] $ (\IR|q [7] $ (!\PC|q[9]~35 )))) # (GND)
// \PC|q[10]~37  = CARRY((\PC_IFID|q [10] & ((\IR|q [7]) # (!\PC|q[9]~35 ))) # (!\PC_IFID|q [10] & (\IR|q [7] & !\PC|q[9]~35 )))

	.dataa(\PC_IFID|q [10]),
	.datab(\IR|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[9]~35 ),
	.combout(\PC|q[10]~36_combout ),
	.cout(\PC|q[10]~37 ));
// synopsys translate_off
defparam \PC|q[10]~36 .lut_mask = 16'h698E;
defparam \PC|q[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneive_lcell_comb \PC|q[10]~feeder (
// Equation(s):
// \PC|q[10]~feeder_combout  = \PC|q[10]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[10]~36_combout ),
	.cin(gnd),
	.combout(\PC|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[10]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N11
dffeas \PC|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[10]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[10] .is_wysiwyg = "true";
defparam \PC|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneive_lcell_comb \incrementer_inst|pc_post[11]~22 (
// Equation(s):
// \incrementer_inst|pc_post[11]~22_combout  = (\PC|q [11] & (!\incrementer_inst|pc_post[10]~21 )) # (!\PC|q [11] & ((\incrementer_inst|pc_post[10]~21 ) # (GND)))
// \incrementer_inst|pc_post[11]~23  = CARRY((!\incrementer_inst|pc_post[10]~21 ) # (!\PC|q [11]))

	.dataa(\PC|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[10]~21 ),
	.combout(\incrementer_inst|pc_post[11]~22_combout ),
	.cout(\incrementer_inst|pc_post[11]~23 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[11]~22 .lut_mask = 16'h5A5F;
defparam \incrementer_inst|pc_post[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N23
dffeas \PC_IFID|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[11] .is_wysiwyg = "true";
defparam \PC_IFID|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneive_lcell_comb \PC|q[11]~38 (
// Equation(s):
// \PC|q[11]~38_combout  = (\IR|q [7] & ((\PC_IFID|q [11] & (\PC|q[10]~37  & VCC)) # (!\PC_IFID|q [11] & (!\PC|q[10]~37 )))) # (!\IR|q [7] & ((\PC_IFID|q [11] & (!\PC|q[10]~37 )) # (!\PC_IFID|q [11] & ((\PC|q[10]~37 ) # (GND)))))
// \PC|q[11]~39  = CARRY((\IR|q [7] & (!\PC_IFID|q [11] & !\PC|q[10]~37 )) # (!\IR|q [7] & ((!\PC|q[10]~37 ) # (!\PC_IFID|q [11]))))

	.dataa(\IR|q [7]),
	.datab(\PC_IFID|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[10]~37 ),
	.combout(\PC|q[11]~38_combout ),
	.cout(\PC|q[11]~39 ));
// synopsys translate_off
defparam \PC|q[11]~38 .lut_mask = 16'h9617;
defparam \PC|q[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
cycloneive_lcell_comb \PC|q[11]~feeder (
// Equation(s):
// \PC|q[11]~feeder_combout  = \PC|q[11]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[11]~38_combout ),
	.cin(gnd),
	.combout(\PC|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[11]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N1
dffeas \PC|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[11]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[11] .is_wysiwyg = "true";
defparam \PC|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cycloneive_ram_block \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|q [11],\PC|q [10],\PC|q [9],\PC|q [8],\PC|q [7],\PC|q [6],\PC|q [5],\PC|q [4],\PC|q [3],\PC|q [2],\PC|q [1],\PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "All_Instructions.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_afl1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DD14C8C1FCC180C1C0C183040C10030500C103050C1000C04C1304C13000;
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cycloneive_ram_block \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|q [11],\PC|q [10],\PC|q [9],\PC|q [8],\PC|q [7],\PC|q [6],\PC|q [5],\PC|q [4],\PC|q [3],\PC|q [2],\PC|q [1],\PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "All_Instructions.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_afl1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033A5B73A133A133A133A1CE873A10CE843380CE873A1433333CCE738CC50;
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hE4E4;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .lut_mask = 16'hFFF0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N23
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cycloneive_ram_block \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|q [11],\PC|q [10],\PC|q [9],\PC|q [8],\PC|q [7],\PC|q [6],\PC|q [5],\PC|q [4],\PC|q [3],\PC|q [2],\PC|q [1],\PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "All_Instructions.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_afl1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA832C0532C032C032C032C0CB132C40CB1032D4CB132C4032B32CCB32CCA00;
// synopsys translate_on

// Location: M9K_X58_Y25_N0
cycloneive_ram_block \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|q [11],\PC|q [10],\PC|q [9],\PC|q [8],\PC|q [7],\PC|q [6],\PC|q [5],\PC|q [4],\PC|q [3],\PC|q [2],\PC|q [1],\PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "All_Instructions.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_afl1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8DDB2DDDBE9DBE9DBE9DBE76F9DBEA76FA9DBE76F9DBEA9DADDB76DDB76AA;
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFA0A;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N7
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hCACA;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N29
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hAFA0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N17
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hCFC0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N5
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hE4E4;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N11
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cycloneive_ram_block \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|q [11],\PC|q [10],\PC|q [9],\PC|q [8],\PC|q [7],\PC|q [6],\PC|q [5],\PC|q [4],\PC|q [3],\PC|q [2],\PC|q [1],\PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "All_Instructions.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_afl1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000330C37300330033003300CC033004CC013300CC033021331731CD331CC84;
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCACA;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hD8D8;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N3
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hD8D8;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N9
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cycloneive_ram_block \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|q [11],\PC|q [10],\PC|q [9],\PC|q [8],\PC|q [7],\PC|q [6],\PC|q [5],\PC|q [4],\PC|q [3],\PC|q [2],\PC|q [1],\PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "All_Instructions.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_afl1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC2C88C27CC240C200C2030B0C28030900C243080C2000C08C2308C23000;
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hE4E4;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N13
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCACA;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N15
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hD8D8;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N27
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneive_lcell_comb \IR|q[7]~12 (
// Equation(s):
// \IR|q[7]~12_combout  = (\inst6~0_combout ) # ((\sysrunIFID~0_combout  & (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7])) # (!\sysrunIFID~0_combout  & ((\IR|q [7]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\sysrunIFID~0_combout ),
	.datac(\inst6~0_combout ),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\IR|q[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[7]~12 .lut_mask = 16'hFBF8;
defparam \IR|q[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneive_lcell_comb \IR|q[7]~13 (
// Equation(s):
// \IR|q[7]~13_combout  = (\inst114|branch~9_combout ) # ((\inst114|branch~8_combout ) # ((\inst114|branch~4_combout ) # (\IR|q[7]~12_combout )))

	.dataa(\inst114|branch~9_combout ),
	.datab(\inst114|branch~8_combout ),
	.datac(\inst114|branch~4_combout ),
	.datad(\IR|q[7]~12_combout ),
	.cin(gnd),
	.combout(\IR|q[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[7]~13 .lut_mask = 16'hFFFE;
defparam \IR|q[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N25
dffeas \IR|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[7] .is_wysiwyg = "true";
defparam \IR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneive_lcell_comb \PC|q[7]~feeder (
// Equation(s):
// \PC|q[7]~feeder_combout  = \PC|q[7]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[7]~30_combout ),
	.cin(gnd),
	.combout(\PC|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[7]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N9
dffeas \PC|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[7]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[7] .is_wysiwyg = "true";
defparam \PC|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneive_lcell_comb \IR|q[6]~16 (
// Equation(s):
// \IR|q[6]~16_combout  = (\inst6~0_combout ) # ((\sysrunIFID~0_combout  & (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6])) # (!\sysrunIFID~0_combout  & ((\IR|q [6]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\IR|q [6]),
	.datac(\inst6~0_combout ),
	.datad(\sysrunIFID~0_combout ),
	.cin(gnd),
	.combout(\IR|q[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[6]~16 .lut_mask = 16'hFAFC;
defparam \IR|q[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneive_lcell_comb \IR|q[6]~17 (
// Equation(s):
// \IR|q[6]~17_combout  = (\inst114|branch~9_combout ) # ((\inst114|branch~8_combout ) # ((\inst114|branch~4_combout ) # (\IR|q[6]~16_combout )))

	.dataa(\inst114|branch~9_combout ),
	.datab(\inst114|branch~8_combout ),
	.datac(\inst114|branch~4_combout ),
	.datad(\IR|q[6]~16_combout ),
	.cin(gnd),
	.combout(\IR|q[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[6]~17 .lut_mask = 16'hFFFE;
defparam \IR|q[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N29
dffeas \IR|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[6] .is_wysiwyg = "true";
defparam \IR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
cycloneive_lcell_comb \PC|q[6]~feeder (
// Equation(s):
// \PC|q[6]~feeder_combout  = \PC|q[6]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[6]~28_combout ),
	.cin(gnd),
	.combout(\PC|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[6]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N27
dffeas \PC|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[6]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[6] .is_wysiwyg = "true";
defparam \PC|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \IR|q[8]~30 (
// Equation(s):
// \IR|q[8]~30_combout  = (!\inst6~0_combout  & ((\sysrunIFID~0_combout  & ((\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]))) # (!\sysrunIFID~0_combout  & (\IR|q [8]))))

	.dataa(\inst6~0_combout ),
	.datab(\IR|q [8]),
	.datac(\sysrunIFID~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\IR|q[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[8]~30 .lut_mask = 16'h5404;
defparam \IR|q[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \IR|q[8]~31 (
// Equation(s):
// \IR|q[8]~31_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~9_combout  & (\IR|q[8]~30_combout  & !\inst114|branch~4_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~9_combout ),
	.datac(\IR|q[8]~30_combout ),
	.datad(\inst114|branch~4_combout ),
	.cin(gnd),
	.combout(\IR|q[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[8]~31 .lut_mask = 16'h0010;
defparam \IR|q[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \IR|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[8] .is_wysiwyg = "true";
defparam \IR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \IR|q[12]~24 (
// Equation(s):
// \IR|q[12]~24_combout  = (!\inst6~0_combout  & ((\sysrunIFID~0_combout  & (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12])) # (!\sysrunIFID~0_combout  & ((\IR|q [12])))))

	.dataa(\inst6~0_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datac(\sysrunIFID~0_combout ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\IR|q[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[12]~24 .lut_mask = 16'h4540;
defparam \IR|q[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \IR|q[12]~25 (
// Equation(s):
// \IR|q[12]~25_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~4_combout  & (\IR|q[12]~24_combout  & !\inst114|branch~9_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\IR|q[12]~24_combout ),
	.datad(\inst114|branch~9_combout ),
	.cin(gnd),
	.combout(\IR|q[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[12]~25 .lut_mask = 16'h0010;
defparam \IR|q[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \IR|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[12] .is_wysiwyg = "true";
defparam \IR|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneive_lcell_comb \IR|q[11]~22 (
// Equation(s):
// \IR|q[11]~22_combout  = (!\inst6~0_combout  & ((\sysrunIFID~0_combout  & (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11])) # (!\sysrunIFID~0_combout  & ((\IR|q [11])))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\IR|q [11]),
	.datac(\inst6~0_combout ),
	.datad(\sysrunIFID~0_combout ),
	.cin(gnd),
	.combout(\IR|q[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[11]~22 .lut_mask = 16'h0A0C;
defparam \IR|q[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneive_lcell_comb \IR|q[11]~23 (
// Equation(s):
// \IR|q[11]~23_combout  = (!\inst114|branch~9_combout  & (!\inst114|branch~4_combout  & (\IR|q[11]~22_combout  & !\inst114|branch~8_combout )))

	.dataa(\inst114|branch~9_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\IR|q[11]~22_combout ),
	.datad(\inst114|branch~8_combout ),
	.cin(gnd),
	.combout(\IR|q[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[11]~23 .lut_mask = 16'h0010;
defparam \IR|q[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N1
dffeas \IR|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[11] .is_wysiwyg = "true";
defparam \IR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \inst114|notReadRsRd~1 (
// Equation(s):
// \inst114|notReadRsRd~1_combout  = (\IR|q [12] & (!\IR|q [10] & \IR|q [11]))

	.dataa(gnd),
	.datab(\IR|q [12]),
	.datac(\IR|q [10]),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst114|notReadRsRd~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|notReadRsRd~1 .lut_mask = 16'h0C00;
defparam \inst114|notReadRsRd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \inst114|branch~0 (
// Equation(s):
// \inst114|branch~0_combout  = (\inst114|notReadRsRd~0_combout  & (!\IR|q [8] & (\IR|q [15] & \inst114|notReadRsRd~1_combout )))

	.dataa(\inst114|notReadRsRd~0_combout ),
	.datab(\IR|q [8]),
	.datac(\IR|q [15]),
	.datad(\inst114|notReadRsRd~1_combout ),
	.cin(gnd),
	.combout(\inst114|branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~0 .lut_mask = 16'h2000;
defparam \inst114|branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \inst114|branch~6 (
// Equation(s):
// \inst114|branch~6_combout  = (\IR|q [9] & (((\inst114|branch~0_combout )))) # (!\IR|q [9] & (\inst114|branch~5_combout  & ((\inst114|branch~1_combout ))))

	.dataa(\inst114|branch~5_combout ),
	.datab(\inst114|branch~0_combout ),
	.datac(\IR|q [9]),
	.datad(\inst114|branch~1_combout ),
	.cin(gnd),
	.combout(\inst114|branch~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~6 .lut_mask = 16'hCAC0;
defparam \inst114|branch~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneive_lcell_comb \inst22|regWrite_MEM~0 (
// Equation(s):
// \inst22|regWrite_MEM~0_combout  = (\reset2~q  & \inst20|regWrite_EX~q )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst20|regWrite_EX~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|regWrite_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|regWrite_MEM~0 .lut_mask = 16'hA0A0;
defparam \inst22|regWrite_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneive_lcell_comb \inst22|inputEnable_MEM~0 (
// Equation(s):
// \inst22|inputEnable_MEM~0_combout  = (\inst114|systemRunning~q ) # (!\reset2~q )

	.dataa(gnd),
	.datab(\inst114|systemRunning~q ),
	.datac(\reset2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|inputEnable_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inputEnable_MEM~0 .lut_mask = 16'hCFCF;
defparam \inst22|inputEnable_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N7
dffeas \inst22|regWrite_MEM (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst22|regWrite_MEM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|regWrite_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|regWrite_MEM .is_wysiwyg = "true";
defparam \inst22|regWrite_MEM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \IR|q[14]~8 (
// Equation(s):
// \IR|q[14]~8_combout  = (\inst6~0_combout ) # ((\sysrunIFID~0_combout  & ((\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]))) # (!\sysrunIFID~0_combout  & (\IR|q [14])))

	.dataa(\inst6~0_combout ),
	.datab(\IR|q [14]),
	.datac(\sysrunIFID~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\IR|q[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[14]~8 .lut_mask = 16'hFEAE;
defparam \IR|q[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \IR|q[14]~9 (
// Equation(s):
// \IR|q[14]~9_combout  = (\inst114|branch~8_combout ) # ((\inst114|branch~4_combout ) # ((\IR|q[14]~8_combout ) # (\inst114|branch~9_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\IR|q[14]~8_combout ),
	.datad(\inst114|branch~9_combout ),
	.cin(gnd),
	.combout(\IR|q[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[14]~9 .lut_mask = 16'hFFFE;
defparam \IR|q[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \IR|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[14]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[14] .is_wysiwyg = "true";
defparam \IR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \multiplexer_regDst|out[2]~2 (
// Equation(s):
// \multiplexer_regDst|out[2]~2_combout  = (\IR|q [14] & (\IR|q [10])) # (!\IR|q [14] & ((\IR|q [15] & (\IR|q [10])) # (!\IR|q [15] & ((\IR|q [13])))))

	.dataa(\IR|q [14]),
	.datab(\IR|q [10]),
	.datac(\IR|q [15]),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\multiplexer_regDst|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_regDst|out[2]~2 .lut_mask = 16'hCDC8;
defparam \multiplexer_regDst|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \inst16|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_regDst|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|q[2] .is_wysiwyg = "true";
defparam \inst16|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N9
dffeas \inst17|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst16|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|q[2] .is_wysiwyg = "true";
defparam \inst17|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneive_lcell_comb \multiplexer_regDst|out[0]~1 (
// Equation(s):
// \multiplexer_regDst|out[0]~1_combout  = (\IR|q [14] & (\IR|q [8])) # (!\IR|q [14] & ((\IR|q [15] & (\IR|q [8])) # (!\IR|q [15] & ((\IR|q [11])))))

	.dataa(\IR|q [14]),
	.datab(\IR|q [8]),
	.datac(\IR|q [15]),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\multiplexer_regDst|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_regDst|out[0]~1 .lut_mask = 16'hCDC8;
defparam \multiplexer_regDst|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N15
dffeas \inst16|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_regDst|out[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|q[0] .is_wysiwyg = "true";
defparam \inst16|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas \inst17|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst16|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|q[0] .is_wysiwyg = "true";
defparam \inst17|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \inst2|FwdA[0]~0 (
// Equation(s):
// \inst2|FwdA[0]~0_combout  = (\IR|q [12] & (\inst17|q [1] & (\inst17|q [0] $ (!\IR|q [11])))) # (!\IR|q [12] & (!\inst17|q [1] & (\inst17|q [0] $ (!\IR|q [11]))))

	.dataa(\IR|q [12]),
	.datab(\inst17|q [0]),
	.datac(\inst17|q [1]),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst2|FwdA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FwdA[0]~0 .lut_mask = 16'h8421;
defparam \inst2|FwdA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \inst2|FwdA[0] (
// Equation(s):
// \inst2|FwdA [0] = (\inst22|regWrite_MEM~q  & (\inst2|FwdA[0]~0_combout  & (\IR|q [13] $ (!\inst17|q [2]))))

	.dataa(\inst22|regWrite_MEM~q ),
	.datab(\IR|q [13]),
	.datac(\inst17|q [2]),
	.datad(\inst2|FwdA[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|FwdA [0]),
	.cout());
// synopsys translate_off
defparam \inst2|FwdA[0] .lut_mask = 16'h8200;
defparam \inst2|FwdA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneive_lcell_comb \FwdAFwdB_IDEX|q~3 (
// Equation(s):
// \FwdAFwdB_IDEX|q~3_combout  = (\reset2~q  & \inst2|FwdA [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset2~q ),
	.datad(\inst2|FwdA [0]),
	.cin(gnd),
	.combout(\FwdAFwdB_IDEX|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \FwdAFwdB_IDEX|q~3 .lut_mask = 16'hF000;
defparam \FwdAFwdB_IDEX|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \FwdAFwdB_IDEX|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FwdAFwdB_IDEX|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FwdAFwdB_IDEX|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FwdAFwdB_IDEX|q[2] .is_wysiwyg = "true";
defparam \FwdAFwdB_IDEX|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \inst114|Equal8~0 (
// Equation(s):
// \inst114|Equal8~0_combout  = (\IR|q [14] & (\IR|q [15] & \IR|q [7]))

	.dataa(gnd),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\inst114|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal8~0 .lut_mask = 16'hC000;
defparam \inst114|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \inst20|DRSrc_EX~0 (
// Equation(s):
// \inst20|DRSrc_EX~0_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & \inst114|Equal8~0_combout ))

	.dataa(gnd),
	.datab(\reset2~q ),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\inst114|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst20|DRSrc_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DRSrc_EX~0 .lut_mask = 16'hC000;
defparam \inst20|DRSrc_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \inst20|ALUOp_EX[1]~0 (
// Equation(s):
// \inst20|ALUOp_EX[1]~0_combout  = ((\inst114|systemRunning~q ) # (!\inst25|IDFlush~0_combout )) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\inst114|systemRunning~q ),
	.cin(gnd),
	.combout(\inst20|ALUOp_EX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|ALUOp_EX[1]~0 .lut_mask = 16'hFF5F;
defparam \inst20|ALUOp_EX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N29
dffeas \inst20|DRSrc_EX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|DRSrc_EX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|DRSrc_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|DRSrc_EX .is_wysiwyg = "true";
defparam \inst20|DRSrc_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \inst20|ALUSrcAR_EX~2 (
// Equation(s):
// \inst20|ALUSrcAR_EX~2_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & (\IR|q [15] & \IR|q [14])))

	.dataa(\reset2~q ),
	.datab(\inst25|IDFlush~0_combout ),
	.datac(\IR|q [15]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\inst20|ALUSrcAR_EX~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|ALUSrcAR_EX~2 .lut_mask = 16'h8000;
defparam \inst20|ALUSrcAR_EX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N5
dffeas \inst20|ALUSrcAR_EX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|ALUSrcAR_EX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|ALUSrcAR_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|ALUSrcAR_EX .is_wysiwyg = "true";
defparam \inst20|ALUSrcAR_EX .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \signExtendedD_IDEX|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signExtendedD_IDEX|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \signExtendedD_IDEX|q[7] .is_wysiwyg = "true";
defparam \signExtendedD_IDEX|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[14]~17 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[14]~17_combout  = (\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[14]~22_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [7])))

	.dataa(\multiplexer_fwda10_11|out[14]~22_combout ),
	.datab(gnd),
	.datac(\inst20|ALUSrcAR_EX~q ),
	.datad(\signExtendedD_IDEX|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[14]~17 .lut_mask = 16'hAFA0;
defparam \multiplexer_ALUSrcAR|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \inst114|Equal12~0 (
// Equation(s):
// \inst114|Equal12~0_combout  = (!\IR|q [14] & (!\IR|q [12] & (\IR|q [15] & !\IR|q [11])))

	.dataa(\IR|q [14]),
	.datab(\IR|q [12]),
	.datac(\IR|q [15]),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst114|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal12~0 .lut_mask = 16'h0010;
defparam \inst114|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \inst114|ALUOp[1]~1 (
// Equation(s):
// \inst114|ALUOp[1]~1_combout  = (\inst114|Equal6~0_combout  & ((\IR|q [5]) # ((!\IR|q [13] & \inst114|Equal12~0_combout )))) # (!\inst114|Equal6~0_combout  & (((!\IR|q [13] & \inst114|Equal12~0_combout ))))

	.dataa(\inst114|Equal6~0_combout ),
	.datab(\IR|q [5]),
	.datac(\IR|q [13]),
	.datad(\inst114|Equal12~0_combout ),
	.cin(gnd),
	.combout(\inst114|ALUOp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|ALUOp[1]~1 .lut_mask = 16'h8F88;
defparam \inst114|ALUOp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \inst20|ALUOp_EX~3 (
// Equation(s):
// \inst20|ALUOp_EX~3_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & \inst114|ALUOp[1]~1_combout ))

	.dataa(\reset2~q ),
	.datab(\inst25|IDFlush~0_combout ),
	.datac(\inst114|ALUOp[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst20|ALUOp_EX~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|ALUOp_EX~3 .lut_mask = 16'h8080;
defparam \inst20|ALUOp_EX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N17
dffeas \inst20|ALUOp_EX[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|ALUOp_EX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|ALUOp_EX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|ALUOp_EX[1] .is_wysiwyg = "true";
defparam \inst20|ALUOp_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \inst114|ALUOp[2]~0 (
// Equation(s):
// \inst114|ALUOp[2]~0_combout  = (\inst114|Equal6~0_combout  & ((\IR|q [6]) # ((!\IR|q [13] & \inst114|Equal12~0_combout )))) # (!\inst114|Equal6~0_combout  & (((!\IR|q [13] & \inst114|Equal12~0_combout ))))

	.dataa(\inst114|Equal6~0_combout ),
	.datab(\IR|q [6]),
	.datac(\IR|q [13]),
	.datad(\inst114|Equal12~0_combout ),
	.cin(gnd),
	.combout(\inst114|ALUOp[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|ALUOp[2]~0 .lut_mask = 16'h8F88;
defparam \inst114|ALUOp[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \inst20|ALUOp_EX~4 (
// Equation(s):
// \inst20|ALUOp_EX~4_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & \inst114|ALUOp[2]~0_combout ))

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\inst114|ALUOp[2]~0_combout ),
	.cin(gnd),
	.combout(\inst20|ALUOp_EX~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|ALUOp_EX~4 .lut_mask = 16'hA000;
defparam \inst20|ALUOp_EX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N3
dffeas \inst20|ALUOp_EX[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|ALUOp_EX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|ALUOp_EX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|ALUOp_EX[2] .is_wysiwyg = "true";
defparam \inst20|ALUOp_EX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \inst20|ALUOp_EX~2 (
// Equation(s):
// \inst20|ALUOp_EX~2_combout  = (\reset2~q  & (\inst114|Equal6~0_combout  & (\inst25|IDFlush~0_combout  & \IR|q [4])))

	.dataa(\reset2~q ),
	.datab(\inst114|Equal6~0_combout ),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\IR|q [4]),
	.cin(gnd),
	.combout(\inst20|ALUOp_EX~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|ALUOp_EX~2 .lut_mask = 16'h8000;
defparam \inst20|ALUOp_EX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N31
dffeas \inst20|ALUOp_EX[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|ALUOp_EX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|ALUOp_EX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|ALUOp_EX[0] .is_wysiwyg = "true";
defparam \inst20|ALUOp_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \inst19|Mux5~2 (
// Equation(s):
// \inst19|Mux5~2_combout  = (\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [2]) # (\inst20|ALUOp_EX [0])))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(gnd),
	.datac(\inst20|ALUOp_EX [2]),
	.datad(\inst20|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\inst19|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux5~2 .lut_mask = 16'hAAA0;
defparam \inst19|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \inst19|Mux5~1 (
// Equation(s):
// \inst19|Mux5~1_combout  = ((\inst20|ALUOp_EX [2] & !\inst20|ALUOp_EX [0])) # (!\inst20|ALUOp_EX [1])

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(gnd),
	.datac(\inst20|ALUOp_EX [2]),
	.datad(\inst20|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\inst19|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux5~1 .lut_mask = 16'h55F5;
defparam \inst19|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \signExtendedD_IDEX|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signExtendedD_IDEX|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \signExtendedD_IDEX|q[2] .is_wysiwyg = "true";
defparam \signExtendedD_IDEX|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \signExtendedD_IDEX|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signExtendedD_IDEX|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \signExtendedD_IDEX|q[0] .is_wysiwyg = "true";
defparam \signExtendedD_IDEX|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneive_lcell_comb \FwdAFwdB_IDEX|q~0 (
// Equation(s):
// \FwdAFwdB_IDEX|q~0_combout  = (\inst25|Equal1~1_combout  & (\inst20|regWrite_EX~q  & \reset2~q ))

	.dataa(\inst25|Equal1~1_combout ),
	.datab(\inst20|regWrite_EX~q ),
	.datac(\reset2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FwdAFwdB_IDEX|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \FwdAFwdB_IDEX|q~0 .lut_mask = 16'h8080;
defparam \FwdAFwdB_IDEX|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N1
dffeas \FwdAFwdB_IDEX|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FwdAFwdB_IDEX|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FwdAFwdB_IDEX|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FwdAFwdB_IDEX|q[1] .is_wysiwyg = "true";
defparam \FwdAFwdB_IDEX|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \inst20|memWrite_EX~2 (
// Equation(s):
// \inst20|memWrite_EX~2_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & (!\IR|q [15] & \IR|q [14])))

	.dataa(\reset2~q ),
	.datab(\inst25|IDFlush~0_combout ),
	.datac(\IR|q [15]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\inst20|memWrite_EX~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|memWrite_EX~2 .lut_mask = 16'h0800;
defparam \inst20|memWrite_EX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N15
dffeas \inst20|memWrite_EX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|memWrite_EX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|memWrite_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|memWrite_EX .is_wysiwyg = "true";
defparam \inst20|memWrite_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneive_lcell_comb \inst22|memWrite_MEM~0 (
// Equation(s):
// \inst22|memWrite_MEM~0_combout  = (\inst20|memWrite_EX~q  & \reset2~q )

	.dataa(gnd),
	.datab(\inst20|memWrite_EX~q ),
	.datac(\reset2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|memWrite_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|memWrite_MEM~0 .lut_mask = 16'hC0C0;
defparam \inst22|memWrite_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N13
dffeas \inst22|memWrite_MEM (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst22|memWrite_MEM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|memWrite_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|memWrite_MEM .is_wysiwyg = "true";
defparam \inst22|memWrite_MEM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneive_lcell_comb inst32(
// Equation(s):
// \inst32~combout  = (\inst22|memWrite_MEM~q  & \inst114|systemRunning~q )

	.dataa(\inst22|memWrite_MEM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst114|systemRunning~q ),
	.cin(gnd),
	.combout(\inst32~combout ),
	.cout());
// synopsys translate_off
defparam inst32.lut_mask = 16'hAA00;
defparam inst32.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \inst20|inputEnable_EX~0 (
// Equation(s):
// \inst20|inputEnable_EX~0_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & \inst114|Equal11~0_combout ))

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\inst114|Equal11~0_combout ),
	.cin(gnd),
	.combout(\inst20|inputEnable_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inputEnable_EX~0 .lut_mask = 16'hA000;
defparam \inst20|inputEnable_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N13
dffeas \inst20|inputEnable_EX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|inputEnable_EX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|inputEnable_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|inputEnable_EX .is_wysiwyg = "true";
defparam \inst20|inputEnable_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \inst22|inputEnable_MEM~1 (
// Equation(s):
// \inst22|inputEnable_MEM~1_combout  = (\inst20|inputEnable_EX~q  & \reset2~q )

	.dataa(\inst20|inputEnable_EX~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst22|inputEnable_MEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inputEnable_MEM~1 .lut_mask = 16'hAA00;
defparam \inst22|inputEnable_MEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \inst22|inputEnable_MEM (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst22|inputEnable_MEM~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|inputEnable_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|inputEnable_MEM .is_wysiwyg = "true";
defparam \inst22|inputEnable_MEM .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N8
cycloneive_io_ibuf \externalInput[11]~input (
	.i(externalInput[11]),
	.ibar(gnd),
	.o(\externalInput[11]~input_o ));
// synopsys translate_off
defparam \externalInput[11]~input .bus_hold = "false";
defparam \externalInput[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \inst114|memRead~0 (
// Equation(s):
// \inst114|memRead~0_combout  = (!\inst114|Equal11~0_combout  & ((\IR|q [14]) # (\IR|q [15])))

	.dataa(\inst114|Equal11~0_combout ),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|memRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|memRead~0 .lut_mask = 16'h5454;
defparam \inst114|memRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \inst20|memToReg_EX~0 (
// Equation(s):
// \inst20|memToReg_EX~0_combout  = (!\inst114|memRead~0_combout  & (\inst25|IDFlush~0_combout  & \reset2~q ))

	.dataa(gnd),
	.datab(\inst114|memRead~0_combout ),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst20|memToReg_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|memToReg_EX~0 .lut_mask = 16'h3000;
defparam \inst20|memToReg_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \inst20|memToReg_EX~1 (
// Equation(s):
// \inst20|memToReg_EX~1_combout  = (\inst20|ALUOp_EX[1]~0_combout  & (\inst20|memToReg_EX~0_combout )) # (!\inst20|ALUOp_EX[1]~0_combout  & ((\inst20|memToReg_EX~q )))

	.dataa(\inst20|memToReg_EX~0_combout ),
	.datab(gnd),
	.datac(\inst20|memToReg_EX~q ),
	.datad(\inst20|ALUOp_EX[1]~0_combout ),
	.cin(gnd),
	.combout(\inst20|memToReg_EX~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|memToReg_EX~1 .lut_mask = 16'hAAF0;
defparam \inst20|memToReg_EX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \inst20|memToReg_EX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|memToReg_EX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|memToReg_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|memToReg_EX .is_wysiwyg = "true";
defparam \inst20|memToReg_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneive_lcell_comb \inst22|memRead_MEM~0 (
// Equation(s):
// \inst22|memRead_MEM~0_combout  = (\reset2~q  & \inst20|memToReg_EX~q )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst20|memToReg_EX~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|memRead_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|memRead_MEM~0 .lut_mask = 16'hA0A0;
defparam \inst22|memRead_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N11
dffeas \inst22|memToReg_MEM (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst22|memRead_MEM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|memToReg_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|memToReg_MEM .is_wysiwyg = "true";
defparam \inst22|memToReg_MEM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneive_lcell_comb \inst21|memToReg_WB~0 (
// Equation(s):
// \inst21|memToReg_WB~0_combout  = (\inst22|memToReg_MEM~q  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst22|memToReg_MEM~q ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst21|memToReg_WB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|memToReg_WB~0 .lut_mask = 16'hF000;
defparam \inst21|memToReg_WB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N13
dffeas \inst21|memToReg_WB (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst21|memToReg_WB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|memToReg_WB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|memToReg_WB .is_wysiwyg = "true";
defparam \inst21|memToReg_WB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \DR_MEMWB|q~15 (
// Equation(s):
// \DR_MEMWB|q~15_combout  = (\DR_EXMEM|q [0] & \reset2~q )

	.dataa(\DR_EXMEM|q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~15 .lut_mask = 16'hAA00;
defparam \DR_MEMWB|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N5
dffeas \DR_MEMWB|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[0] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneive_lcell_comb \inst21|regWrite_WB~0 (
// Equation(s):
// \inst21|regWrite_WB~0_combout  = (\reset2~q  & \inst22|regWrite_MEM~q )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst22|regWrite_MEM~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|regWrite_WB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|regWrite_WB~0 .lut_mask = 16'hA0A0;
defparam \inst21|regWrite_WB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N9
dffeas \inst21|regWrite_WB (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst21|regWrite_WB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|regWrite_WB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|regWrite_WB .is_wysiwyg = "true";
defparam \inst21|regWrite_WB .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N13
dffeas \inst18|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|q[1] .is_wysiwyg = "true";
defparam \inst18|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \inst18|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|q[0] .is_wysiwyg = "true";
defparam \inst18|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \inst13|READ_REG~0 (
// Equation(s):
// \inst13|READ_REG~0_combout  = (\inst18|q [1] & (\IR|q [12] & (\IR|q [11] $ (!\inst18|q [0])))) # (!\inst18|q [1] & (!\IR|q [12] & (\IR|q [11] $ (!\inst18|q [0]))))

	.dataa(\inst18|q [1]),
	.datab(\IR|q [11]),
	.datac(\inst18|q [0]),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|READ_REG~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|READ_REG~0 .lut_mask = 16'h8241;
defparam \inst13|READ_REG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N1
dffeas \inst18|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|q[2] .is_wysiwyg = "true";
defparam \inst18|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \inst13|READ_REG~1 (
// Equation(s):
// \inst13|READ_REG~1_combout  = (\inst21|regWrite_WB~q  & (\inst13|READ_REG~0_combout  & (\IR|q [13] $ (!\inst18|q [2]))))

	.dataa(\inst21|regWrite_WB~q ),
	.datab(\inst13|READ_REG~0_combout ),
	.datac(\IR|q [13]),
	.datad(\inst18|q [2]),
	.cin(gnd),
	.combout(\inst13|READ_REG~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|READ_REG~1 .lut_mask = 16'h8008;
defparam \inst13|READ_REG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \inst13|r~23 (
// Equation(s):
// \inst13|r~23_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [0])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [0])))))

	.dataa(\MDR_register|q [0]),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\DR_MEMWB|q [0]),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst13|r~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~23 .lut_mask = 16'hB800;
defparam \inst13|r~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \inst13|Decoder0~1 (
// Equation(s):
// \inst13|Decoder0~1_combout  = (\inst21|regWrite_WB~q  & (\inst114|systemRunning~q  & \inst18|q [0]))

	.dataa(\inst21|regWrite_WB~q ),
	.datab(\inst114|systemRunning~q ),
	.datac(\inst18|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Decoder0~1 .lut_mask = 16'h8080;
defparam \inst13|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \inst13|r[7][11]~4 (
// Equation(s):
// \inst13|r[7][11]~4_combout  = ((\inst13|Decoder0~1_combout  & (\inst18|q [2] & \inst18|q [1]))) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(\inst13|Decoder0~1_combout ),
	.datac(\inst18|q [2]),
	.datad(\inst18|q [1]),
	.cin(gnd),
	.combout(\inst13|r[7][11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[7][11]~4 .lut_mask = 16'hD555;
defparam \inst13|r[7][11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \inst13|r[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][0] .is_wysiwyg = "true";
defparam \inst13|r[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \inst13|r[5][3]~2 (
// Equation(s):
// \inst13|r[5][3]~2_combout  = ((\inst13|Decoder0~1_combout  & (\inst18|q [2] & !\inst18|q [1]))) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(\inst13|Decoder0~1_combout ),
	.datac(\inst18|q [2]),
	.datad(\inst18|q [1]),
	.cin(gnd),
	.combout(\inst13|r[5][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[5][3]~2 .lut_mask = 16'h55D5;
defparam \inst13|r[5][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \inst13|r[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][0] .is_wysiwyg = "true";
defparam \inst13|r[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \inst13|Decoder0~0 (
// Equation(s):
// \inst13|Decoder0~0_combout  = (\inst21|regWrite_WB~q  & (\inst114|systemRunning~q  & !\inst18|q [0]))

	.dataa(\inst21|regWrite_WB~q ),
	.datab(gnd),
	.datac(\inst114|systemRunning~q ),
	.datad(\inst18|q [0]),
	.cin(gnd),
	.combout(\inst13|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Decoder0~0 .lut_mask = 16'h00A0;
defparam \inst13|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \inst13|r[4][1]~3 (
// Equation(s):
// \inst13|r[4][1]~3_combout  = ((\inst13|Decoder0~0_combout  & (\inst18|q [2] & !\inst18|q [1]))) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(\inst13|Decoder0~0_combout ),
	.datac(\inst18|q [2]),
	.datad(\inst18|q [1]),
	.cin(gnd),
	.combout(\inst13|r[4][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[4][1]~3 .lut_mask = 16'h55D5;
defparam \inst13|r[4][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \inst13|r[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][0] .is_wysiwyg = "true";
defparam \inst13|r[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \inst13|AR[0]~90 (
// Equation(s):
// \inst13|AR[0]~90_combout  = (\IR|q [11] & ((\IR|q [12]) # ((\inst13|r[5][0]~q )))) # (!\IR|q [11] & (!\IR|q [12] & ((\inst13|r[4][0]~q ))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[5][0]~q ),
	.datad(\inst13|r[4][0]~q ),
	.cin(gnd),
	.combout(\inst13|AR[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[0]~90 .lut_mask = 16'hB9A8;
defparam \inst13|AR[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \inst13|r[6][11]~1 (
// Equation(s):
// \inst13|r[6][11]~1_combout  = ((\inst13|Decoder0~0_combout  & (\inst18|q [2] & \inst18|q [1]))) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(\inst13|Decoder0~0_combout ),
	.datac(\inst18|q [2]),
	.datad(\inst18|q [1]),
	.cin(gnd),
	.combout(\inst13|r[6][11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[6][11]~1 .lut_mask = 16'hD555;
defparam \inst13|r[6][11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N23
dffeas \inst13|r[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][0] .is_wysiwyg = "true";
defparam \inst13|r[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneive_lcell_comb \inst13|AR[0]~91 (
// Equation(s):
// \inst13|AR[0]~91_combout  = (\inst13|AR[0]~90_combout  & ((\inst13|r[7][0]~q ) # ((!\IR|q [12])))) # (!\inst13|AR[0]~90_combout  & (((\inst13|r[6][0]~q  & \IR|q [12]))))

	.dataa(\inst13|r[7][0]~q ),
	.datab(\inst13|AR[0]~90_combout ),
	.datac(\inst13|r[6][0]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[0]~91 .lut_mask = 16'hB8CC;
defparam \inst13|AR[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \inst13|r[2][11]~6 (
// Equation(s):
// \inst13|r[2][11]~6_combout  = ((\inst13|Decoder0~0_combout  & (!\inst18|q [2] & \inst18|q [1]))) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(\inst13|Decoder0~0_combout ),
	.datac(\inst18|q [2]),
	.datad(\inst18|q [1]),
	.cin(gnd),
	.combout(\inst13|r[2][11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[2][11]~6 .lut_mask = 16'h5D55;
defparam \inst13|r[2][11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \inst13|r[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][0] .is_wysiwyg = "true";
defparam \inst13|r[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \inst13|r[0][14]~7 (
// Equation(s):
// \inst13|r[0][14]~7_combout  = ((\inst13|Decoder0~0_combout  & (!\inst18|q [1] & !\inst18|q [2]))) # (!\reset2~q )

	.dataa(\inst13|Decoder0~0_combout ),
	.datab(\reset2~q ),
	.datac(\inst18|q [1]),
	.datad(\inst18|q [2]),
	.cin(gnd),
	.combout(\inst13|r[0][14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[0][14]~7 .lut_mask = 16'h333B;
defparam \inst13|r[0][14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \inst13|r[0][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][0] .is_wysiwyg = "true";
defparam \inst13|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \inst13|AR[0]~92 (
// Equation(s):
// \inst13|AR[0]~92_combout  = (\IR|q [12] & ((\inst13|r[2][0]~q ) # ((\IR|q [11])))) # (!\IR|q [12] & (((!\IR|q [11] & \inst13|r[0][0]~q ))))

	.dataa(\inst13|r[2][0]~q ),
	.datab(\IR|q [12]),
	.datac(\IR|q [11]),
	.datad(\inst13|r[0][0]~q ),
	.cin(gnd),
	.combout(\inst13|AR[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[0]~92 .lut_mask = 16'hCBC8;
defparam \inst13|AR[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \inst13|r[1][1]~5 (
// Equation(s):
// \inst13|r[1][1]~5_combout  = ((\inst13|Decoder0~1_combout  & (!\inst18|q [2] & !\inst18|q [1]))) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(\inst13|Decoder0~1_combout ),
	.datac(\inst18|q [2]),
	.datad(\inst18|q [1]),
	.cin(gnd),
	.combout(\inst13|r[1][1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[1][1]~5 .lut_mask = 16'h555D;
defparam \inst13|r[1][1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \inst13|r[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][0] .is_wysiwyg = "true";
defparam \inst13|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \inst13|r[3][0]~8 (
// Equation(s):
// \inst13|r[3][0]~8_combout  = ((\inst13|Decoder0~1_combout  & (!\inst18|q [2] & \inst18|q [1]))) # (!\reset2~q )

	.dataa(\inst13|Decoder0~1_combout ),
	.datab(\reset2~q ),
	.datac(\inst18|q [2]),
	.datad(\inst18|q [1]),
	.cin(gnd),
	.combout(\inst13|r[3][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[3][0]~8 .lut_mask = 16'h3B33;
defparam \inst13|r[3][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \inst13|r[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][0] .is_wysiwyg = "true";
defparam \inst13|r[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \inst13|AR[0]~93 (
// Equation(s):
// \inst13|AR[0]~93_combout  = (\inst13|AR[0]~92_combout  & (((\inst13|r[3][0]~q )) # (!\IR|q [11]))) # (!\inst13|AR[0]~92_combout  & (\IR|q [11] & (\inst13|r[1][0]~q )))

	.dataa(\inst13|AR[0]~92_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][0]~q ),
	.datad(\inst13|r[3][0]~q ),
	.cin(gnd),
	.combout(\inst13|AR[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[0]~93 .lut_mask = 16'hEA62;
defparam \inst13|AR[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \inst13|AR[0]~94 (
// Equation(s):
// \inst13|AR[0]~94_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[0]~91_combout )) # (!\IR|q [13] & ((\inst13|AR[0]~93_combout )))))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[0]~91_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|AR[0]~93_combout ),
	.cin(gnd),
	.combout(\inst13|AR[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[0]~94 .lut_mask = 16'h4540;
defparam \inst13|AR[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \inst13|AR[0]~95 (
// Equation(s):
// \inst13|AR[0]~95_combout  = (\inst13|AR[0]~94_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[0]~15_combout ))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\multiplexer_memToReg|out[0]~15_combout ),
	.datac(\inst13|AR[0]~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|AR[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[0]~95 .lut_mask = 16'hF8F8;
defparam \inst13|AR[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \AR|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[0]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[0] .is_wysiwyg = "true";
defparam \AR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \multiplexer_fwda10_11|out[0]~25 (
// Equation(s):
// \multiplexer_fwda10_11|out[0]~25_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [0])))) # (!\FwdAFwdB_IDEX|q [3] & (!\FwdAFwdB_IDEX|q [2] & ((\AR|q [0]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\DR_EXMEM|q [0]),
	.datad(\AR|q [0]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[0]~25 .lut_mask = 16'hD1C0;
defparam \multiplexer_fwda10_11|out[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \multiplexer_fwda10_11|out[0]~27 (
// Equation(s):
// \multiplexer_fwda10_11|out[0]~27_combout  = (\multiplexer_fwda10_11|out[0]~25_combout ) # ((\FwdAFwdB_IDEX|q [2] & (!\FwdAFwdB_IDEX|q [3] & \multiplexer_memToReg|out[0]~15_combout )))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\multiplexer_fwda10_11|out[0]~25_combout ),
	.datad(\multiplexer_memToReg|out[0]~15_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[0]~27 .lut_mask = 16'hF2F0;
defparam \multiplexer_fwda10_11|out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \AR_EXMEM|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\multiplexer_fwda10_11|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[0] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \inst20|ALUOp_EX~1 (
// Equation(s):
// \inst20|ALUOp_EX~1_combout  = (\reset2~q  & (\inst114|Equal6~0_combout  & (\inst25|IDFlush~0_combout  & \IR|q [7])))

	.dataa(\reset2~q ),
	.datab(\inst114|Equal6~0_combout ),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\inst20|ALUOp_EX~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|ALUOp_EX~1 .lut_mask = 16'h8000;
defparam \inst20|ALUOp_EX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N29
dffeas \inst20|ALUOp_EX[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|ALUOp_EX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|ALUOp_EX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|ALUOp_EX[3] .is_wysiwyg = "true";
defparam \inst20|ALUOp_EX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \DR_EXMEM|q[1]~0 (
// Equation(s):
// \DR_EXMEM|q[1]~0_combout  = (\inst20|DRSrc_EX~q  & ((\inst20|ALUOp_EX [2]) # (!\inst20|ALUOp_EX [3])))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(gnd),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst20|DRSrc_EX~q ),
	.cin(gnd),
	.combout(\DR_EXMEM|q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DR_EXMEM|q[1]~0 .lut_mask = 16'hAF00;
defparam \DR_EXMEM|q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \signExtendedD_IDEX|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signExtendedD_IDEX|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \signExtendedD_IDEX|q[1] .is_wysiwyg = "true";
defparam \signExtendedD_IDEX|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \inst13|READ_REG~2 (
// Equation(s):
// \inst13|READ_REG~2_combout  = (\IR|q [9] & (\inst18|q [1] & (\IR|q [8] $ (!\inst18|q [0])))) # (!\IR|q [9] & (!\inst18|q [1] & (\IR|q [8] $ (!\inst18|q [0]))))

	.dataa(\IR|q [9]),
	.datab(\IR|q [8]),
	.datac(\inst18|q [1]),
	.datad(\inst18|q [0]),
	.cin(gnd),
	.combout(\inst13|READ_REG~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|READ_REG~2 .lut_mask = 16'h8421;
defparam \inst13|READ_REG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \inst13|READ_REG~3 (
// Equation(s):
// \inst13|READ_REG~3_combout  = (\inst21|regWrite_WB~q  & (\inst13|READ_REG~2_combout  & (\IR|q [10] $ (!\inst18|q [2]))))

	.dataa(\IR|q [10]),
	.datab(\inst21|regWrite_WB~q ),
	.datac(\inst13|READ_REG~2_combout ),
	.datad(\inst18|q [2]),
	.cin(gnd),
	.combout(\inst13|READ_REG~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|READ_REG~3 .lut_mask = 16'h8040;
defparam \inst13|READ_REG~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \externalInput[13]~input (
	.i(externalInput[13]),
	.ibar(gnd),
	.o(\externalInput[13]~input_o ));
// synopsys translate_off
defparam \externalInput[13]~input .bus_hold = "false";
defparam \externalInput[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N29
cycloneive_io_ibuf \externalInput[2]~input (
	.i(externalInput[2]),
	.ibar(gnd),
	.o(\externalInput[2]~input_o ));
// synopsys translate_off
defparam \externalInput[2]~input .bus_hold = "false";
defparam \externalInput[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \DR_MEMWB|q~0 (
// Equation(s):
// \DR_MEMWB|q~0_combout  = (\DR_EXMEM|q [1] & \reset2~q )

	.dataa(\DR_EXMEM|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~0 .lut_mask = 16'hAA00;
defparam \DR_MEMWB|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \DR_MEMWB|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[1] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \signExtendedD_IDEX|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signExtendedD_IDEX|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \signExtendedD_IDEX|q[3] .is_wysiwyg = "true";
defparam \signExtendedD_IDEX|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \AR_EXMEM|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_fwda10_11|out[14]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[14] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneive_lcell_comb \DR_MEMWB|q~2 (
// Equation(s):
// \DR_MEMWB|q~2_combout  = (\DR_EXMEM|q [4] & \reset2~q )

	.dataa(gnd),
	.datab(\DR_EXMEM|q [4]),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~2 .lut_mask = 16'hCC00;
defparam \DR_MEMWB|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N7
dffeas \DR_MEMWB|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[4] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N29
cycloneive_io_ibuf \externalInput[4]~input (
	.i(externalInput[4]),
	.ibar(gnd),
	.o(\externalInput[4]~input_o ));
// synopsys translate_off
defparam \externalInput[4]~input .bus_hold = "false";
defparam \externalInput[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneive_lcell_comb \DR_MEMWB|q~5 (
// Equation(s):
// \DR_MEMWB|q~5_combout  = (\DR_EXMEM|q [5] & \reset2~q )

	.dataa(\DR_EXMEM|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~5 .lut_mask = 16'hAA00;
defparam \DR_MEMWB|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N23
dffeas \DR_MEMWB|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[5] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N8
cycloneive_lcell_comb \AR_EXMEM|q[5]~feeder (
// Equation(s):
// \AR_EXMEM|q[5]~feeder_combout  = \multiplexer_fwda10_11|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplexer_fwda10_11|out[5]~7_combout ),
	.cin(gnd),
	.combout(\AR_EXMEM|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AR_EXMEM|q[5]~feeder .lut_mask = 16'hFF00;
defparam \AR_EXMEM|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N9
dffeas \AR_EXMEM|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\AR_EXMEM|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[5] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~43 (
// Equation(s):
// \shifter_inst|ShiftLeft1~43_combout  = (!\signExtendedD_IDEX|q [0] & !\signExtendedD_IDEX|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~43 .lut_mask = 16'h000F;
defparam \shifter_inst|ShiftLeft1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \inst19|Mux5~4 (
// Equation(s):
// \inst19|Mux5~4_combout  = (\inst20|ALUOp_EX [2]) # (!\inst20|ALUOp_EX [1])

	.dataa(gnd),
	.datab(\inst20|ALUOp_EX [1]),
	.datac(\inst20|ALUOp_EX [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux5~4 .lut_mask = 16'hF3F3;
defparam \inst19|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[11]~15 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[11]~15_combout  = (\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[11]~18_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [7])))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[11]~18_combout ),
	.datad(\signExtendedD_IDEX|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[11]~15 .lut_mask = 16'hF5A0;
defparam \multiplexer_ALUSrcAR|out[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \DR_MEMWB|q~7 (
// Equation(s):
// \DR_MEMWB|q~7_combout  = (\DR_EXMEM|q [7] & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DR_EXMEM|q [7]),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~7 .lut_mask = 16'hF000;
defparam \DR_MEMWB|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \DR_MEMWB|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[7] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \externalInput[7]~input (
	.i(externalInput[7]),
	.ibar(gnd),
	.o(\externalInput[7]~input_o ));
// synopsys translate_off
defparam \externalInput[7]~input .bus_hold = "false";
defparam \externalInput[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \inst13|r~16 (
// Equation(s):
// \inst13|r~16_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [7])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [7])))))

	.dataa(\MDR_register|q [7]),
	.datab(\reset2~q ),
	.datac(\DR_MEMWB|q [7]),
	.datad(\inst21|memToReg_WB~q ),
	.cin(gnd),
	.combout(\inst13|r~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~16 .lut_mask = 16'h88C0;
defparam \inst13|r~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \inst13|r[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][7] .is_wysiwyg = "true";
defparam \inst13|r[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \inst13|r[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][7] .is_wysiwyg = "true";
defparam \inst13|r[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \inst13|r[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][7] .is_wysiwyg = "true";
defparam \inst13|r[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \inst13|AR[7]~48 (
// Equation(s):
// \inst13|AR[7]~48_combout  = (\IR|q [11] & (((\inst13|r[5][7]~q ) # (\IR|q [12])))) # (!\IR|q [11] & (\inst13|r[4][7]~q  & ((!\IR|q [12]))))

	.dataa(\inst13|r[4][7]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][7]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[7]~48 .lut_mask = 16'hCCE2;
defparam \inst13|AR[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \inst13|r[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][7] .is_wysiwyg = "true";
defparam \inst13|r[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \inst13|AR[7]~49 (
// Equation(s):
// \inst13|AR[7]~49_combout  = (\inst13|AR[7]~48_combout  & ((\inst13|r[7][7]~q ) # ((!\IR|q [12])))) # (!\inst13|AR[7]~48_combout  & (((\inst13|r[6][7]~q  & \IR|q [12]))))

	.dataa(\inst13|r[7][7]~q ),
	.datab(\inst13|AR[7]~48_combout ),
	.datac(\inst13|r[6][7]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[7]~49 .lut_mask = 16'hB8CC;
defparam \inst13|AR[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N5
dffeas \inst13|r[0][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][7] .is_wysiwyg = "true";
defparam \inst13|r[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \inst13|r[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][7] .is_wysiwyg = "true";
defparam \inst13|r[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneive_lcell_comb \inst13|AR[7]~50 (
// Equation(s):
// \inst13|AR[7]~50_combout  = (\IR|q [12] & (((\IR|q [11]) # (\inst13|r[2][7]~q )))) # (!\IR|q [12] & (\inst13|r[0][7]~q  & (!\IR|q [11])))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[0][7]~q ),
	.datac(\IR|q [11]),
	.datad(\inst13|r[2][7]~q ),
	.cin(gnd),
	.combout(\inst13|AR[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[7]~50 .lut_mask = 16'hAEA4;
defparam \inst13|AR[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N27
dffeas \inst13|r[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][7] .is_wysiwyg = "true";
defparam \inst13|r[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \inst13|r[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][7] .is_wysiwyg = "true";
defparam \inst13|r[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneive_lcell_comb \inst13|AR[7]~51 (
// Equation(s):
// \inst13|AR[7]~51_combout  = (\IR|q [11] & ((\inst13|AR[7]~50_combout  & ((\inst13|r[3][7]~q ))) # (!\inst13|AR[7]~50_combout  & (\inst13|r[1][7]~q )))) # (!\IR|q [11] & (\inst13|AR[7]~50_combout ))

	.dataa(\IR|q [11]),
	.datab(\inst13|AR[7]~50_combout ),
	.datac(\inst13|r[1][7]~q ),
	.datad(\inst13|r[3][7]~q ),
	.cin(gnd),
	.combout(\inst13|AR[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[7]~51 .lut_mask = 16'hEC64;
defparam \inst13|AR[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \inst13|AR[7]~52 (
// Equation(s):
// \inst13|AR[7]~52_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[7]~49_combout )) # (!\IR|q [13] & ((\inst13|AR[7]~51_combout )))))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[7]~49_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|AR[7]~51_combout ),
	.cin(gnd),
	.combout(\inst13|AR[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[7]~52 .lut_mask = 16'h4540;
defparam \inst13|AR[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \inst13|AR[7]~53 (
// Equation(s):
// \inst13|AR[7]~53_combout  = (\inst13|AR[7]~52_combout ) # ((\multiplexer_memToReg|out[7]~7_combout  & \inst13|READ_REG~1_combout ))

	.dataa(\multiplexer_memToReg|out[7]~7_combout ),
	.datab(\inst13|AR[7]~52_combout ),
	.datac(gnd),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[7]~53 .lut_mask = 16'hEECC;
defparam \inst13|AR[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \AR|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[7]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[7] .is_wysiwyg = "true";
defparam \AR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \multiplexer_fwda10_11|out[7]~10 (
// Equation(s):
// \multiplexer_fwda10_11|out[7]~10_combout  = (\FwdAFwdB_IDEX|q [3] & (\DR_EXMEM|q [7])) # (!\FwdAFwdB_IDEX|q [3] & (((!\FwdAFwdB_IDEX|q [2] & \AR|q [7]))))

	.dataa(\DR_EXMEM|q [7]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\AR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[7]~10 .lut_mask = 16'h8B88;
defparam \multiplexer_fwda10_11|out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \multiplexer_fwda10_11|out[7]~28 (
// Equation(s):
// \multiplexer_fwda10_11|out[7]~28_combout  = (\multiplexer_fwda10_11|out[7]~10_combout ) # ((\FwdAFwdB_IDEX|q [2] & (!\FwdAFwdB_IDEX|q [3] & \multiplexer_memToReg|out[7]~7_combout )))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\multiplexer_fwda10_11|out[7]~10_combout ),
	.datad(\multiplexer_memToReg|out[7]~7_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[7]~28 .lut_mask = 16'hF2F0;
defparam \multiplexer_fwda10_11|out[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N3
dffeas \AR_EXMEM|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\multiplexer_fwda10_11|out[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[7] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneive_lcell_comb \DR_MEMWB|q~6 (
// Equation(s):
// \DR_MEMWB|q~6_combout  = (\reset2~q  & \DR_EXMEM|q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset2~q ),
	.datad(\DR_EXMEM|q [8]),
	.cin(gnd),
	.combout(\DR_MEMWB|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~6 .lut_mask = 16'hF000;
defparam \DR_MEMWB|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \DR_MEMWB|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[8] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[12]~14 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[12]~14_combout  = (\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[12]~16_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [7])))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[12]~16_combout ),
	.datad(\signExtendedD_IDEX|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[12]~14 .lut_mask = 16'hF5A0;
defparam \multiplexer_ALUSrcAR|out[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \inst19|Add0~22 (
// Equation(s):
// \inst19|Add0~22_combout  = (\multiplexer_ALUSrcAR|out[11]~15_combout  & ((\inst19|Add0~21 ) # (GND))) # (!\multiplexer_ALUSrcAR|out[11]~15_combout  & (!\inst19|Add0~21 ))
// \inst19|Add0~23  = CARRY((\multiplexer_ALUSrcAR|out[11]~15_combout ) # (!\inst19|Add0~21 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~21 ),
	.combout(\inst19|Add0~22_combout ),
	.cout(\inst19|Add0~23 ));
// synopsys translate_off
defparam \inst19|Add0~22 .lut_mask = 16'hC3CF;
defparam \inst19|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \inst19|Add0~24 (
// Equation(s):
// \inst19|Add0~24_combout  = (\multiplexer_ALUSrcAR|out[12]~14_combout  & (!\inst19|Add0~23  & VCC)) # (!\multiplexer_ALUSrcAR|out[12]~14_combout  & (\inst19|Add0~23  $ (GND)))
// \inst19|Add0~25  = CARRY((!\multiplexer_ALUSrcAR|out[12]~14_combout  & !\inst19|Add0~23 ))

	.dataa(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~23 ),
	.combout(\inst19|Add0~24_combout ),
	.cout(\inst19|Add0~25 ));
// synopsys translate_off
defparam \inst19|Add0~24 .lut_mask = 16'h5A05;
defparam \inst19|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N1
cycloneive_io_ibuf \externalInput[10]~input (
	.i(externalInput[10]),
	.ibar(gnd),
	.o(\externalInput[10]~input_o ));
// synopsys translate_off
defparam \externalInput[10]~input .bus_hold = "false";
defparam \externalInput[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N29
cycloneive_io_ibuf \externalInput[9]~input (
	.i(externalInput[9]),
	.ibar(gnd),
	.o(\externalInput[9]~input_o ));
// synopsys translate_off
defparam \externalInput[9]~input .bus_hold = "false";
defparam \externalInput[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \AR_EXMEM|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_fwda10_11|out[10]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[10] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cycloneive_ram_block \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\inst32~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR_EXMEM|q [10],\AR_EXMEM|q [9]}),
	.portaaddr({\DR_EXMEM|q [11],\DR_EXMEM|q [10],\DR_EXMEM|q [9],\DR_EXMEM|q [8],\DR_EXMEM|q [7],\DR_EXMEM|q [6],\DR_EXMEM|q [5],\DR_EXMEM|q [4],\DR_EXMEM|q [3],\DR_EXMEM|q [2],\DR_EXMEM|q [1],\DR_EXMEM|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "All_Instructions.mif";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_hel1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000330D37301330133013301CC073010CC043300CC073034331334CC730CCD0;
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \MDR_register|q~9 (
// Equation(s):
// \MDR_register|q~9_combout  = (\inst22|inputEnable_MEM~q  & (!\externalInput[9]~input_o )) # (!\inst22|inputEnable_MEM~q  & ((\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [9])))

	.dataa(gnd),
	.datab(\externalInput[9]~input_o ),
	.datac(\inst22|inputEnable_MEM~q ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\MDR_register|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~9 .lut_mask = 16'h3F30;
defparam \MDR_register|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \MDR_register|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[9] .is_wysiwyg = "true";
defparam \MDR_register|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \DR_MEMWB|q~9 (
// Equation(s):
// \DR_MEMWB|q~9_combout  = (\reset2~q  & \DR_EXMEM|q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset2~q ),
	.datad(\DR_EXMEM|q [9]),
	.cin(gnd),
	.combout(\DR_MEMWB|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~9 .lut_mask = 16'hF000;
defparam \DR_MEMWB|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \DR_MEMWB|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[9] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_lcell_comb \multiplexer_memToReg|out[9]~9 (
// Equation(s):
// \multiplexer_memToReg|out[9]~9_combout  = (\inst21|memToReg_WB~q  & (\MDR_register|q [9])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [9])))

	.dataa(\inst21|memToReg_WB~q ),
	.datab(\MDR_register|q [9]),
	.datac(gnd),
	.datad(\DR_MEMWB|q [9]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[9]~9 .lut_mask = 16'hDD88;
defparam \multiplexer_memToReg|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneive_lcell_comb \inst13|r~14 (
// Equation(s):
// \inst13|r~14_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [9])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [9])))))

	.dataa(\inst21|memToReg_WB~q ),
	.datab(\MDR_register|q [9]),
	.datac(\reset2~q ),
	.datad(\DR_MEMWB|q [9]),
	.cin(gnd),
	.combout(\inst13|r~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~14 .lut_mask = 16'hD080;
defparam \inst13|r~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N7
dffeas \inst13|r[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][9] .is_wysiwyg = "true";
defparam \inst13|r[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \inst13|r[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][9] .is_wysiwyg = "true";
defparam \inst13|r[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N29
dffeas \inst13|r[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][9] .is_wysiwyg = "true";
defparam \inst13|r[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneive_lcell_comb \inst13|AR[9]~36 (
// Equation(s):
// \inst13|AR[9]~36_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & ((\inst13|r[5][9]~q ))) # (!\IR|q [11] & (\inst13|r[4][9]~q ))))

	.dataa(\inst13|r[4][9]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[5][9]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|AR[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[9]~36 .lut_mask = 16'hFC22;
defparam \inst13|AR[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N19
dffeas \inst13|r[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][9] .is_wysiwyg = "true";
defparam \inst13|r[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneive_lcell_comb \inst13|AR[9]~37 (
// Equation(s):
// \inst13|AR[9]~37_combout  = (\inst13|AR[9]~36_combout  & ((\inst13|r[7][9]~q ) # ((!\IR|q [12])))) # (!\inst13|AR[9]~36_combout  & (((\inst13|r[6][9]~q  & \IR|q [12]))))

	.dataa(\inst13|r[7][9]~q ),
	.datab(\inst13|AR[9]~36_combout ),
	.datac(\inst13|r[6][9]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[9]~37 .lut_mask = 16'hB8CC;
defparam \inst13|AR[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneive_lcell_comb \inst13|r[3][9]~feeder (
// Equation(s):
// \inst13|r[3][9]~feeder_combout  = \inst13|r~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst13|r~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|r[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[3][9]~feeder .lut_mask = 16'hF0F0;
defparam \inst13|r[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \inst13|r[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][9] .is_wysiwyg = "true";
defparam \inst13|r[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \inst13|r[0][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][9] .is_wysiwyg = "true";
defparam \inst13|r[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N27
dffeas \inst13|r[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][9] .is_wysiwyg = "true";
defparam \inst13|r[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneive_lcell_comb \inst13|AR[9]~38 (
// Equation(s):
// \inst13|AR[9]~38_combout  = (\IR|q [12] & (((\IR|q [11]) # (\inst13|r[2][9]~q )))) # (!\IR|q [12] & (\inst13|r[0][9]~q  & (!\IR|q [11])))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[0][9]~q ),
	.datac(\IR|q [11]),
	.datad(\inst13|r[2][9]~q ),
	.cin(gnd),
	.combout(\inst13|AR[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[9]~38 .lut_mask = 16'hAEA4;
defparam \inst13|AR[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \inst13|r[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][9] .is_wysiwyg = "true";
defparam \inst13|r[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \inst13|AR[9]~39 (
// Equation(s):
// \inst13|AR[9]~39_combout  = (\inst13|AR[9]~38_combout  & ((\inst13|r[3][9]~q ) # ((!\IR|q [11])))) # (!\inst13|AR[9]~38_combout  & (((\inst13|r[1][9]~q  & \IR|q [11]))))

	.dataa(\inst13|r[3][9]~q ),
	.datab(\inst13|AR[9]~38_combout ),
	.datac(\inst13|r[1][9]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|AR[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[9]~39 .lut_mask = 16'hB8CC;
defparam \inst13|AR[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \inst13|AR[9]~40 (
// Equation(s):
// \inst13|AR[9]~40_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[9]~37_combout )) # (!\IR|q [13] & ((\inst13|AR[9]~39_combout )))))

	.dataa(\IR|q [13]),
	.datab(\inst13|AR[9]~37_combout ),
	.datac(\inst13|AR[9]~39_combout ),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[9]~40 .lut_mask = 16'h00D8;
defparam \inst13|AR[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \inst13|AR[9]~41 (
// Equation(s):
// \inst13|AR[9]~41_combout  = (\inst13|AR[9]~40_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[9]~9_combout ))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(gnd),
	.datac(\inst13|AR[9]~40_combout ),
	.datad(\multiplexer_memToReg|out[9]~9_combout ),
	.cin(gnd),
	.combout(\inst13|AR[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[9]~41 .lut_mask = 16'hFAF0;
defparam \inst13|AR[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \AR|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[9]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[9] .is_wysiwyg = "true";
defparam \AR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \multiplexer_fwda10_11|out[9]~13 (
// Equation(s):
// \multiplexer_fwda10_11|out[9]~13_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [9])))) # (!\FwdAFwdB_IDEX|q [3] & (!\FwdAFwdB_IDEX|q [2] & ((\AR|q [9]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\DR_EXMEM|q [9]),
	.datad(\AR|q [9]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[9]~13 .lut_mask = 16'hD1C0;
defparam \multiplexer_fwda10_11|out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \multiplexer_fwda10_11|out[9]~14 (
// Equation(s):
// \multiplexer_fwda10_11|out[9]~14_combout  = (\multiplexer_fwda10_11|out[9]~13_combout ) # ((\multiplexer_memToReg|out[9]~9_combout  & (\FwdAFwdB_IDEX|q [2] & !\FwdAFwdB_IDEX|q [3])))

	.dataa(\multiplexer_memToReg|out[9]~9_combout ),
	.datab(\multiplexer_fwda10_11|out[9]~13_combout ),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\FwdAFwdB_IDEX|q [3]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[9]~14 .lut_mask = 16'hCCEC;
defparam \multiplexer_fwda10_11|out[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneive_lcell_comb \AR_EXMEM|q[9]~feeder (
// Equation(s):
// \AR_EXMEM|q[9]~feeder_combout  = \multiplexer_fwda10_11|out[9]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplexer_fwda10_11|out[9]~14_combout ),
	.cin(gnd),
	.combout(\AR_EXMEM|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AR_EXMEM|q[9]~feeder .lut_mask = 16'hFF00;
defparam \AR_EXMEM|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N9
dffeas \AR_EXMEM|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\AR_EXMEM|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[9] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \MDR_register|q~8 (
// Equation(s):
// \MDR_register|q~8_combout  = (\inst22|inputEnable_MEM~q  & (!\externalInput[10]~input_o )) # (!\inst22|inputEnable_MEM~q  & ((\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [10])))

	.dataa(gnd),
	.datab(\externalInput[10]~input_o ),
	.datac(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(\inst22|inputEnable_MEM~q ),
	.cin(gnd),
	.combout(\MDR_register|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~8 .lut_mask = 16'h33F0;
defparam \MDR_register|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \MDR_register|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[10] .is_wysiwyg = "true";
defparam \MDR_register|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \inst13|r~13 (
// Equation(s):
// \inst13|r~13_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [10])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [10])))))

	.dataa(\reset2~q ),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\MDR_register|q [10]),
	.datad(\DR_MEMWB|q [10]),
	.cin(gnd),
	.combout(\inst13|r~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~13 .lut_mask = 16'hA280;
defparam \inst13|r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \inst13|r[0][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][10] .is_wysiwyg = "true";
defparam \inst13|r[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \inst13|r[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][10] .is_wysiwyg = "true";
defparam \inst13|r[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \inst13|BR[10]~32 (
// Equation(s):
// \inst13|BR[10]~32_combout  = (\IR|q [9] & (\IR|q [8])) # (!\IR|q [9] & ((\IR|q [8] & ((\inst13|r[1][10]~q ))) # (!\IR|q [8] & (\inst13|r[0][10]~q ))))

	.dataa(\IR|q [9]),
	.datab(\IR|q [8]),
	.datac(\inst13|r[0][10]~q ),
	.datad(\inst13|r[1][10]~q ),
	.cin(gnd),
	.combout(\inst13|BR[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[10]~32 .lut_mask = 16'hDC98;
defparam \inst13|BR[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N1
dffeas \inst13|r[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][10] .is_wysiwyg = "true";
defparam \inst13|r[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \inst13|r[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][10] .is_wysiwyg = "true";
defparam \inst13|r[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneive_lcell_comb \inst13|BR[10]~33 (
// Equation(s):
// \inst13|BR[10]~33_combout  = (\IR|q [9] & ((\inst13|BR[10]~32_combout  & ((\inst13|r[3][10]~q ))) # (!\inst13|BR[10]~32_combout  & (\inst13|r[2][10]~q )))) # (!\IR|q [9] & (\inst13|BR[10]~32_combout ))

	.dataa(\IR|q [9]),
	.datab(\inst13|BR[10]~32_combout ),
	.datac(\inst13|r[2][10]~q ),
	.datad(\inst13|r[3][10]~q ),
	.cin(gnd),
	.combout(\inst13|BR[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[10]~33 .lut_mask = 16'hEC64;
defparam \inst13|BR[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \inst13|r[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][10] .is_wysiwyg = "true";
defparam \inst13|r[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \inst13|r[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][10] .is_wysiwyg = "true";
defparam \inst13|r[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \inst13|r[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][10] .is_wysiwyg = "true";
defparam \inst13|r[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \inst13|r[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][10] .is_wysiwyg = "true";
defparam \inst13|r[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneive_lcell_comb \inst13|BR[10]~30 (
// Equation(s):
// \inst13|BR[10]~30_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][10]~q )) # (!\IR|q [9] & ((\inst13|r[4][10]~q )))))

	.dataa(\inst13|r[6][10]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][10]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[10]~30 .lut_mask = 16'hEE30;
defparam \inst13|BR[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \inst13|BR[10]~31 (
// Equation(s):
// \inst13|BR[10]~31_combout  = (\IR|q [8] & ((\inst13|BR[10]~30_combout  & ((\inst13|r[7][10]~q ))) # (!\inst13|BR[10]~30_combout  & (\inst13|r[5][10]~q )))) # (!\IR|q [8] & (((\inst13|BR[10]~30_combout ))))

	.dataa(\inst13|r[5][10]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[7][10]~q ),
	.datad(\inst13|BR[10]~30_combout ),
	.cin(gnd),
	.combout(\inst13|BR[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[10]~31 .lut_mask = 16'hF388;
defparam \inst13|BR[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \inst13|BR[10]~34 (
// Equation(s):
// \inst13|BR[10]~34_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[10]~31_combout ))) # (!\IR|q [10] & (\inst13|BR[10]~33_combout ))))

	.dataa(\IR|q [10]),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[10]~33_combout ),
	.datad(\inst13|BR[10]~31_combout ),
	.cin(gnd),
	.combout(\inst13|BR[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[10]~34 .lut_mask = 16'h3210;
defparam \inst13|BR[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \inst13|BR[10]~35 (
// Equation(s):
// \inst13|BR[10]~35_combout  = (\inst13|BR[10]~34_combout ) # ((\multiplexer_memToReg|out[10]~8_combout  & \inst13|READ_REG~3_combout ))

	.dataa(\multiplexer_memToReg|out[10]~8_combout ),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(gnd),
	.datad(\inst13|BR[10]~34_combout ),
	.cin(gnd),
	.combout(\inst13|BR[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[10]~35 .lut_mask = 16'hFF88;
defparam \inst13|BR[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \BR|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[10] .is_wysiwyg = "true";
defparam \BR|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[10]~18 (
// Equation(s):
// \multiplexer_fwdb10_11|out[10]~18_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [10])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [10]))))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\DR_EXMEM|q [10]),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\BR|q [10]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[10]~18 .lut_mask = 16'hC5C0;
defparam \multiplexer_fwdb10_11|out[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[10]~19 (
// Equation(s):
// \multiplexer_fwdb10_11|out[10]~19_combout  = (\multiplexer_fwdb10_11|out[10]~18_combout ) # ((\multiplexer_memToReg|out[10]~8_combout  & (!\FwdAFwdB_IDEX|q [1] & \FwdAFwdB_IDEX|q [0])))

	.dataa(\multiplexer_memToReg|out[10]~8_combout ),
	.datab(\multiplexer_fwdb10_11|out[10]~18_combout ),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\FwdAFwdB_IDEX|q [0]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[10]~19 .lut_mask = 16'hCECC;
defparam \multiplexer_fwdb10_11|out[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[9]~13 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[9]~13_combout  = (\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[9]~14_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [7])))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[9]~14_combout ),
	.datad(\signExtendedD_IDEX|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[9]~13 .lut_mask = 16'hF5A0;
defparam \multiplexer_ALUSrcAR|out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_lcell_comb \inst13|r[3][8]~feeder (
// Equation(s):
// \inst13|r[3][8]~feeder_combout  = \inst13|r~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|r~15_combout ),
	.cin(gnd),
	.combout(\inst13|r[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[3][8]~feeder .lut_mask = 16'hFF00;
defparam \inst13|r[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \inst13|r[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][8] .is_wysiwyg = "true";
defparam \inst13|r[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N21
dffeas \inst13|r[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][8] .is_wysiwyg = "true";
defparam \inst13|r[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \inst13|r[0][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][8] .is_wysiwyg = "true";
defparam \inst13|r[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \inst13|AR[8]~44 (
// Equation(s):
// \inst13|AR[8]~44_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[2][8]~q )) # (!\IR|q [12] & ((\inst13|r[0][8]~q )))))

	.dataa(\inst13|r[2][8]~q ),
	.datab(\IR|q [11]),
	.datac(\IR|q [12]),
	.datad(\inst13|r[0][8]~q ),
	.cin(gnd),
	.combout(\inst13|AR[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[8]~44 .lut_mask = 16'hE3E0;
defparam \inst13|AR[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \inst13|AR[8]~45 (
// Equation(s):
// \inst13|AR[8]~45_combout  = (\IR|q [11] & ((\inst13|AR[8]~44_combout  & (\inst13|r[3][8]~q )) # (!\inst13|AR[8]~44_combout  & ((\inst13|r[1][8]~q ))))) # (!\IR|q [11] & (((\inst13|AR[8]~44_combout ))))

	.dataa(\inst13|r[3][8]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][8]~q ),
	.datad(\inst13|AR[8]~44_combout ),
	.cin(gnd),
	.combout(\inst13|AR[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[8]~45 .lut_mask = 16'hBBC0;
defparam \inst13|AR[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \inst13|r[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][8] .is_wysiwyg = "true";
defparam \inst13|r[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N1
dffeas \inst13|r[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][8] .is_wysiwyg = "true";
defparam \inst13|r[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \inst13|AR[8]~42 (
// Equation(s):
// \inst13|AR[8]~42_combout  = (\IR|q [12] & (\IR|q [11])) # (!\IR|q [12] & ((\IR|q [11] & (\inst13|r[5][8]~q )) # (!\IR|q [11] & ((\inst13|r[4][8]~q )))))

	.dataa(\IR|q [12]),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][8]~q ),
	.datad(\inst13|r[4][8]~q ),
	.cin(gnd),
	.combout(\inst13|AR[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[8]~42 .lut_mask = 16'hD9C8;
defparam \inst13|AR[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \inst13|r[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][8] .is_wysiwyg = "true";
defparam \inst13|r[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \inst13|r[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][8] .is_wysiwyg = "true";
defparam \inst13|r[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \inst13|AR[8]~43 (
// Equation(s):
// \inst13|AR[8]~43_combout  = (\IR|q [12] & ((\inst13|AR[8]~42_combout  & ((\inst13|r[7][8]~q ))) # (!\inst13|AR[8]~42_combout  & (\inst13|r[6][8]~q )))) # (!\IR|q [12] & (\inst13|AR[8]~42_combout ))

	.dataa(\IR|q [12]),
	.datab(\inst13|AR[8]~42_combout ),
	.datac(\inst13|r[6][8]~q ),
	.datad(\inst13|r[7][8]~q ),
	.cin(gnd),
	.combout(\inst13|AR[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[8]~43 .lut_mask = 16'hEC64;
defparam \inst13|AR[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \inst13|AR[8]~46 (
// Equation(s):
// \inst13|AR[8]~46_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & ((\inst13|AR[8]~43_combout ))) # (!\IR|q [13] & (\inst13|AR[8]~45_combout ))))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[8]~45_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|AR[8]~43_combout ),
	.cin(gnd),
	.combout(\inst13|AR[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[8]~46 .lut_mask = 16'h5404;
defparam \inst13|AR[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \multiplexer_memToReg|out[8]~6 (
// Equation(s):
// \multiplexer_memToReg|out[8]~6_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [8]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [8]))

	.dataa(\inst21|memToReg_WB~q ),
	.datab(gnd),
	.datac(\DR_MEMWB|q [8]),
	.datad(\MDR_register|q [8]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[8]~6 .lut_mask = 16'hFA50;
defparam \multiplexer_memToReg|out[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \inst13|AR[8]~47 (
// Equation(s):
// \inst13|AR[8]~47_combout  = (\inst13|AR[8]~46_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[8]~6_combout ))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[8]~46_combout ),
	.datac(gnd),
	.datad(\multiplexer_memToReg|out[8]~6_combout ),
	.cin(gnd),
	.combout(\inst13|AR[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[8]~47 .lut_mask = 16'hEECC;
defparam \inst13|AR[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \AR|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[8] .is_wysiwyg = "true";
defparam \AR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \multiplexer_fwda10_11|out[8]~8 (
// Equation(s):
// \multiplexer_fwda10_11|out[8]~8_combout  = (\FwdAFwdB_IDEX|q [3] & (\DR_EXMEM|q [8])) # (!\FwdAFwdB_IDEX|q [3] & (((!\FwdAFwdB_IDEX|q [2] & \AR|q [8]))))

	.dataa(\DR_EXMEM|q [8]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\AR|q [8]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[8]~8 .lut_mask = 16'h8B88;
defparam \multiplexer_fwda10_11|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \multiplexer_fwda10_11|out[8]~9 (
// Equation(s):
// \multiplexer_fwda10_11|out[8]~9_combout  = (\multiplexer_fwda10_11|out[8]~8_combout ) # ((!\FwdAFwdB_IDEX|q [3] & (\FwdAFwdB_IDEX|q [2] & \multiplexer_memToReg|out[8]~6_combout )))

	.dataa(\multiplexer_fwda10_11|out[8]~8_combout ),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\multiplexer_memToReg|out[8]~6_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[8]~9 .lut_mask = 16'hBAAA;
defparam \multiplexer_fwda10_11|out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[8]~9 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[8]~9_combout  = (\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[8]~9_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [7])))

	.dataa(\multiplexer_fwda10_11|out[8]~9_combout ),
	.datab(gnd),
	.datac(\inst20|ALUSrcAR_EX~q ),
	.datad(\signExtendedD_IDEX|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[8]~9 .lut_mask = 16'hAFA0;
defparam \multiplexer_ALUSrcAR|out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[7]~10 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[7]~10_combout  = (\inst20|ALUSrcAR_EX~q  & (\FwdAFwdB_IDEX|q [2] & (!\FwdAFwdB_IDEX|q [3]))) # (!\inst20|ALUSrcAR_EX~q  & (((\signExtendedD_IDEX|q [7]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\inst20|ALUSrcAR_EX~q ),
	.datad(\signExtendedD_IDEX|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[7]~10 .lut_mask = 16'h2F20;
defparam \multiplexer_ALUSrcAR|out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[7]~11 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[7]~11_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[7]~10_combout ) # ((\multiplexer_ALUSrcAR|out[7]~10_combout  & \multiplexer_memToReg|out[7]~7_combout )))) # (!\inst20|ALUSrcAR_EX~q  & 
// (((\multiplexer_ALUSrcAR|out[7]~10_combout ))))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(\multiplexer_fwda10_11|out[7]~10_combout ),
	.datac(\multiplexer_ALUSrcAR|out[7]~10_combout ),
	.datad(\multiplexer_memToReg|out[7]~7_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[7]~11 .lut_mask = 16'hF8D8;
defparam \multiplexer_ALUSrcAR|out[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneive_lcell_comb \DR_MEMWB|q~4 (
// Equation(s):
// \DR_MEMWB|q~4_combout  = (\DR_EXMEM|q [6] & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DR_EXMEM|q [6]),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~4 .lut_mask = 16'hF000;
defparam \DR_MEMWB|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N11
dffeas \DR_MEMWB|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[6] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneive_lcell_comb \multiplexer_memToReg|out[6]~4 (
// Equation(s):
// \multiplexer_memToReg|out[6]~4_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [6]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [6]))

	.dataa(\DR_MEMWB|q [6]),
	.datab(gnd),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\MDR_register|q [6]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[6]~4 .lut_mask = 16'hFA0A;
defparam \multiplexer_memToReg|out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \multiplexer_fwda10_11|out[6]~29 (
// Equation(s):
// \multiplexer_fwda10_11|out[6]~29_combout  = (\multiplexer_fwda10_11|out[6]~5_combout ) # ((!\FwdAFwdB_IDEX|q [3] & (\FwdAFwdB_IDEX|q [2] & \multiplexer_memToReg|out[6]~4_combout )))

	.dataa(\multiplexer_fwda10_11|out[6]~5_combout ),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\multiplexer_memToReg|out[6]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[6]~29 .lut_mask = 16'hBAAA;
defparam \multiplexer_fwda10_11|out[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N1
dffeas \AR_EXMEM|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\multiplexer_fwda10_11|out[6]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[6] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y30_N0
cycloneive_ram_block \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\inst32~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR_EXMEM|q [6],\AR_EXMEM|q [5]}),
	.portaaddr({\DR_EXMEM|q [11],\DR_EXMEM|q [10],\DR_EXMEM|q [9],\DR_EXMEM|q [8],\DR_EXMEM|q [7],\DR_EXMEM|q [6],\DR_EXMEM|q [5],\DR_EXMEM|q [4],\DR_EXMEM|q [3],\DR_EXMEM|q [2],\DR_EXMEM|q [1],\DR_EXMEM|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "All_Instructions.mif";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_hel1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC2C88C27CC240C200C2030B0C28030900C243080C2000C08C2308C23000;
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hACAC;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1 .lut_mask = 16'hFCFC;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N11
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCACA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N29
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N22
cycloneive_io_ibuf \externalInput[6]~input (
	.i(externalInput[6]),
	.ibar(gnd),
	.o(\externalInput[6]~input_o ));
// synopsys translate_off
defparam \externalInput[6]~input .bus_hold = "false";
defparam \externalInput[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneive_lcell_comb \MDR_register|q~4 (
// Equation(s):
// \MDR_register|q~4_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[6]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [6]))

	.dataa(\inst22|inputEnable_MEM~q ),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(gnd),
	.datad(\externalInput[6]~input_o ),
	.cin(gnd),
	.combout(\MDR_register|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~4 .lut_mask = 16'h44EE;
defparam \MDR_register|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N19
dffeas \MDR_register|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[6] .is_wysiwyg = "true";
defparam \MDR_register|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneive_lcell_comb \inst13|r~17 (
// Equation(s):
// \inst13|r~17_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & ((\MDR_register|q [6]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [6]))))

	.dataa(\DR_MEMWB|q [6]),
	.datab(\reset2~q ),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\MDR_register|q [6]),
	.cin(gnd),
	.combout(\inst13|r~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~17 .lut_mask = 16'hC808;
defparam \inst13|r~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \inst13|r[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][6] .is_wysiwyg = "true";
defparam \inst13|r[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \inst13|r[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][6] .is_wysiwyg = "true";
defparam \inst13|r[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \inst13|r[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][6] .is_wysiwyg = "true";
defparam \inst13|r[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \inst13|r[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][6] .is_wysiwyg = "true";
defparam \inst13|r[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \inst13|AR[6]~54 (
// Equation(s):
// \inst13|AR[6]~54_combout  = (\IR|q [11] & (((\inst13|r[5][6]~q ) # (\IR|q [12])))) # (!\IR|q [11] & (\inst13|r[4][6]~q  & ((!\IR|q [12]))))

	.dataa(\inst13|r[4][6]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][6]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[6]~54 .lut_mask = 16'hCCE2;
defparam \inst13|AR[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \inst13|AR[6]~55 (
// Equation(s):
// \inst13|AR[6]~55_combout  = (\IR|q [12] & ((\inst13|AR[6]~54_combout  & (\inst13|r[7][6]~q )) # (!\inst13|AR[6]~54_combout  & ((\inst13|r[6][6]~q ))))) # (!\IR|q [12] & (((\inst13|AR[6]~54_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[7][6]~q ),
	.datac(\inst13|r[6][6]~q ),
	.datad(\inst13|AR[6]~54_combout ),
	.cin(gnd),
	.combout(\inst13|AR[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[6]~55 .lut_mask = 16'hDDA0;
defparam \inst13|AR[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N3
dffeas \inst13|r[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][6] .is_wysiwyg = "true";
defparam \inst13|r[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \inst13|r[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][6] .is_wysiwyg = "true";
defparam \inst13|r[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \inst13|r[0][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][6] .is_wysiwyg = "true";
defparam \inst13|r[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \inst13|r[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][6] .is_wysiwyg = "true";
defparam \inst13|r[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \inst13|AR[6]~56 (
// Equation(s):
// \inst13|AR[6]~56_combout  = (\IR|q [12] & (((\inst13|r[2][6]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[0][6]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[0][6]~q ),
	.datab(\inst13|r[2][6]~q ),
	.datac(\IR|q [12]),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|AR[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[6]~56 .lut_mask = 16'hF0CA;
defparam \inst13|AR[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \inst13|AR[6]~57 (
// Equation(s):
// \inst13|AR[6]~57_combout  = (\IR|q [11] & ((\inst13|AR[6]~56_combout  & (\inst13|r[3][6]~q )) # (!\inst13|AR[6]~56_combout  & ((\inst13|r[1][6]~q ))))) # (!\IR|q [11] & (((\inst13|AR[6]~56_combout ))))

	.dataa(\inst13|r[3][6]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][6]~q ),
	.datad(\inst13|AR[6]~56_combout ),
	.cin(gnd),
	.combout(\inst13|AR[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[6]~57 .lut_mask = 16'hBBC0;
defparam \inst13|AR[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \inst13|AR[6]~58 (
// Equation(s):
// \inst13|AR[6]~58_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[6]~55_combout )) # (!\IR|q [13] & ((\inst13|AR[6]~57_combout )))))

	.dataa(\IR|q [13]),
	.datab(\inst13|AR[6]~55_combout ),
	.datac(\inst13|READ_REG~1_combout ),
	.datad(\inst13|AR[6]~57_combout ),
	.cin(gnd),
	.combout(\inst13|AR[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[6]~58 .lut_mask = 16'h0D08;
defparam \inst13|AR[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \inst13|AR[6]~59 (
// Equation(s):
// \inst13|AR[6]~59_combout  = (\inst13|AR[6]~58_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[6]~4_combout ))

	.dataa(gnd),
	.datab(\inst13|AR[6]~58_combout ),
	.datac(\inst13|READ_REG~1_combout ),
	.datad(\multiplexer_memToReg|out[6]~4_combout ),
	.cin(gnd),
	.combout(\inst13|AR[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[6]~59 .lut_mask = 16'hFCCC;
defparam \inst13|AR[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \AR|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[6]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[6] .is_wysiwyg = "true";
defparam \AR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \multiplexer_fwda10_11|out[6]~5 (
// Equation(s):
// \multiplexer_fwda10_11|out[6]~5_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [6])))) # (!\FwdAFwdB_IDEX|q [3] & (!\FwdAFwdB_IDEX|q [2] & ((\AR|q [6]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\DR_EXMEM|q [6]),
	.datad(\AR|q [6]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[6]~5 .lut_mask = 16'hD1C0;
defparam \multiplexer_fwda10_11|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \signExtendedD_IDEX|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signExtendedD_IDEX|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \signExtendedD_IDEX|q[6] .is_wysiwyg = "true";
defparam \signExtendedD_IDEX|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[6]~6 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[6]~6_combout  = (\inst20|ALUSrcAR_EX~q  & (\FwdAFwdB_IDEX|q [2] & (!\FwdAFwdB_IDEX|q [3]))) # (!\inst20|ALUSrcAR_EX~q  & (((\signExtendedD_IDEX|q [6]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\signExtendedD_IDEX|q [6]),
	.datad(\inst20|ALUSrcAR_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[6]~6 .lut_mask = 16'h22F0;
defparam \multiplexer_ALUSrcAR|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[6]~7 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[6]~7_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[6]~5_combout ) # ((\multiplexer_memToReg|out[6]~4_combout  & \multiplexer_ALUSrcAR|out[6]~6_combout )))) # (!\inst20|ALUSrcAR_EX~q  & 
// (((\multiplexer_ALUSrcAR|out[6]~6_combout ))))

	.dataa(\multiplexer_fwda10_11|out[6]~5_combout ),
	.datab(\inst20|ALUSrcAR_EX~q ),
	.datac(\multiplexer_memToReg|out[6]~4_combout ),
	.datad(\multiplexer_ALUSrcAR|out[6]~6_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[6]~7 .lut_mask = 16'hFB88;
defparam \multiplexer_ALUSrcAR|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \DR_MEMWB|q~3 (
// Equation(s):
// \DR_MEMWB|q~3_combout  = (\DR_EXMEM|q [3] & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DR_EXMEM|q [3]),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~3 .lut_mask = 16'hF000;
defparam \DR_MEMWB|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \DR_MEMWB|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[3] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \multiplexer_memToReg|out[3]~3 (
// Equation(s):
// \multiplexer_memToReg|out[3]~3_combout  = (\inst21|memToReg_WB~q  & (\MDR_register|q [3])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [3])))

	.dataa(gnd),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\MDR_register|q [3]),
	.datad(\DR_MEMWB|q [3]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[3]~3 .lut_mask = 16'hF3C0;
defparam \multiplexer_memToReg|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[3]~4 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[3]~4_combout  = (\inst20|ALUSrcAR_EX~q  & (\FwdAFwdB_IDEX|q [2] & ((!\FwdAFwdB_IDEX|q [3])))) # (!\inst20|ALUSrcAR_EX~q  & (((\signExtendedD_IDEX|q [3]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\inst20|ALUSrcAR_EX~q ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\FwdAFwdB_IDEX|q [3]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[3]~4 .lut_mask = 16'h30B8;
defparam \multiplexer_ALUSrcAR|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[3]~5 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[3]~5_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[3]~4_combout ) # ((\multiplexer_memToReg|out[3]~3_combout  & \multiplexer_ALUSrcAR|out[3]~4_combout )))) # (!\inst20|ALUSrcAR_EX~q  & 
// (((\multiplexer_ALUSrcAR|out[3]~4_combout ))))

	.dataa(\multiplexer_memToReg|out[3]~3_combout ),
	.datab(\multiplexer_ALUSrcAR|out[3]~4_combout ),
	.datac(\multiplexer_fwda10_11|out[3]~4_combout ),
	.datad(\inst20|ALUSrcAR_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[3]~5 .lut_mask = 16'hF8CC;
defparam \multiplexer_ALUSrcAR|out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \DR_MEMWB|q~1 (
// Equation(s):
// \DR_MEMWB|q~1_combout  = (\DR_EXMEM|q [2] & \reset2~q )

	.dataa(\DR_EXMEM|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~1 .lut_mask = 16'hAA00;
defparam \DR_MEMWB|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N21
dffeas \DR_MEMWB|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[2] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \inst13|r~21 (
// Equation(s):
// \inst13|r~21_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [2])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [2])))))

	.dataa(\reset2~q ),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\MDR_register|q [2]),
	.datad(\DR_MEMWB|q [2]),
	.cin(gnd),
	.combout(\inst13|r~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~21 .lut_mask = 16'hA280;
defparam \inst13|r~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \inst13|r[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][2] .is_wysiwyg = "true";
defparam \inst13|r[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \inst13|r[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][2] .is_wysiwyg = "true";
defparam \inst13|r[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N25
dffeas \inst13|r[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][2] .is_wysiwyg = "true";
defparam \inst13|r[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneive_lcell_comb \inst13|AR[2]~78 (
// Equation(s):
// \inst13|AR[2]~78_combout  = (\IR|q [11] & (((\inst13|r[5][2]~q ) # (\IR|q [12])))) # (!\IR|q [11] & (\inst13|r[4][2]~q  & ((!\IR|q [12]))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[4][2]~q ),
	.datac(\inst13|r[5][2]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[2]~78 .lut_mask = 16'hAAE4;
defparam \inst13|AR[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N7
dffeas \inst13|r[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][2] .is_wysiwyg = "true";
defparam \inst13|r[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \inst13|AR[2]~79 (
// Equation(s):
// \inst13|AR[2]~79_combout  = (\inst13|AR[2]~78_combout  & ((\inst13|r[7][2]~q ) # ((!\IR|q [12])))) # (!\inst13|AR[2]~78_combout  & (((\inst13|r[6][2]~q  & \IR|q [12]))))

	.dataa(\inst13|r[7][2]~q ),
	.datab(\inst13|AR[2]~78_combout ),
	.datac(\inst13|r[6][2]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[2]~79 .lut_mask = 16'hB8CC;
defparam \inst13|AR[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \inst13|r[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][2] .is_wysiwyg = "true";
defparam \inst13|r[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \inst13|r[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][2] .is_wysiwyg = "true";
defparam \inst13|r[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \inst13|r[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][2] .is_wysiwyg = "true";
defparam \inst13|r[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \inst13|r[0][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][2] .is_wysiwyg = "true";
defparam \inst13|r[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \inst13|AR[2]~80 (
// Equation(s):
// \inst13|AR[2]~80_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[2][2]~q )) # (!\IR|q [12] & ((\inst13|r[0][2]~q )))))

	.dataa(\inst13|r[2][2]~q ),
	.datab(\IR|q [11]),
	.datac(\IR|q [12]),
	.datad(\inst13|r[0][2]~q ),
	.cin(gnd),
	.combout(\inst13|AR[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[2]~80 .lut_mask = 16'hE3E0;
defparam \inst13|AR[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \inst13|AR[2]~81 (
// Equation(s):
// \inst13|AR[2]~81_combout  = (\IR|q [11] & ((\inst13|AR[2]~80_combout  & (\inst13|r[3][2]~q )) # (!\inst13|AR[2]~80_combout  & ((\inst13|r[1][2]~q ))))) # (!\IR|q [11] & (((\inst13|AR[2]~80_combout ))))

	.dataa(\inst13|r[3][2]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][2]~q ),
	.datad(\inst13|AR[2]~80_combout ),
	.cin(gnd),
	.combout(\inst13|AR[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[2]~81 .lut_mask = 16'hBBC0;
defparam \inst13|AR[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneive_lcell_comb \inst13|AR[2]~82 (
// Equation(s):
// \inst13|AR[2]~82_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[2]~79_combout )) # (!\IR|q [13] & ((\inst13|AR[2]~81_combout )))))

	.dataa(\inst13|AR[2]~79_combout ),
	.datab(\inst13|AR[2]~81_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[2]~82 .lut_mask = 16'h00AC;
defparam \inst13|AR[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \inst13|AR[2]~83 (
// Equation(s):
// \inst13|AR[2]~83_combout  = (\inst13|AR[2]~82_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[2]~1_combout ))

	.dataa(\inst13|AR[2]~82_combout ),
	.datab(gnd),
	.datac(\inst13|READ_REG~1_combout ),
	.datad(\multiplexer_memToReg|out[2]~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[2]~83 .lut_mask = 16'hFAAA;
defparam \inst13|AR[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \AR|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[2]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[2] .is_wysiwyg = "true";
defparam \AR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \multiplexer_fwda10_11|out[2]~1 (
// Equation(s):
// \multiplexer_fwda10_11|out[2]~1_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [2])))) # (!\FwdAFwdB_IDEX|q [3] & (!\FwdAFwdB_IDEX|q [2] & ((\AR|q [2]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\DR_EXMEM|q [2]),
	.datac(\FwdAFwdB_IDEX|q [3]),
	.datad(\AR|q [2]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[2]~1 .lut_mask = 16'hC5C0;
defparam \multiplexer_fwda10_11|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[2]~19 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[2]~19_combout  = (\inst20|ALUSrcAR_EX~q  & (\FwdAFwdB_IDEX|q [2] & (!\FwdAFwdB_IDEX|q [3]))) # (!\inst20|ALUSrcAR_EX~q  & (((\signExtendedD_IDEX|q [2]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\inst20|ALUSrcAR_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[2]~19 .lut_mask = 16'h22F0;
defparam \multiplexer_ALUSrcAR|out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[2]~20 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[2]~20_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[2]~1_combout ) # ((\multiplexer_memToReg|out[2]~1_combout  & \multiplexer_ALUSrcAR|out[2]~19_combout )))) # (!\inst20|ALUSrcAR_EX~q  & 
// (((\multiplexer_ALUSrcAR|out[2]~19_combout ))))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(\multiplexer_fwda10_11|out[2]~1_combout ),
	.datac(\multiplexer_memToReg|out[2]~1_combout ),
	.datad(\multiplexer_ALUSrcAR|out[2]~19_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[2]~20 .lut_mask = 16'hFD88;
defparam \multiplexer_ALUSrcAR|out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[1]~0 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[1]~0_combout  = (\inst20|ALUSrcAR_EX~q  & (!\FwdAFwdB_IDEX|q [3] & (\FwdAFwdB_IDEX|q [2]))) # (!\inst20|ALUSrcAR_EX~q  & (((\signExtendedD_IDEX|q [1]))))

	.dataa(\FwdAFwdB_IDEX|q [3]),
	.datab(\inst20|ALUSrcAR_EX~q ),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[1]~0 .lut_mask = 16'h7340;
defparam \multiplexer_ALUSrcAR|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \multiplexer_memToReg|out[1]~0 (
// Equation(s):
// \multiplexer_memToReg|out[1]~0_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [1]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [1]))

	.dataa(\DR_MEMWB|q [1]),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\MDR_register|q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[1]~0 .lut_mask = 16'hE2E2;
defparam \multiplexer_memToReg|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[1]~1 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[1]~1_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[1]~0_combout ) # ((\multiplexer_ALUSrcAR|out[1]~0_combout  & \multiplexer_memToReg|out[1]~0_combout )))) # (!\inst20|ALUSrcAR_EX~q  & 
// (((\multiplexer_ALUSrcAR|out[1]~0_combout ))))

	.dataa(\multiplexer_fwda10_11|out[1]~0_combout ),
	.datab(\inst20|ALUSrcAR_EX~q ),
	.datac(\multiplexer_ALUSrcAR|out[1]~0_combout ),
	.datad(\multiplexer_memToReg|out[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[1]~1 .lut_mask = 16'hF8B8;
defparam \multiplexer_ALUSrcAR|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[0]~21 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[0]~21_combout  = (\inst20|ALUSrcAR_EX~q  & (\FwdAFwdB_IDEX|q [2] & (!\FwdAFwdB_IDEX|q [3]))) # (!\inst20|ALUSrcAR_EX~q  & (((\signExtendedD_IDEX|q [0]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\inst20|ALUSrcAR_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[0]~21 .lut_mask = 16'h22F0;
defparam \multiplexer_ALUSrcAR|out[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[0]~22 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[0]~22_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[0]~25_combout ) # ((\multiplexer_ALUSrcAR|out[0]~21_combout  & \multiplexer_memToReg|out[0]~15_combout )))) # (!\inst20|ALUSrcAR_EX~q  & 
// (((\multiplexer_ALUSrcAR|out[0]~21_combout ))))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(\multiplexer_fwda10_11|out[0]~25_combout ),
	.datac(\multiplexer_ALUSrcAR|out[0]~21_combout ),
	.datad(\multiplexer_memToReg|out[0]~15_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[0]~22 .lut_mask = 16'hF8D8;
defparam \multiplexer_ALUSrcAR|out[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \inst19|Add0~1 (
// Equation(s):
// \inst19|Add0~1_cout  = CARRY(!\multiplexer_ALUSrcAR|out[0]~22_combout )

	.dataa(\multiplexer_ALUSrcAR|out[0]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst19|Add0~1_cout ));
// synopsys translate_off
defparam \inst19|Add0~1 .lut_mask = 16'h0055;
defparam \inst19|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \inst19|Add0~2 (
// Equation(s):
// \inst19|Add0~2_combout  = (\multiplexer_ALUSrcAR|out[1]~1_combout  & ((\inst19|Add0~1_cout ) # (GND))) # (!\multiplexer_ALUSrcAR|out[1]~1_combout  & (!\inst19|Add0~1_cout ))
// \inst19|Add0~3  = CARRY((\multiplexer_ALUSrcAR|out[1]~1_combout ) # (!\inst19|Add0~1_cout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~1_cout ),
	.combout(\inst19|Add0~2_combout ),
	.cout(\inst19|Add0~3 ));
// synopsys translate_off
defparam \inst19|Add0~2 .lut_mask = 16'hC3CF;
defparam \inst19|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \inst19|Add0~4 (
// Equation(s):
// \inst19|Add0~4_combout  = (\multiplexer_ALUSrcAR|out[2]~20_combout  & (!\inst19|Add0~3  & VCC)) # (!\multiplexer_ALUSrcAR|out[2]~20_combout  & (\inst19|Add0~3  $ (GND)))
// \inst19|Add0~5  = CARRY((!\multiplexer_ALUSrcAR|out[2]~20_combout  & !\inst19|Add0~3 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[2]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~3 ),
	.combout(\inst19|Add0~4_combout ),
	.cout(\inst19|Add0~5 ));
// synopsys translate_off
defparam \inst19|Add0~4 .lut_mask = 16'h3C03;
defparam \inst19|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \inst19|Add0~6 (
// Equation(s):
// \inst19|Add0~6_combout  = (\multiplexer_ALUSrcAR|out[3]~5_combout  & ((\inst19|Add0~5 ) # (GND))) # (!\multiplexer_ALUSrcAR|out[3]~5_combout  & (!\inst19|Add0~5 ))
// \inst19|Add0~7  = CARRY((\multiplexer_ALUSrcAR|out[3]~5_combout ) # (!\inst19|Add0~5 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~5 ),
	.combout(\inst19|Add0~6_combout ),
	.cout(\inst19|Add0~7 ));
// synopsys translate_off
defparam \inst19|Add0~6 .lut_mask = 16'hC3CF;
defparam \inst19|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \inst19|Add0~8 (
// Equation(s):
// \inst19|Add0~8_combout  = (\multiplexer_ALUSrcAR|out[4]~3_combout  & (!\inst19|Add0~7  & VCC)) # (!\multiplexer_ALUSrcAR|out[4]~3_combout  & (\inst19|Add0~7  $ (GND)))
// \inst19|Add0~9  = CARRY((!\multiplexer_ALUSrcAR|out[4]~3_combout  & !\inst19|Add0~7 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~7 ),
	.combout(\inst19|Add0~8_combout ),
	.cout(\inst19|Add0~9 ));
// synopsys translate_off
defparam \inst19|Add0~8 .lut_mask = 16'h3C03;
defparam \inst19|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \inst19|Add0~10 (
// Equation(s):
// \inst19|Add0~10_combout  = (\multiplexer_ALUSrcAR|out[5]~8_combout  & ((\inst19|Add0~9 ) # (GND))) # (!\multiplexer_ALUSrcAR|out[5]~8_combout  & (!\inst19|Add0~9 ))
// \inst19|Add0~11  = CARRY((\multiplexer_ALUSrcAR|out[5]~8_combout ) # (!\inst19|Add0~9 ))

	.dataa(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~9 ),
	.combout(\inst19|Add0~10_combout ),
	.cout(\inst19|Add0~11 ));
// synopsys translate_off
defparam \inst19|Add0~10 .lut_mask = 16'hA5AF;
defparam \inst19|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \inst19|Add0~12 (
// Equation(s):
// \inst19|Add0~12_combout  = (\multiplexer_ALUSrcAR|out[6]~7_combout  & (!\inst19|Add0~11  & VCC)) # (!\multiplexer_ALUSrcAR|out[6]~7_combout  & (\inst19|Add0~11  $ (GND)))
// \inst19|Add0~13  = CARRY((!\multiplexer_ALUSrcAR|out[6]~7_combout  & !\inst19|Add0~11 ))

	.dataa(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~11 ),
	.combout(\inst19|Add0~12_combout ),
	.cout(\inst19|Add0~13 ));
// synopsys translate_off
defparam \inst19|Add0~12 .lut_mask = 16'h5A05;
defparam \inst19|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \inst19|Add0~14 (
// Equation(s):
// \inst19|Add0~14_combout  = (\multiplexer_ALUSrcAR|out[7]~11_combout  & ((\inst19|Add0~13 ) # (GND))) # (!\multiplexer_ALUSrcAR|out[7]~11_combout  & (!\inst19|Add0~13 ))
// \inst19|Add0~15  = CARRY((\multiplexer_ALUSrcAR|out[7]~11_combout ) # (!\inst19|Add0~13 ))

	.dataa(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~13 ),
	.combout(\inst19|Add0~14_combout ),
	.cout(\inst19|Add0~15 ));
// synopsys translate_off
defparam \inst19|Add0~14 .lut_mask = 16'hA5AF;
defparam \inst19|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \inst19|Add0~16 (
// Equation(s):
// \inst19|Add0~16_combout  = (\multiplexer_ALUSrcAR|out[8]~9_combout  & (!\inst19|Add0~15  & VCC)) # (!\multiplexer_ALUSrcAR|out[8]~9_combout  & (\inst19|Add0~15  $ (GND)))
// \inst19|Add0~17  = CARRY((!\multiplexer_ALUSrcAR|out[8]~9_combout  & !\inst19|Add0~15 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~15 ),
	.combout(\inst19|Add0~16_combout ),
	.cout(\inst19|Add0~17 ));
// synopsys translate_off
defparam \inst19|Add0~16 .lut_mask = 16'h3C03;
defparam \inst19|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \inst19|Add0~18 (
// Equation(s):
// \inst19|Add0~18_combout  = (\multiplexer_ALUSrcAR|out[9]~13_combout  & ((\inst19|Add0~17 ) # (GND))) # (!\multiplexer_ALUSrcAR|out[9]~13_combout  & (!\inst19|Add0~17 ))
// \inst19|Add0~19  = CARRY((\multiplexer_ALUSrcAR|out[9]~13_combout ) # (!\inst19|Add0~17 ))

	.dataa(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~17 ),
	.combout(\inst19|Add0~18_combout ),
	.cout(\inst19|Add0~19 ));
// synopsys translate_off
defparam \inst19|Add0~18 .lut_mask = 16'hA5AF;
defparam \inst19|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \inst19|Add0~20 (
// Equation(s):
// \inst19|Add0~20_combout  = (\multiplexer_ALUSrcAR|out[10]~12_combout  & (!\inst19|Add0~19  & VCC)) # (!\multiplexer_ALUSrcAR|out[10]~12_combout  & (\inst19|Add0~19  $ (GND)))
// \inst19|Add0~21  = CARRY((!\multiplexer_ALUSrcAR|out[10]~12_combout  & !\inst19|Add0~19 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~19 ),
	.combout(\inst19|Add0~20_combout ),
	.cout(\inst19|Add0~21 ));
// synopsys translate_off
defparam \inst19|Add0~20 .lut_mask = 16'h3C03;
defparam \inst19|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \inst13|BR[6]~54 (
// Equation(s):
// \inst13|BR[6]~54_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][6]~q )) # (!\IR|q [9] & ((\inst13|r[4][6]~q )))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[6][6]~q ),
	.datac(\inst13|r[4][6]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[6]~54 .lut_mask = 16'hEE50;
defparam \inst13|BR[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \inst13|BR[6]~55 (
// Equation(s):
// \inst13|BR[6]~55_combout  = (\IR|q [8] & ((\inst13|BR[6]~54_combout  & ((\inst13|r[7][6]~q ))) # (!\inst13|BR[6]~54_combout  & (\inst13|r[5][6]~q )))) # (!\IR|q [8] & (((\inst13|BR[6]~54_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[5][6]~q ),
	.datac(\inst13|r[7][6]~q ),
	.datad(\inst13|BR[6]~54_combout ),
	.cin(gnd),
	.combout(\inst13|BR[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[6]~55 .lut_mask = 16'hF588;
defparam \inst13|BR[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \inst13|BR[6]~56 (
// Equation(s):
// \inst13|BR[6]~56_combout  = (\IR|q [9] & (\IR|q [8])) # (!\IR|q [9] & ((\IR|q [8] & ((\inst13|r[1][6]~q ))) # (!\IR|q [8] & (\inst13|r[0][6]~q ))))

	.dataa(\IR|q [9]),
	.datab(\IR|q [8]),
	.datac(\inst13|r[0][6]~q ),
	.datad(\inst13|r[1][6]~q ),
	.cin(gnd),
	.combout(\inst13|BR[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[6]~56 .lut_mask = 16'hDC98;
defparam \inst13|BR[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \inst13|BR[6]~57 (
// Equation(s):
// \inst13|BR[6]~57_combout  = (\IR|q [9] & ((\inst13|BR[6]~56_combout  & (\inst13|r[3][6]~q )) # (!\inst13|BR[6]~56_combout  & ((\inst13|r[2][6]~q ))))) # (!\IR|q [9] & (((\inst13|BR[6]~56_combout ))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[3][6]~q ),
	.datac(\inst13|r[2][6]~q ),
	.datad(\inst13|BR[6]~56_combout ),
	.cin(gnd),
	.combout(\inst13|BR[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[6]~57 .lut_mask = 16'hDDA0;
defparam \inst13|BR[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \inst13|BR[6]~58 (
// Equation(s):
// \inst13|BR[6]~58_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & (\inst13|BR[6]~55_combout )) # (!\IR|q [10] & ((\inst13|BR[6]~57_combout )))))

	.dataa(\IR|q [10]),
	.datab(\inst13|BR[6]~55_combout ),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\inst13|BR[6]~57_combout ),
	.cin(gnd),
	.combout(\inst13|BR[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[6]~58 .lut_mask = 16'h0D08;
defparam \inst13|BR[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \inst13|BR[6]~59 (
// Equation(s):
// \inst13|BR[6]~59_combout  = (\inst13|BR[6]~58_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[6]~4_combout ))

	.dataa(gnd),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[6]~58_combout ),
	.datad(\multiplexer_memToReg|out[6]~4_combout ),
	.cin(gnd),
	.combout(\inst13|BR[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[6]~59 .lut_mask = 16'hFCF0;
defparam \inst13|BR[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \BR|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[6]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[6] .is_wysiwyg = "true";
defparam \BR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[6]~10 (
// Equation(s):
// \multiplexer_fwdb10_11|out[6]~10_combout  = (\FwdAFwdB_IDEX|q [1] & (\DR_EXMEM|q [6])) # (!\FwdAFwdB_IDEX|q [1] & (((!\FwdAFwdB_IDEX|q [0] & \BR|q [6]))))

	.dataa(\DR_EXMEM|q [6]),
	.datab(\FwdAFwdB_IDEX|q [0]),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\BR|q [6]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[6]~10 .lut_mask = 16'hA3A0;
defparam \multiplexer_fwdb10_11|out[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[6]~11 (
// Equation(s):
// \multiplexer_fwdb10_11|out[6]~11_combout  = (\multiplexer_fwdb10_11|out[6]~10_combout ) # ((!\FwdAFwdB_IDEX|q [1] & (\FwdAFwdB_IDEX|q [0] & \multiplexer_memToReg|out[6]~4_combout )))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[6]~10_combout ),
	.datac(\FwdAFwdB_IDEX|q [0]),
	.datad(\multiplexer_memToReg|out[6]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[6]~11 .lut_mask = 16'hDCCC;
defparam \multiplexer_fwdb10_11|out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneive_lcell_comb \inst13|r~18 (
// Equation(s):
// \inst13|r~18_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & ((\MDR_register|q [5]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [5]))))

	.dataa(\inst21|memToReg_WB~q ),
	.datab(\reset2~q ),
	.datac(\DR_MEMWB|q [5]),
	.datad(\MDR_register|q [5]),
	.cin(gnd),
	.combout(\inst13|r~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~18 .lut_mask = 16'hC840;
defparam \inst13|r~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \inst13|r[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][5] .is_wysiwyg = "true";
defparam \inst13|r[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N19
dffeas \inst13|r[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][5] .is_wysiwyg = "true";
defparam \inst13|r[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \inst13|r[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][5] .is_wysiwyg = "true";
defparam \inst13|r[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \inst13|r[0][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][5] .is_wysiwyg = "true";
defparam \inst13|r[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \inst13|BR[5]~62 (
// Equation(s):
// \inst13|BR[5]~62_combout  = (\IR|q [8] & ((\inst13|r[1][5]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][5]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[1][5]~q ),
	.datac(\inst13|r[0][5]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[5]~62 .lut_mask = 16'hAAD8;
defparam \inst13|BR[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \inst13|BR[5]~63 (
// Equation(s):
// \inst13|BR[5]~63_combout  = (\IR|q [9] & ((\inst13|BR[5]~62_combout  & (\inst13|r[3][5]~q )) # (!\inst13|BR[5]~62_combout  & ((\inst13|r[2][5]~q ))))) # (!\IR|q [9] & (((\inst13|BR[5]~62_combout ))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[3][5]~q ),
	.datac(\inst13|r[2][5]~q ),
	.datad(\inst13|BR[5]~62_combout ),
	.cin(gnd),
	.combout(\inst13|BR[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[5]~63 .lut_mask = 16'hDDA0;
defparam \inst13|BR[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \inst13|r[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][5] .is_wysiwyg = "true";
defparam \inst13|r[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \inst13|r[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][5] .is_wysiwyg = "true";
defparam \inst13|r[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \inst13|BR[5]~60 (
// Equation(s):
// \inst13|BR[5]~60_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][5]~q )) # (!\IR|q [9] & ((\inst13|r[4][5]~q )))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[6][5]~q ),
	.datac(\inst13|r[4][5]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[5]~60 .lut_mask = 16'hEE50;
defparam \inst13|BR[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \inst13|r[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][5] .is_wysiwyg = "true";
defparam \inst13|r[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \inst13|r[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][5] .is_wysiwyg = "true";
defparam \inst13|r[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \inst13|BR[5]~61 (
// Equation(s):
// \inst13|BR[5]~61_combout  = (\inst13|BR[5]~60_combout  & (((\inst13|r[7][5]~q )) # (!\IR|q [8]))) # (!\inst13|BR[5]~60_combout  & (\IR|q [8] & ((\inst13|r[5][5]~q ))))

	.dataa(\inst13|BR[5]~60_combout ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[7][5]~q ),
	.datad(\inst13|r[5][5]~q ),
	.cin(gnd),
	.combout(\inst13|BR[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[5]~61 .lut_mask = 16'hE6A2;
defparam \inst13|BR[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \inst13|BR[5]~64 (
// Equation(s):
// \inst13|BR[5]~64_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[5]~61_combout ))) # (!\IR|q [10] & (\inst13|BR[5]~63_combout ))))

	.dataa(\IR|q [10]),
	.datab(\inst13|BR[5]~63_combout ),
	.datac(\inst13|BR[5]~61_combout ),
	.datad(\inst13|READ_REG~3_combout ),
	.cin(gnd),
	.combout(\inst13|BR[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[5]~64 .lut_mask = 16'h00E4;
defparam \inst13|BR[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \inst13|BR[5]~65 (
// Equation(s):
// \inst13|BR[5]~65_combout  = (\inst13|BR[5]~64_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[5]~5_combout ))

	.dataa(\inst13|READ_REG~3_combout ),
	.datab(gnd),
	.datac(\multiplexer_memToReg|out[5]~5_combout ),
	.datad(\inst13|BR[5]~64_combout ),
	.cin(gnd),
	.combout(\inst13|BR[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[5]~65 .lut_mask = 16'hFFA0;
defparam \inst13|BR[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \BR|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[5]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[5] .is_wysiwyg = "true";
defparam \BR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[5]~8 (
// Equation(s):
// \multiplexer_fwdb10_11|out[5]~8_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [5])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [5]))))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\DR_EXMEM|q [5]),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\BR|q [5]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[5]~8 .lut_mask = 16'hC5C0;
defparam \multiplexer_fwdb10_11|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[5]~9 (
// Equation(s):
// \multiplexer_fwdb10_11|out[5]~9_combout  = (\multiplexer_fwdb10_11|out[5]~8_combout ) # ((\FwdAFwdB_IDEX|q [0] & (\multiplexer_memToReg|out[5]~5_combout  & !\FwdAFwdB_IDEX|q [1])))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\multiplexer_memToReg|out[5]~5_combout ),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[5]~8_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[5]~9 .lut_mask = 16'hFF08;
defparam \multiplexer_fwdb10_11|out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \inst13|r[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][3] .is_wysiwyg = "true";
defparam \inst13|r[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N11
dffeas \inst13|r[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][3] .is_wysiwyg = "true";
defparam \inst13|r[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N19
dffeas \inst13|r[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][3] .is_wysiwyg = "true";
defparam \inst13|r[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneive_lcell_comb \inst13|BR[3]~72 (
// Equation(s):
// \inst13|BR[3]~72_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][3]~q )) # (!\IR|q [9] & ((\inst13|r[4][3]~q )))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[6][3]~q ),
	.datac(\inst13|r[4][3]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[3]~72 .lut_mask = 16'hEE50;
defparam \inst13|BR[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \inst13|BR[3]~73 (
// Equation(s):
// \inst13|BR[3]~73_combout  = (\IR|q [8] & ((\inst13|BR[3]~72_combout  & ((\inst13|r[7][3]~q ))) # (!\inst13|BR[3]~72_combout  & (\inst13|r[5][3]~q )))) # (!\IR|q [8] & (((\inst13|BR[3]~72_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[5][3]~q ),
	.datac(\inst13|r[7][3]~q ),
	.datad(\inst13|BR[3]~72_combout ),
	.cin(gnd),
	.combout(\inst13|BR[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[3]~73 .lut_mask = 16'hF588;
defparam \inst13|BR[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \inst13|r[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][3] .is_wysiwyg = "true";
defparam \inst13|r[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \inst13|r[0][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][3] .is_wysiwyg = "true";
defparam \inst13|r[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \inst13|BR[3]~74 (
// Equation(s):
// \inst13|BR[3]~74_combout  = (\IR|q [8] & ((\inst13|r[1][3]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][3]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[1][3]~q ),
	.datac(\inst13|r[0][3]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[3]~74 .lut_mask = 16'hAAD8;
defparam \inst13|BR[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \inst13|r[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][3] .is_wysiwyg = "true";
defparam \inst13|r[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \inst13|r[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][3] .is_wysiwyg = "true";
defparam \inst13|r[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \inst13|BR[3]~75 (
// Equation(s):
// \inst13|BR[3]~75_combout  = (\IR|q [9] & ((\inst13|BR[3]~74_combout  & ((\inst13|r[3][3]~q ))) # (!\inst13|BR[3]~74_combout  & (\inst13|r[2][3]~q )))) # (!\IR|q [9] & (\inst13|BR[3]~74_combout ))

	.dataa(\IR|q [9]),
	.datab(\inst13|BR[3]~74_combout ),
	.datac(\inst13|r[2][3]~q ),
	.datad(\inst13|r[3][3]~q ),
	.cin(gnd),
	.combout(\inst13|BR[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[3]~75 .lut_mask = 16'hEC64;
defparam \inst13|BR[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \inst13|BR[3]~76 (
// Equation(s):
// \inst13|BR[3]~76_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & (\inst13|BR[3]~73_combout )) # (!\IR|q [10] & ((\inst13|BR[3]~75_combout )))))

	.dataa(\inst13|BR[3]~73_combout ),
	.datab(\inst13|BR[3]~75_combout ),
	.datac(\IR|q [10]),
	.datad(\inst13|READ_REG~3_combout ),
	.cin(gnd),
	.combout(\inst13|BR[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[3]~76 .lut_mask = 16'h00AC;
defparam \inst13|BR[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \inst13|BR[3]~77 (
// Equation(s):
// \inst13|BR[3]~77_combout  = (\inst13|BR[3]~76_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[3]~3_combout ))

	.dataa(\inst13|READ_REG~3_combout ),
	.datab(\inst13|BR[3]~76_combout ),
	.datac(\multiplexer_memToReg|out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|BR[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[3]~77 .lut_mask = 16'hECEC;
defparam \inst13|BR[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \BR|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[3]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[3] .is_wysiwyg = "true";
defparam \BR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[3]~4 (
// Equation(s):
// \multiplexer_fwdb10_11|out[3]~4_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [3])))) # (!\FwdAFwdB_IDEX|q [1] & (\BR|q [3] & (!\FwdAFwdB_IDEX|q [0])))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\BR|q [3]),
	.datac(\FwdAFwdB_IDEX|q [0]),
	.datad(\DR_EXMEM|q [3]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[3]~4 .lut_mask = 16'hAE04;
defparam \multiplexer_fwdb10_11|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[3]~5 (
// Equation(s):
// \multiplexer_fwdb10_11|out[3]~5_combout  = (\multiplexer_fwdb10_11|out[3]~4_combout ) # ((!\FwdAFwdB_IDEX|q [1] & (\multiplexer_memToReg|out[3]~3_combout  & \FwdAFwdB_IDEX|q [0])))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[3]~4_combout ),
	.datac(\multiplexer_memToReg|out[3]~3_combout ),
	.datad(\FwdAFwdB_IDEX|q [0]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[3]~5 .lut_mask = 16'hDCCC;
defparam \multiplexer_fwdb10_11|out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N5
dffeas \inst13|r[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][1] .is_wysiwyg = "true";
defparam \inst13|r[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \inst13|r[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][1] .is_wysiwyg = "true";
defparam \inst13|r[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \inst13|BR[1]~84 (
// Equation(s):
// \inst13|BR[1]~84_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][1]~q )) # (!\IR|q [9] & ((\inst13|r[4][1]~q )))))

	.dataa(\inst13|r[6][1]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][1]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[1]~84 .lut_mask = 16'hEE30;
defparam \inst13|BR[1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N31
dffeas \inst13|r[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][1] .is_wysiwyg = "true";
defparam \inst13|r[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N9
dffeas \inst13|r[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][1] .is_wysiwyg = "true";
defparam \inst13|r[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \inst13|BR[1]~85 (
// Equation(s):
// \inst13|BR[1]~85_combout  = (\inst13|BR[1]~84_combout  & (((\inst13|r[7][1]~q ) # (!\IR|q [8])))) # (!\inst13|BR[1]~84_combout  & (\inst13|r[5][1]~q  & ((\IR|q [8]))))

	.dataa(\inst13|BR[1]~84_combout ),
	.datab(\inst13|r[5][1]~q ),
	.datac(\inst13|r[7][1]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|BR[1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[1]~85 .lut_mask = 16'hE4AA;
defparam \inst13|BR[1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N31
dffeas \inst13|r[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][1] .is_wysiwyg = "true";
defparam \inst13|r[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \inst13|r[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][1] .is_wysiwyg = "true";
defparam \inst13|r[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \inst13|r[0][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][1] .is_wysiwyg = "true";
defparam \inst13|r[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneive_lcell_comb \inst13|BR[1]~86 (
// Equation(s):
// \inst13|BR[1]~86_combout  = (\IR|q [8] & ((\inst13|r[1][1]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][1]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[1][1]~q ),
	.datac(\inst13|r[0][1]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[1]~86 .lut_mask = 16'hAAD8;
defparam \inst13|BR[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneive_lcell_comb \inst13|BR[1]~87 (
// Equation(s):
// \inst13|BR[1]~87_combout  = (\IR|q [9] & ((\inst13|BR[1]~86_combout  & (\inst13|r[3][1]~q )) # (!\inst13|BR[1]~86_combout  & ((\inst13|r[2][1]~q ))))) # (!\IR|q [9] & (((\inst13|BR[1]~86_combout ))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[3][1]~q ),
	.datac(\inst13|r[2][1]~q ),
	.datad(\inst13|BR[1]~86_combout ),
	.cin(gnd),
	.combout(\inst13|BR[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[1]~87 .lut_mask = 16'hDDA0;
defparam \inst13|BR[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \inst13|BR[1]~88 (
// Equation(s):
// \inst13|BR[1]~88_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & (\inst13|BR[1]~85_combout )) # (!\IR|q [10] & ((\inst13|BR[1]~87_combout )))))

	.dataa(\IR|q [10]),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[1]~85_combout ),
	.datad(\inst13|BR[1]~87_combout ),
	.cin(gnd),
	.combout(\inst13|BR[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[1]~88 .lut_mask = 16'h3120;
defparam \inst13|BR[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \inst13|BR[1]~89 (
// Equation(s):
// \inst13|BR[1]~89_combout  = (\inst13|BR[1]~88_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst13|BR[1]~88_combout ),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\multiplexer_memToReg|out[1]~0_combout ),
	.cin(gnd),
	.combout(\inst13|BR[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[1]~89 .lut_mask = 16'hFCCC;
defparam \inst13|BR[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \BR|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[1]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[1] .is_wysiwyg = "true";
defparam \BR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[1]~0 (
// Equation(s):
// \multiplexer_fwdb10_11|out[1]~0_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [1])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [1]))))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\DR_EXMEM|q [1]),
	.datad(\BR|q [1]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[1]~0 .lut_mask = 16'hD1C0;
defparam \multiplexer_fwdb10_11|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[1]~1 (
// Equation(s):
// \multiplexer_fwdb10_11|out[1]~1_combout  = (\multiplexer_fwdb10_11|out[1]~0_combout ) # ((\FwdAFwdB_IDEX|q [0] & (!\FwdAFwdB_IDEX|q [1] & \multiplexer_memToReg|out[1]~0_combout )))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[1]~0_combout ),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\multiplexer_memToReg|out[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[1]~1 .lut_mask = 16'hCECC;
defparam \multiplexer_fwdb10_11|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \inst19|Add2~0 (
// Equation(s):
// \inst19|Add2~0_combout  = (\multiplexer_fwdb10_11|out[0]~31_combout  & (\multiplexer_ALUSrcAR|out[0]~22_combout  $ (VCC))) # (!\multiplexer_fwdb10_11|out[0]~31_combout  & (\multiplexer_ALUSrcAR|out[0]~22_combout  & VCC))
// \inst19|Add2~1  = CARRY((\multiplexer_fwdb10_11|out[0]~31_combout  & \multiplexer_ALUSrcAR|out[0]~22_combout ))

	.dataa(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datab(\multiplexer_ALUSrcAR|out[0]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst19|Add2~0_combout ),
	.cout(\inst19|Add2~1 ));
// synopsys translate_off
defparam \inst19|Add2~0 .lut_mask = 16'h6688;
defparam \inst19|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \inst19|Add2~2 (
// Equation(s):
// \inst19|Add2~2_combout  = (\inst19|Add0~2_combout  & ((\multiplexer_fwdb10_11|out[1]~1_combout  & (\inst19|Add2~1  & VCC)) # (!\multiplexer_fwdb10_11|out[1]~1_combout  & (!\inst19|Add2~1 )))) # (!\inst19|Add0~2_combout  & 
// ((\multiplexer_fwdb10_11|out[1]~1_combout  & (!\inst19|Add2~1 )) # (!\multiplexer_fwdb10_11|out[1]~1_combout  & ((\inst19|Add2~1 ) # (GND)))))
// \inst19|Add2~3  = CARRY((\inst19|Add0~2_combout  & (!\multiplexer_fwdb10_11|out[1]~1_combout  & !\inst19|Add2~1 )) # (!\inst19|Add0~2_combout  & ((!\inst19|Add2~1 ) # (!\multiplexer_fwdb10_11|out[1]~1_combout ))))

	.dataa(\inst19|Add0~2_combout ),
	.datab(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~1 ),
	.combout(\inst19|Add2~2_combout ),
	.cout(\inst19|Add2~3 ));
// synopsys translate_off
defparam \inst19|Add2~2 .lut_mask = 16'h9617;
defparam \inst19|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \inst19|Add2~4 (
// Equation(s):
// \inst19|Add2~4_combout  = ((\inst19|Add0~4_combout  $ (\multiplexer_fwdb10_11|out[2]~3_combout  $ (!\inst19|Add2~3 )))) # (GND)
// \inst19|Add2~5  = CARRY((\inst19|Add0~4_combout  & ((\multiplexer_fwdb10_11|out[2]~3_combout ) # (!\inst19|Add2~3 ))) # (!\inst19|Add0~4_combout  & (\multiplexer_fwdb10_11|out[2]~3_combout  & !\inst19|Add2~3 )))

	.dataa(\inst19|Add0~4_combout ),
	.datab(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~3 ),
	.combout(\inst19|Add2~4_combout ),
	.cout(\inst19|Add2~5 ));
// synopsys translate_off
defparam \inst19|Add2~4 .lut_mask = 16'h698E;
defparam \inst19|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \inst19|Add2~6 (
// Equation(s):
// \inst19|Add2~6_combout  = (\inst19|Add0~6_combout  & ((\multiplexer_fwdb10_11|out[3]~5_combout  & (\inst19|Add2~5  & VCC)) # (!\multiplexer_fwdb10_11|out[3]~5_combout  & (!\inst19|Add2~5 )))) # (!\inst19|Add0~6_combout  & 
// ((\multiplexer_fwdb10_11|out[3]~5_combout  & (!\inst19|Add2~5 )) # (!\multiplexer_fwdb10_11|out[3]~5_combout  & ((\inst19|Add2~5 ) # (GND)))))
// \inst19|Add2~7  = CARRY((\inst19|Add0~6_combout  & (!\multiplexer_fwdb10_11|out[3]~5_combout  & !\inst19|Add2~5 )) # (!\inst19|Add0~6_combout  & ((!\inst19|Add2~5 ) # (!\multiplexer_fwdb10_11|out[3]~5_combout ))))

	.dataa(\inst19|Add0~6_combout ),
	.datab(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~5 ),
	.combout(\inst19|Add2~6_combout ),
	.cout(\inst19|Add2~7 ));
// synopsys translate_off
defparam \inst19|Add2~6 .lut_mask = 16'h9617;
defparam \inst19|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \inst19|Add2~8 (
// Equation(s):
// \inst19|Add2~8_combout  = ((\inst19|Add0~8_combout  $ (\multiplexer_fwdb10_11|out[4]~7_combout  $ (!\inst19|Add2~7 )))) # (GND)
// \inst19|Add2~9  = CARRY((\inst19|Add0~8_combout  & ((\multiplexer_fwdb10_11|out[4]~7_combout ) # (!\inst19|Add2~7 ))) # (!\inst19|Add0~8_combout  & (\multiplexer_fwdb10_11|out[4]~7_combout  & !\inst19|Add2~7 )))

	.dataa(\inst19|Add0~8_combout ),
	.datab(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~7 ),
	.combout(\inst19|Add2~8_combout ),
	.cout(\inst19|Add2~9 ));
// synopsys translate_off
defparam \inst19|Add2~8 .lut_mask = 16'h698E;
defparam \inst19|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \inst19|Add2~10 (
// Equation(s):
// \inst19|Add2~10_combout  = (\inst19|Add0~10_combout  & ((\multiplexer_fwdb10_11|out[5]~9_combout  & (\inst19|Add2~9  & VCC)) # (!\multiplexer_fwdb10_11|out[5]~9_combout  & (!\inst19|Add2~9 )))) # (!\inst19|Add0~10_combout  & 
// ((\multiplexer_fwdb10_11|out[5]~9_combout  & (!\inst19|Add2~9 )) # (!\multiplexer_fwdb10_11|out[5]~9_combout  & ((\inst19|Add2~9 ) # (GND)))))
// \inst19|Add2~11  = CARRY((\inst19|Add0~10_combout  & (!\multiplexer_fwdb10_11|out[5]~9_combout  & !\inst19|Add2~9 )) # (!\inst19|Add0~10_combout  & ((!\inst19|Add2~9 ) # (!\multiplexer_fwdb10_11|out[5]~9_combout ))))

	.dataa(\inst19|Add0~10_combout ),
	.datab(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~9 ),
	.combout(\inst19|Add2~10_combout ),
	.cout(\inst19|Add2~11 ));
// synopsys translate_off
defparam \inst19|Add2~10 .lut_mask = 16'h9617;
defparam \inst19|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \inst19|Add2~12 (
// Equation(s):
// \inst19|Add2~12_combout  = ((\inst19|Add0~12_combout  $ (\multiplexer_fwdb10_11|out[6]~11_combout  $ (!\inst19|Add2~11 )))) # (GND)
// \inst19|Add2~13  = CARRY((\inst19|Add0~12_combout  & ((\multiplexer_fwdb10_11|out[6]~11_combout ) # (!\inst19|Add2~11 ))) # (!\inst19|Add0~12_combout  & (\multiplexer_fwdb10_11|out[6]~11_combout  & !\inst19|Add2~11 )))

	.dataa(\inst19|Add0~12_combout ),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~11 ),
	.combout(\inst19|Add2~12_combout ),
	.cout(\inst19|Add2~13 ));
// synopsys translate_off
defparam \inst19|Add2~12 .lut_mask = 16'h698E;
defparam \inst19|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \inst19|Add2~14 (
// Equation(s):
// \inst19|Add2~14_combout  = (\inst19|Add0~14_combout  & ((\multiplexer_fwdb10_11|out[7]~13_combout  & (\inst19|Add2~13  & VCC)) # (!\multiplexer_fwdb10_11|out[7]~13_combout  & (!\inst19|Add2~13 )))) # (!\inst19|Add0~14_combout  & 
// ((\multiplexer_fwdb10_11|out[7]~13_combout  & (!\inst19|Add2~13 )) # (!\multiplexer_fwdb10_11|out[7]~13_combout  & ((\inst19|Add2~13 ) # (GND)))))
// \inst19|Add2~15  = CARRY((\inst19|Add0~14_combout  & (!\multiplexer_fwdb10_11|out[7]~13_combout  & !\inst19|Add2~13 )) # (!\inst19|Add0~14_combout  & ((!\inst19|Add2~13 ) # (!\multiplexer_fwdb10_11|out[7]~13_combout ))))

	.dataa(\inst19|Add0~14_combout ),
	.datab(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~13 ),
	.combout(\inst19|Add2~14_combout ),
	.cout(\inst19|Add2~15 ));
// synopsys translate_off
defparam \inst19|Add2~14 .lut_mask = 16'h9617;
defparam \inst19|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \inst19|Add2~16 (
// Equation(s):
// \inst19|Add2~16_combout  = ((\inst19|Add0~16_combout  $ (\multiplexer_fwdb10_11|out[8]~15_combout  $ (!\inst19|Add2~15 )))) # (GND)
// \inst19|Add2~17  = CARRY((\inst19|Add0~16_combout  & ((\multiplexer_fwdb10_11|out[8]~15_combout ) # (!\inst19|Add2~15 ))) # (!\inst19|Add0~16_combout  & (\multiplexer_fwdb10_11|out[8]~15_combout  & !\inst19|Add2~15 )))

	.dataa(\inst19|Add0~16_combout ),
	.datab(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~15 ),
	.combout(\inst19|Add2~16_combout ),
	.cout(\inst19|Add2~17 ));
// synopsys translate_off
defparam \inst19|Add2~16 .lut_mask = 16'h698E;
defparam \inst19|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \inst19|Add2~18 (
// Equation(s):
// \inst19|Add2~18_combout  = (\multiplexer_fwdb10_11|out[9]~17_combout  & ((\inst19|Add0~18_combout  & (\inst19|Add2~17  & VCC)) # (!\inst19|Add0~18_combout  & (!\inst19|Add2~17 )))) # (!\multiplexer_fwdb10_11|out[9]~17_combout  & ((\inst19|Add0~18_combout  
// & (!\inst19|Add2~17 )) # (!\inst19|Add0~18_combout  & ((\inst19|Add2~17 ) # (GND)))))
// \inst19|Add2~19  = CARRY((\multiplexer_fwdb10_11|out[9]~17_combout  & (!\inst19|Add0~18_combout  & !\inst19|Add2~17 )) # (!\multiplexer_fwdb10_11|out[9]~17_combout  & ((!\inst19|Add2~17 ) # (!\inst19|Add0~18_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datab(\inst19|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~17 ),
	.combout(\inst19|Add2~18_combout ),
	.cout(\inst19|Add2~19 ));
// synopsys translate_off
defparam \inst19|Add2~18 .lut_mask = 16'h9617;
defparam \inst19|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \inst19|Add2~20 (
// Equation(s):
// \inst19|Add2~20_combout  = ((\multiplexer_fwdb10_11|out[10]~19_combout  $ (\inst19|Add0~20_combout  $ (!\inst19|Add2~19 )))) # (GND)
// \inst19|Add2~21  = CARRY((\multiplexer_fwdb10_11|out[10]~19_combout  & ((\inst19|Add0~20_combout ) # (!\inst19|Add2~19 ))) # (!\multiplexer_fwdb10_11|out[10]~19_combout  & (\inst19|Add0~20_combout  & !\inst19|Add2~19 )))

	.dataa(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datab(\inst19|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~19 ),
	.combout(\inst19|Add2~20_combout ),
	.cout(\inst19|Add2~21 ));
// synopsys translate_off
defparam \inst19|Add2~20 .lut_mask = 16'h698E;
defparam \inst19|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \inst19|Add2~22 (
// Equation(s):
// \inst19|Add2~22_combout  = (\inst19|Add0~22_combout  & ((\multiplexer_fwdb10_11|out[11]~21_combout  & (\inst19|Add2~21  & VCC)) # (!\multiplexer_fwdb10_11|out[11]~21_combout  & (!\inst19|Add2~21 )))) # (!\inst19|Add0~22_combout  & 
// ((\multiplexer_fwdb10_11|out[11]~21_combout  & (!\inst19|Add2~21 )) # (!\multiplexer_fwdb10_11|out[11]~21_combout  & ((\inst19|Add2~21 ) # (GND)))))
// \inst19|Add2~23  = CARRY((\inst19|Add0~22_combout  & (!\multiplexer_fwdb10_11|out[11]~21_combout  & !\inst19|Add2~21 )) # (!\inst19|Add0~22_combout  & ((!\inst19|Add2~21 ) # (!\multiplexer_fwdb10_11|out[11]~21_combout ))))

	.dataa(\inst19|Add0~22_combout ),
	.datab(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~21 ),
	.combout(\inst19|Add2~22_combout ),
	.cout(\inst19|Add2~23 ));
// synopsys translate_off
defparam \inst19|Add2~22 .lut_mask = 16'h9617;
defparam \inst19|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \inst19|Add2~24 (
// Equation(s):
// \inst19|Add2~24_combout  = ((\multiplexer_fwdb10_11|out[12]~23_combout  $ (\inst19|Add0~24_combout  $ (!\inst19|Add2~23 )))) # (GND)
// \inst19|Add2~25  = CARRY((\multiplexer_fwdb10_11|out[12]~23_combout  & ((\inst19|Add0~24_combout ) # (!\inst19|Add2~23 ))) # (!\multiplexer_fwdb10_11|out[12]~23_combout  & (\inst19|Add0~24_combout  & !\inst19|Add2~23 )))

	.dataa(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datab(\inst19|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~23 ),
	.combout(\inst19|Add2~24_combout ),
	.cout(\inst19|Add2~25 ));
// synopsys translate_off
defparam \inst19|Add2~24 .lut_mask = 16'h698E;
defparam \inst19|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \inst19|Mux7~1 (
// Equation(s):
// \inst19|Mux7~1_combout  = (\inst19|Mux5~1_combout  & ((\inst19|Mux5~2_combout  & (\multiplexer_ALUSrcAR|out[12]~14_combout )) # (!\inst19|Mux5~2_combout  & ((\inst19|Add2~24_combout ))))) # (!\inst19|Mux5~1_combout  & (!\inst19|Mux5~2_combout ))

	.dataa(\inst19|Mux5~1_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.datad(\inst19|Add2~24_combout ),
	.cin(gnd),
	.combout(\inst19|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux7~1 .lut_mask = 16'hB391;
defparam \inst19|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \inst19|Mux7~2 (
// Equation(s):
// \inst19|Mux7~2_combout  = (\inst19|Mux5~4_combout  & (\inst19|Mux7~1_combout )) # (!\inst19|Mux5~4_combout  & ((\inst19|Mux7~1_combout  & (\multiplexer_ALUSrcAR|out[12]~14_combout  & \multiplexer_fwdb10_11|out[12]~23_combout )) # (!\inst19|Mux7~1_combout  
// & ((\multiplexer_ALUSrcAR|out[12]~14_combout ) # (\multiplexer_fwdb10_11|out[12]~23_combout )))))

	.dataa(\inst19|Mux5~4_combout ),
	.datab(\inst19|Mux7~1_combout ),
	.datac(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.datad(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.cin(gnd),
	.combout(\inst19|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux7~2 .lut_mask = 16'hD998;
defparam \inst19|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \inst19|Add1~0 (
// Equation(s):
// \inst19|Add1~0_combout  = (\multiplexer_fwdb10_11|out[0]~31_combout  & (\multiplexer_ALUSrcAR|out[0]~22_combout  $ (VCC))) # (!\multiplexer_fwdb10_11|out[0]~31_combout  & (\multiplexer_ALUSrcAR|out[0]~22_combout  & VCC))
// \inst19|Add1~1  = CARRY((\multiplexer_fwdb10_11|out[0]~31_combout  & \multiplexer_ALUSrcAR|out[0]~22_combout ))

	.dataa(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datab(\multiplexer_ALUSrcAR|out[0]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst19|Add1~0_combout ),
	.cout(\inst19|Add1~1 ));
// synopsys translate_off
defparam \inst19|Add1~0 .lut_mask = 16'h6688;
defparam \inst19|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \inst19|Add1~2 (
// Equation(s):
// \inst19|Add1~2_combout  = (\multiplexer_ALUSrcAR|out[1]~1_combout  & ((\multiplexer_fwdb10_11|out[1]~1_combout  & (\inst19|Add1~1  & VCC)) # (!\multiplexer_fwdb10_11|out[1]~1_combout  & (!\inst19|Add1~1 )))) # (!\multiplexer_ALUSrcAR|out[1]~1_combout  & 
// ((\multiplexer_fwdb10_11|out[1]~1_combout  & (!\inst19|Add1~1 )) # (!\multiplexer_fwdb10_11|out[1]~1_combout  & ((\inst19|Add1~1 ) # (GND)))))
// \inst19|Add1~3  = CARRY((\multiplexer_ALUSrcAR|out[1]~1_combout  & (!\multiplexer_fwdb10_11|out[1]~1_combout  & !\inst19|Add1~1 )) # (!\multiplexer_ALUSrcAR|out[1]~1_combout  & ((!\inst19|Add1~1 ) # (!\multiplexer_fwdb10_11|out[1]~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.datab(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~1 ),
	.combout(\inst19|Add1~2_combout ),
	.cout(\inst19|Add1~3 ));
// synopsys translate_off
defparam \inst19|Add1~2 .lut_mask = 16'h9617;
defparam \inst19|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \inst19|Add1~4 (
// Equation(s):
// \inst19|Add1~4_combout  = ((\multiplexer_fwdb10_11|out[2]~3_combout  $ (\multiplexer_ALUSrcAR|out[2]~20_combout  $ (!\inst19|Add1~3 )))) # (GND)
// \inst19|Add1~5  = CARRY((\multiplexer_fwdb10_11|out[2]~3_combout  & ((\multiplexer_ALUSrcAR|out[2]~20_combout ) # (!\inst19|Add1~3 ))) # (!\multiplexer_fwdb10_11|out[2]~3_combout  & (\multiplexer_ALUSrcAR|out[2]~20_combout  & !\inst19|Add1~3 )))

	.dataa(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.datab(\multiplexer_ALUSrcAR|out[2]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~3 ),
	.combout(\inst19|Add1~4_combout ),
	.cout(\inst19|Add1~5 ));
// synopsys translate_off
defparam \inst19|Add1~4 .lut_mask = 16'h698E;
defparam \inst19|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \inst19|Add1~6 (
// Equation(s):
// \inst19|Add1~6_combout  = (\multiplexer_ALUSrcAR|out[3]~5_combout  & ((\multiplexer_fwdb10_11|out[3]~5_combout  & (\inst19|Add1~5  & VCC)) # (!\multiplexer_fwdb10_11|out[3]~5_combout  & (!\inst19|Add1~5 )))) # (!\multiplexer_ALUSrcAR|out[3]~5_combout  & 
// ((\multiplexer_fwdb10_11|out[3]~5_combout  & (!\inst19|Add1~5 )) # (!\multiplexer_fwdb10_11|out[3]~5_combout  & ((\inst19|Add1~5 ) # (GND)))))
// \inst19|Add1~7  = CARRY((\multiplexer_ALUSrcAR|out[3]~5_combout  & (!\multiplexer_fwdb10_11|out[3]~5_combout  & !\inst19|Add1~5 )) # (!\multiplexer_ALUSrcAR|out[3]~5_combout  & ((!\inst19|Add1~5 ) # (!\multiplexer_fwdb10_11|out[3]~5_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.datab(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~5 ),
	.combout(\inst19|Add1~6_combout ),
	.cout(\inst19|Add1~7 ));
// synopsys translate_off
defparam \inst19|Add1~6 .lut_mask = 16'h9617;
defparam \inst19|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \inst19|Add1~8 (
// Equation(s):
// \inst19|Add1~8_combout  = ((\multiplexer_fwdb10_11|out[4]~7_combout  $ (\multiplexer_ALUSrcAR|out[4]~3_combout  $ (!\inst19|Add1~7 )))) # (GND)
// \inst19|Add1~9  = CARRY((\multiplexer_fwdb10_11|out[4]~7_combout  & ((\multiplexer_ALUSrcAR|out[4]~3_combout ) # (!\inst19|Add1~7 ))) # (!\multiplexer_fwdb10_11|out[4]~7_combout  & (\multiplexer_ALUSrcAR|out[4]~3_combout  & !\inst19|Add1~7 )))

	.dataa(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datab(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~7 ),
	.combout(\inst19|Add1~8_combout ),
	.cout(\inst19|Add1~9 ));
// synopsys translate_off
defparam \inst19|Add1~8 .lut_mask = 16'h698E;
defparam \inst19|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \inst19|Add1~10 (
// Equation(s):
// \inst19|Add1~10_combout  = (\multiplexer_fwdb10_11|out[5]~9_combout  & ((\multiplexer_ALUSrcAR|out[5]~8_combout  & (\inst19|Add1~9  & VCC)) # (!\multiplexer_ALUSrcAR|out[5]~8_combout  & (!\inst19|Add1~9 )))) # (!\multiplexer_fwdb10_11|out[5]~9_combout  & 
// ((\multiplexer_ALUSrcAR|out[5]~8_combout  & (!\inst19|Add1~9 )) # (!\multiplexer_ALUSrcAR|out[5]~8_combout  & ((\inst19|Add1~9 ) # (GND)))))
// \inst19|Add1~11  = CARRY((\multiplexer_fwdb10_11|out[5]~9_combout  & (!\multiplexer_ALUSrcAR|out[5]~8_combout  & !\inst19|Add1~9 )) # (!\multiplexer_fwdb10_11|out[5]~9_combout  & ((!\inst19|Add1~9 ) # (!\multiplexer_ALUSrcAR|out[5]~8_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datab(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~9 ),
	.combout(\inst19|Add1~10_combout ),
	.cout(\inst19|Add1~11 ));
// synopsys translate_off
defparam \inst19|Add1~10 .lut_mask = 16'h9617;
defparam \inst19|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \inst19|Add1~12 (
// Equation(s):
// \inst19|Add1~12_combout  = ((\multiplexer_fwdb10_11|out[6]~11_combout  $ (\multiplexer_ALUSrcAR|out[6]~7_combout  $ (!\inst19|Add1~11 )))) # (GND)
// \inst19|Add1~13  = CARRY((\multiplexer_fwdb10_11|out[6]~11_combout  & ((\multiplexer_ALUSrcAR|out[6]~7_combout ) # (!\inst19|Add1~11 ))) # (!\multiplexer_fwdb10_11|out[6]~11_combout  & (\multiplexer_ALUSrcAR|out[6]~7_combout  & !\inst19|Add1~11 )))

	.dataa(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datab(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~11 ),
	.combout(\inst19|Add1~12_combout ),
	.cout(\inst19|Add1~13 ));
// synopsys translate_off
defparam \inst19|Add1~12 .lut_mask = 16'h698E;
defparam \inst19|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \inst19|Add1~14 (
// Equation(s):
// \inst19|Add1~14_combout  = (\multiplexer_ALUSrcAR|out[7]~11_combout  & ((\multiplexer_fwdb10_11|out[7]~13_combout  & (\inst19|Add1~13  & VCC)) # (!\multiplexer_fwdb10_11|out[7]~13_combout  & (!\inst19|Add1~13 )))) # 
// (!\multiplexer_ALUSrcAR|out[7]~11_combout  & ((\multiplexer_fwdb10_11|out[7]~13_combout  & (!\inst19|Add1~13 )) # (!\multiplexer_fwdb10_11|out[7]~13_combout  & ((\inst19|Add1~13 ) # (GND)))))
// \inst19|Add1~15  = CARRY((\multiplexer_ALUSrcAR|out[7]~11_combout  & (!\multiplexer_fwdb10_11|out[7]~13_combout  & !\inst19|Add1~13 )) # (!\multiplexer_ALUSrcAR|out[7]~11_combout  & ((!\inst19|Add1~13 ) # (!\multiplexer_fwdb10_11|out[7]~13_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.datab(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~13 ),
	.combout(\inst19|Add1~14_combout ),
	.cout(\inst19|Add1~15 ));
// synopsys translate_off
defparam \inst19|Add1~14 .lut_mask = 16'h9617;
defparam \inst19|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \inst19|Add1~16 (
// Equation(s):
// \inst19|Add1~16_combout  = ((\multiplexer_fwdb10_11|out[8]~15_combout  $ (\multiplexer_ALUSrcAR|out[8]~9_combout  $ (!\inst19|Add1~15 )))) # (GND)
// \inst19|Add1~17  = CARRY((\multiplexer_fwdb10_11|out[8]~15_combout  & ((\multiplexer_ALUSrcAR|out[8]~9_combout ) # (!\inst19|Add1~15 ))) # (!\multiplexer_fwdb10_11|out[8]~15_combout  & (\multiplexer_ALUSrcAR|out[8]~9_combout  & !\inst19|Add1~15 )))

	.dataa(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datab(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~15 ),
	.combout(\inst19|Add1~16_combout ),
	.cout(\inst19|Add1~17 ));
// synopsys translate_off
defparam \inst19|Add1~16 .lut_mask = 16'h698E;
defparam \inst19|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \inst19|Add1~18 (
// Equation(s):
// \inst19|Add1~18_combout  = (\multiplexer_ALUSrcAR|out[9]~13_combout  & ((\multiplexer_fwdb10_11|out[9]~17_combout  & (\inst19|Add1~17  & VCC)) # (!\multiplexer_fwdb10_11|out[9]~17_combout  & (!\inst19|Add1~17 )))) # 
// (!\multiplexer_ALUSrcAR|out[9]~13_combout  & ((\multiplexer_fwdb10_11|out[9]~17_combout  & (!\inst19|Add1~17 )) # (!\multiplexer_fwdb10_11|out[9]~17_combout  & ((\inst19|Add1~17 ) # (GND)))))
// \inst19|Add1~19  = CARRY((\multiplexer_ALUSrcAR|out[9]~13_combout  & (!\multiplexer_fwdb10_11|out[9]~17_combout  & !\inst19|Add1~17 )) # (!\multiplexer_ALUSrcAR|out[9]~13_combout  & ((!\inst19|Add1~17 ) # (!\multiplexer_fwdb10_11|out[9]~17_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.datab(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~17 ),
	.combout(\inst19|Add1~18_combout ),
	.cout(\inst19|Add1~19 ));
// synopsys translate_off
defparam \inst19|Add1~18 .lut_mask = 16'h9617;
defparam \inst19|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \inst19|Add1~20 (
// Equation(s):
// \inst19|Add1~20_combout  = ((\multiplexer_ALUSrcAR|out[10]~12_combout  $ (\multiplexer_fwdb10_11|out[10]~19_combout  $ (!\inst19|Add1~19 )))) # (GND)
// \inst19|Add1~21  = CARRY((\multiplexer_ALUSrcAR|out[10]~12_combout  & ((\multiplexer_fwdb10_11|out[10]~19_combout ) # (!\inst19|Add1~19 ))) # (!\multiplexer_ALUSrcAR|out[10]~12_combout  & (\multiplexer_fwdb10_11|out[10]~19_combout  & !\inst19|Add1~19 )))

	.dataa(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.datab(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~19 ),
	.combout(\inst19|Add1~20_combout ),
	.cout(\inst19|Add1~21 ));
// synopsys translate_off
defparam \inst19|Add1~20 .lut_mask = 16'h698E;
defparam \inst19|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \inst19|Add1~22 (
// Equation(s):
// \inst19|Add1~22_combout  = (\multiplexer_ALUSrcAR|out[11]~15_combout  & ((\multiplexer_fwdb10_11|out[11]~21_combout  & (\inst19|Add1~21  & VCC)) # (!\multiplexer_fwdb10_11|out[11]~21_combout  & (!\inst19|Add1~21 )))) # 
// (!\multiplexer_ALUSrcAR|out[11]~15_combout  & ((\multiplexer_fwdb10_11|out[11]~21_combout  & (!\inst19|Add1~21 )) # (!\multiplexer_fwdb10_11|out[11]~21_combout  & ((\inst19|Add1~21 ) # (GND)))))
// \inst19|Add1~23  = CARRY((\multiplexer_ALUSrcAR|out[11]~15_combout  & (!\multiplexer_fwdb10_11|out[11]~21_combout  & !\inst19|Add1~21 )) # (!\multiplexer_ALUSrcAR|out[11]~15_combout  & ((!\inst19|Add1~21 ) # (!\multiplexer_fwdb10_11|out[11]~21_combout 
// ))))

	.dataa(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.datab(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~21 ),
	.combout(\inst19|Add1~22_combout ),
	.cout(\inst19|Add1~23 ));
// synopsys translate_off
defparam \inst19|Add1~22 .lut_mask = 16'h9617;
defparam \inst19|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \inst19|Add1~24 (
// Equation(s):
// \inst19|Add1~24_combout  = ((\multiplexer_ALUSrcAR|out[12]~14_combout  $ (\multiplexer_fwdb10_11|out[12]~23_combout  $ (!\inst19|Add1~23 )))) # (GND)
// \inst19|Add1~25  = CARRY((\multiplexer_ALUSrcAR|out[12]~14_combout  & ((\multiplexer_fwdb10_11|out[12]~23_combout ) # (!\inst19|Add1~23 ))) # (!\multiplexer_ALUSrcAR|out[12]~14_combout  & (\multiplexer_fwdb10_11|out[12]~23_combout  & !\inst19|Add1~23 )))

	.dataa(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.datab(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~23 ),
	.combout(\inst19|Add1~24_combout ),
	.cout(\inst19|Add1~25 ));
// synopsys translate_off
defparam \inst19|Add1~24 .lut_mask = 16'h698E;
defparam \inst19|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \inst19|Mux7~0 (
// Equation(s):
// \inst19|Mux7~0_combout  = (\inst20|ALUOp_EX [2] & ((\multiplexer_ALUSrcAR|out[12]~14_combout  $ (\multiplexer_fwdb10_11|out[12]~23_combout )))) # (!\inst20|ALUOp_EX [2] & (\inst19|Add1~24_combout ))

	.dataa(\inst19|Add1~24_combout ),
	.datab(\inst20|ALUOp_EX [2]),
	.datac(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.datad(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.cin(gnd),
	.combout(\inst19|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux7~0 .lut_mask = 16'h2EE2;
defparam \inst19|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \inst19|Mux1~0 (
// Equation(s):
// \inst19|Mux1~0_combout  = (!\inst20|ALUOp_EX [1] & !\inst20|ALUOp_EX [0])

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst20|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\inst19|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~0 .lut_mask = 16'h0055;
defparam \inst19|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \inst19|Mux7~3 (
// Equation(s):
// \inst19|Mux7~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux7~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux7~2_combout ))))

	.dataa(\inst19|Mux7~2_combout ),
	.datab(\inst19|Mux7~0_combout ),
	.datac(\inst19|Mux1~0_combout ),
	.datad(\inst20|ALUOp_EX [3]),
	.cin(gnd),
	.combout(\inst19|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux7~3 .lut_mask = 16'h00CA;
defparam \inst19|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~30 (
// Equation(s):
// \shifter_inst|ShiftLeft1~30_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[3]~5_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[4]~7_combout ))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~30 .lut_mask = 16'h5404;
defparam \shifter_inst|ShiftLeft1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~29 (
// Equation(s):
// \shifter_inst|ShiftLeft1~29_combout  = (\signExtendedD_IDEX|q [1] & (!\signExtendedD_IDEX|q [0] & \multiplexer_fwdb10_11|out[2]~3_combout ))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~29 .lut_mask = 16'h0A00;
defparam \shifter_inst|ShiftLeft1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \shifter_inst|ShiftRight0~0 (
// Equation(s):
// \shifter_inst|ShiftRight0~0_combout  = (\signExtendedD_IDEX|q [1] & \signExtendedD_IDEX|q [0])

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~0 .lut_mask = 16'hA0A0;
defparam \shifter_inst|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~31 (
// Equation(s):
// \shifter_inst|ShiftLeft1~31_combout  = (\shifter_inst|ShiftLeft1~30_combout ) # ((\shifter_inst|ShiftLeft1~29_combout ) # ((\multiplexer_fwdb10_11|out[1]~1_combout  & \shifter_inst|ShiftRight0~0_combout )))

	.dataa(\shifter_inst|ShiftLeft1~30_combout ),
	.datab(\shifter_inst|ShiftLeft1~29_combout ),
	.datac(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.datad(\shifter_inst|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~31 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftLeft1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~27 (
// Equation(s):
// \shifter_inst|ShiftLeft1~27_combout  = (!\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[10]~19_combout )) # (!\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[12]~23_combout )))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datad(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~27 .lut_mask = 16'h5140;
defparam \shifter_inst|ShiftLeft1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~28 (
// Equation(s):
// \shifter_inst|ShiftLeft1~28_combout  = (\shifter_inst|ShiftLeft1~27_combout ) # ((\shifter_inst|ShiftLeft1~26_combout ) # ((\multiplexer_fwdb10_11|out[9]~17_combout  & \shifter_inst|ShiftRight0~0_combout )))

	.dataa(\shifter_inst|ShiftLeft1~27_combout ),
	.datab(\shifter_inst|ShiftLeft1~26_combout ),
	.datac(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datad(\shifter_inst|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~28 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftLeft1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~32 (
// Equation(s):
// \shifter_inst|ShiftLeft1~32_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[7]~13_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[8]~15_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datab(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~32 .lut_mask = 16'h00CA;
defparam \shifter_inst|ShiftLeft1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[0]~32 (
// Equation(s):
// \multiplexer_fwdb10_11|out[0]~32_combout  = (!\FwdAFwdB_IDEX|q [1] & \FwdAFwdB_IDEX|q [0])

	.dataa(gnd),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\FwdAFwdB_IDEX|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[0]~32 .lut_mask = 16'h3030;
defparam \multiplexer_fwdb10_11|out[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~33 (
// Equation(s):
// \shifter_inst|ShiftLeft1~33_combout  = (\shifter_inst|ShiftRight0~0_combout  & ((\multiplexer_fwdb10_11|out[5]~8_combout ) # ((\multiplexer_memToReg|out[5]~5_combout  & \multiplexer_fwdb10_11|out[0]~32_combout ))))

	.dataa(\shifter_inst|ShiftRight0~0_combout ),
	.datab(\multiplexer_fwdb10_11|out[5]~8_combout ),
	.datac(\multiplexer_memToReg|out[5]~5_combout ),
	.datad(\multiplexer_fwdb10_11|out[0]~32_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~33 .lut_mask = 16'hA888;
defparam \shifter_inst|ShiftLeft1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \shifter_inst|ShiftRight1~14 (
// Equation(s):
// \shifter_inst|ShiftRight1~14_combout  = (!\signExtendedD_IDEX|q [0] & \signExtendedD_IDEX|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~14 .lut_mask = 16'h0F00;
defparam \shifter_inst|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~34 (
// Equation(s):
// \shifter_inst|ShiftLeft1~34_combout  = (\shifter_inst|ShiftLeft1~32_combout ) # ((\shifter_inst|ShiftLeft1~33_combout ) # ((\multiplexer_fwdb10_11|out[6]~11_combout  & \shifter_inst|ShiftRight1~14_combout )))

	.dataa(\shifter_inst|ShiftLeft1~32_combout ),
	.datab(\shifter_inst|ShiftLeft1~33_combout ),
	.datac(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datad(\shifter_inst|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~34 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftLeft1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~58 (
// Equation(s):
// \shifter_inst|ShiftLeft1~58_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft1~34_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~28_combout ))))

	.dataa(\shifter_inst|ShiftLeft1~28_combout ),
	.datab(\shifter_inst|ShiftLeft1~34_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~58_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~58 .lut_mask = 16'h00CA;
defparam \shifter_inst|ShiftLeft1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \shifter_inst|ShiftRight1~60 (
// Equation(s):
// \shifter_inst|ShiftRight1~60_combout  = (!\signExtendedD_IDEX|q [2] & \signExtendedD_IDEX|q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~60_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~60 .lut_mask = 16'h0F00;
defparam \shifter_inst|ShiftRight1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~57 (
// Equation(s):
// \shifter_inst|ShiftLeft1~57_combout  = (\multiplexer_fwdb10_11|out[0]~31_combout  & (\shifter_inst|ShiftLeft1~43_combout  & (\signExtendedD_IDEX|q [3] & \signExtendedD_IDEX|q [2])))

	.dataa(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datab(\shifter_inst|ShiftLeft1~43_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~57_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~57 .lut_mask = 16'h8000;
defparam \shifter_inst|ShiftLeft1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~59 (
// Equation(s):
// \shifter_inst|ShiftLeft1~59_combout  = (\shifter_inst|ShiftLeft1~58_combout ) # ((\shifter_inst|ShiftLeft1~57_combout ) # ((\shifter_inst|ShiftLeft1~31_combout  & \shifter_inst|ShiftRight1~60_combout )))

	.dataa(\shifter_inst|ShiftLeft1~31_combout ),
	.datab(\shifter_inst|ShiftLeft1~58_combout ),
	.datac(\shifter_inst|ShiftRight1~60_combout ),
	.datad(\shifter_inst|ShiftLeft1~57_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~59_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~59 .lut_mask = 16'hFFEC;
defparam \shifter_inst|ShiftLeft1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~32 (
// Equation(s):
// \shifter_inst|ShiftLeft0~32_combout  = (\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[13]~29_combout ))) # (!\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[15]~27_combout ))

	.dataa(gnd),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~32 .lut_mask = 16'hFC0C;
defparam \shifter_inst|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~41 (
// Equation(s):
// \shifter_inst|ShiftLeft0~41_combout  = (!\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[14]~25_combout ))) # (!\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[0]~31_combout ))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~41 .lut_mask = 16'h5404;
defparam \shifter_inst|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~42 (
// Equation(s):
// \shifter_inst|ShiftLeft0~42_combout  = (\shifter_inst|ShiftLeft0~41_combout ) # ((\signExtendedD_IDEX|q [0] & \shifter_inst|ShiftLeft0~32_combout ))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\shifter_inst|ShiftLeft0~32_combout ),
	.datac(gnd),
	.datad(\shifter_inst|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~42 .lut_mask = 16'hFF88;
defparam \shifter_inst|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~50 (
// Equation(s):
// \shifter_inst|ShiftLeft0~50_combout  = (\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~42_combout ))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft1~34_combout ))

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(\shifter_inst|ShiftLeft1~34_combout ),
	.datac(gnd),
	.datad(\shifter_inst|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~50 .lut_mask = 16'hEE44;
defparam \shifter_inst|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~55 (
// Equation(s):
// \shifter_inst|ShiftLeft0~55_combout  = (\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft1~31_combout ))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft1~28_combout ))

	.dataa(\shifter_inst|ShiftLeft1~28_combout ),
	.datab(\shifter_inst|ShiftLeft1~31_combout ),
	.datac(gnd),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~55 .lut_mask = 16'hCCAA;
defparam \shifter_inst|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~56 (
// Equation(s):
// \shifter_inst|ShiftLeft0~56_combout  = (\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~50_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~55_combout )))

	.dataa(\shifter_inst|ShiftLeft0~50_combout ),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~56 .lut_mask = 16'hAFA0;
defparam \shifter_inst|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~30 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~30_combout  = (\inst20|ALUOp_EX [1] & (\inst20|ALUOp_EX [0])) # (!\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [0] & ((\shifter_inst|ShiftLeft0~56_combout ))) # (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~59_combout ))))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\shifter_inst|ShiftLeft1~59_combout ),
	.datad(\shifter_inst|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~30 .lut_mask = 16'hDC98;
defparam \multiplexer_DRSrc|out[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \shifter_inst|ShiftRight1~22 (
// Equation(s):
// \shifter_inst|ShiftRight1~22_combout  = (\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[15]~27_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[14]~25_combout )))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~22 .lut_mask = 16'hD080;
defparam \shifter_inst|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \shifter_inst|ShiftRight1~23 (
// Equation(s):
// \shifter_inst|ShiftRight1~23_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[13]~29_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[12]~23_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datab(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\signExtendedD_IDEX|q [0]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~23 .lut_mask = 16'h0C0A;
defparam \shifter_inst|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \shifter_inst|ShiftRight1~25 (
// Equation(s):
// \shifter_inst|ShiftRight1~25_combout  = (\shifter_inst|ShiftRight1~22_combout ) # (\shifter_inst|ShiftRight1~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\shifter_inst|ShiftRight1~22_combout ),
	.datad(\shifter_inst|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~25 .lut_mask = 16'hFFF0;
defparam \shifter_inst|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \shifter_inst|ShiftRight0~28 (
// Equation(s):
// \shifter_inst|ShiftRight0~28_combout  = (\signExtendedD_IDEX|q [2] & (((\multiplexer_fwdb10_11|out[15]~27_combout )))) # (!\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & ((\multiplexer_fwdb10_11|out[15]~27_combout ))) # (!\signExtendedD_IDEX|q 
// [3] & (\shifter_inst|ShiftRight1~25_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~25_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~28 .lut_mask = 16'hFE04;
defparam \shifter_inst|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight1~66 (
// Equation(s):
// \shifter_inst|ShiftRight1~66_combout  = (!\signExtendedD_IDEX|q [2] & (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftRight1~22_combout ) # (\shifter_inst|ShiftRight1~23_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~22_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~66_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~66 .lut_mask = 16'h0504;
defparam \shifter_inst|ShiftRight1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~31 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~31_combout  = (\inst20|ALUOp_EX [1] & ((\multiplexer_DRSrc|out[12]~30_combout  & (\shifter_inst|ShiftRight0~28_combout )) # (!\multiplexer_DRSrc|out[12]~30_combout  & ((\shifter_inst|ShiftRight1~66_combout ))))) # 
// (!\inst20|ALUOp_EX [1] & (\multiplexer_DRSrc|out[12]~30_combout ))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\multiplexer_DRSrc|out[12]~30_combout ),
	.datac(\shifter_inst|ShiftRight0~28_combout ),
	.datad(\shifter_inst|ShiftRight1~66_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~31 .lut_mask = 16'hE6C4;
defparam \multiplexer_DRSrc|out[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~32 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~32_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & ((\multiplexer_DRSrc|out[12]~31_combout ))) # (!\inst20|DRSrc_EX~q  & (\inst19|Mux7~3_combout ))))

	.dataa(\DR_EXMEM|q[1]~0_combout ),
	.datab(\inst19|Mux7~3_combout ),
	.datac(\multiplexer_DRSrc|out[12]~31_combout ),
	.datad(\inst20|DRSrc_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~32 .lut_mask = 16'h5044;
defparam \multiplexer_DRSrc|out[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \DR_EXMEM|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[12]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[12] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \DR_MEMWB|q~10 (
// Equation(s):
// \DR_MEMWB|q~10_combout  = (\DR_EXMEM|q [12] & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DR_EXMEM|q [12]),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~10 .lut_mask = 16'hF000;
defparam \DR_MEMWB|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \DR_MEMWB|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[12] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \inst13|r~11 (
// Equation(s):
// \inst13|r~11_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [12])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [12])))))

	.dataa(\reset2~q ),
	.datab(\MDR_register|q [12]),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\DR_MEMWB|q [12]),
	.cin(gnd),
	.combout(\inst13|r~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~11 .lut_mask = 16'h8A80;
defparam \inst13|r~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \inst13|r[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][12] .is_wysiwyg = "true";
defparam \inst13|r[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N21
dffeas \inst13|r[0][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][12] .is_wysiwyg = "true";
defparam \inst13|r[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneive_lcell_comb \inst13|AR[12]~20 (
// Equation(s):
// \inst13|AR[12]~20_combout  = (\IR|q [12] & ((\inst13|r[2][12]~q ) # ((\IR|q [11])))) # (!\IR|q [12] & (((!\IR|q [11] & \inst13|r[0][12]~q ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[2][12]~q ),
	.datac(\IR|q [11]),
	.datad(\inst13|r[0][12]~q ),
	.cin(gnd),
	.combout(\inst13|AR[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[12]~20 .lut_mask = 16'hADA8;
defparam \inst13|AR[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N19
dffeas \inst13|r[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][12] .is_wysiwyg = "true";
defparam \inst13|r[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \inst13|r[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][12] .is_wysiwyg = "true";
defparam \inst13|r[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneive_lcell_comb \inst13|AR[12]~21 (
// Equation(s):
// \inst13|AR[12]~21_combout  = (\IR|q [11] & ((\inst13|AR[12]~20_combout  & ((\inst13|r[3][12]~q ))) # (!\inst13|AR[12]~20_combout  & (\inst13|r[1][12]~q )))) # (!\IR|q [11] & (\inst13|AR[12]~20_combout ))

	.dataa(\IR|q [11]),
	.datab(\inst13|AR[12]~20_combout ),
	.datac(\inst13|r[1][12]~q ),
	.datad(\inst13|r[3][12]~q ),
	.cin(gnd),
	.combout(\inst13|AR[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[12]~21 .lut_mask = 16'hEC64;
defparam \inst13|AR[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \inst13|r[7][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][12] .is_wysiwyg = "true";
defparam \inst13|r[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \inst13|r[6][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][12] .is_wysiwyg = "true";
defparam \inst13|r[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \inst13|r[4][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][12] .is_wysiwyg = "true";
defparam \inst13|r[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \inst13|r[5][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][12] .is_wysiwyg = "true";
defparam \inst13|r[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \inst13|AR[12]~18 (
// Equation(s):
// \inst13|AR[12]~18_combout  = (\IR|q [11] & (((\inst13|r[5][12]~q ) # (\IR|q [12])))) # (!\IR|q [11] & (\inst13|r[4][12]~q  & ((!\IR|q [12]))))

	.dataa(\inst13|r[4][12]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][12]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[12]~18 .lut_mask = 16'hCCE2;
defparam \inst13|AR[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \inst13|AR[12]~19 (
// Equation(s):
// \inst13|AR[12]~19_combout  = (\IR|q [12] & ((\inst13|AR[12]~18_combout  & (\inst13|r[7][12]~q )) # (!\inst13|AR[12]~18_combout  & ((\inst13|r[6][12]~q ))))) # (!\IR|q [12] & (((\inst13|AR[12]~18_combout ))))

	.dataa(\inst13|r[7][12]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][12]~q ),
	.datad(\inst13|AR[12]~18_combout ),
	.cin(gnd),
	.combout(\inst13|AR[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[12]~19 .lut_mask = 16'hBBC0;
defparam \inst13|AR[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \inst13|AR[12]~22 (
// Equation(s):
// \inst13|AR[12]~22_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & ((\inst13|AR[12]~19_combout ))) # (!\IR|q [13] & (\inst13|AR[12]~21_combout ))))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[12]~21_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|AR[12]~19_combout ),
	.cin(gnd),
	.combout(\inst13|AR[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[12]~22 .lut_mask = 16'h5404;
defparam \inst13|AR[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \inst13|AR[12]~23 (
// Equation(s):
// \inst13|AR[12]~23_combout  = (\inst13|AR[12]~22_combout ) # ((\multiplexer_memToReg|out[12]~10_combout  & \inst13|READ_REG~1_combout ))

	.dataa(gnd),
	.datab(\multiplexer_memToReg|out[12]~10_combout ),
	.datac(\inst13|AR[12]~22_combout ),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[12]~23 .lut_mask = 16'hFCF0;
defparam \inst13|AR[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \AR|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[12] .is_wysiwyg = "true";
defparam \AR|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \multiplexer_fwda10_11|out[12]~15 (
// Equation(s):
// \multiplexer_fwda10_11|out[12]~15_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [12])))) # (!\FwdAFwdB_IDEX|q [3] & (\AR|q [12] & ((!\FwdAFwdB_IDEX|q [2]))))

	.dataa(\AR|q [12]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\DR_EXMEM|q [12]),
	.datad(\FwdAFwdB_IDEX|q [2]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[12]~15 .lut_mask = 16'hC0E2;
defparam \multiplexer_fwda10_11|out[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \multiplexer_fwda10_11|out[12]~16 (
// Equation(s):
// \multiplexer_fwda10_11|out[12]~16_combout  = (\multiplexer_fwda10_11|out[12]~15_combout ) # ((\FwdAFwdB_IDEX|q [2] & (!\FwdAFwdB_IDEX|q [3] & \multiplexer_memToReg|out[12]~10_combout )))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\multiplexer_memToReg|out[12]~10_combout ),
	.datad(\multiplexer_fwda10_11|out[12]~15_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[12]~16 .lut_mask = 16'hFF20;
defparam \multiplexer_fwda10_11|out[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N27
dffeas \AR_EXMEM|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_fwda10_11|out[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[12] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cycloneive_ram_block \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\inst32~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR_EXMEM|q [12],\AR_EXMEM|q [11]}),
	.portaaddr({\DR_EXMEM|q [11],\DR_EXMEM|q [10],\DR_EXMEM|q [9],\DR_EXMEM|q [8],\DR_EXMEM|q [7],\DR_EXMEM|q [6],\DR_EXMEM|q [5],\DR_EXMEM|q [4],\DR_EXMEM|q [3],\DR_EXMEM|q [2],\DR_EXMEM|q [1],\DR_EXMEM|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "All_Instructions.mif";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_hel1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032E0F32E032E032E032E0CB932E40CB9032D4CB932E4032332CCB32CC800;
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \multiplexer_fwda10_11|out[2]~2 (
// Equation(s):
// \multiplexer_fwda10_11|out[2]~2_combout  = (\multiplexer_fwda10_11|out[2]~1_combout ) # ((\multiplexer_memToReg|out[2]~1_combout  & (!\FwdAFwdB_IDEX|q [3] & \FwdAFwdB_IDEX|q [2])))

	.dataa(\multiplexer_memToReg|out[2]~1_combout ),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\multiplexer_fwda10_11|out[2]~1_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[2]~2 .lut_mask = 16'hFF20;
defparam \multiplexer_fwda10_11|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \AR_EXMEM|q[2]~feeder (
// Equation(s):
// \AR_EXMEM|q[2]~feeder_combout  = \multiplexer_fwda10_11|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplexer_fwda10_11|out[2]~2_combout ),
	.cin(gnd),
	.combout(\AR_EXMEM|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AR_EXMEM|q[2]~feeder .lut_mask = 16'hFF00;
defparam \AR_EXMEM|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \AR_EXMEM|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\AR_EXMEM|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[2] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneive_lcell_comb \multiplexer_memToReg|out[4]~2 (
// Equation(s):
// \multiplexer_memToReg|out[4]~2_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [4]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [4]))

	.dataa(\DR_MEMWB|q [4]),
	.datab(\inst21|memToReg_WB~q ),
	.datac(gnd),
	.datad(\MDR_register|q [4]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[4]~2 .lut_mask = 16'hEE22;
defparam \multiplexer_memToReg|out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneive_lcell_comb \multiplexer_fwda10_11|out[4]~30 (
// Equation(s):
// \multiplexer_fwda10_11|out[4]~30_combout  = (\multiplexer_fwda10_11|out[4]~3_combout ) # ((\multiplexer_memToReg|out[4]~2_combout  & (!\FwdAFwdB_IDEX|q [3] & \FwdAFwdB_IDEX|q [2])))

	.dataa(\multiplexer_memToReg|out[4]~2_combout ),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\multiplexer_fwda10_11|out[4]~3_combout ),
	.datad(\FwdAFwdB_IDEX|q [2]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[4]~30 .lut_mask = 16'hF2F0;
defparam \multiplexer_fwda10_11|out[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneive_lcell_comb \AR_EXMEM|q[4]~feeder (
// Equation(s):
// \AR_EXMEM|q[4]~feeder_combout  = \multiplexer_fwda10_11|out[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplexer_fwda10_11|out[4]~30_combout ),
	.cin(gnd),
	.combout(\AR_EXMEM|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AR_EXMEM|q[4]~feeder .lut_mask = 16'hFF00;
defparam \AR_EXMEM|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \AR_EXMEM|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\AR_EXMEM|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[4] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y26_N0
cycloneive_ram_block \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\inst32~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR_EXMEM|q [4],\AR_EXMEM|q [3]}),
	.portaaddr({\DR_EXMEM|q [11],\DR_EXMEM|q [10],\DR_EXMEM|q [9],\DR_EXMEM|q [8],\DR_EXMEM|q [7],\DR_EXMEM|q [6],\DR_EXMEM|q [5],\DR_EXMEM|q [4],\DR_EXMEM|q [3],\DR_EXMEM|q [2],\DR_EXMEM|q [1],\DR_EXMEM|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "All_Instructions.mif";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_hel1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA2C9192BD920192819206481920064A0082020A08200080882208822000;
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFC0C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N31
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hB8B8;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N9
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cycloneive_ram_block \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\inst32~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR_EXMEM|q [2],\AR_EXMEM|q [1]}),
	.portaaddr({\DR_EXMEM|q [11],\DR_EXMEM|q [10],\DR_EXMEM|q [9],\DR_EXMEM|q [8],\DR_EXMEM|q [7],\DR_EXMEM|q [6],\DR_EXMEM|q [5],\DR_EXMEM|q [4],\DR_EXMEM|q [3],\DR_EXMEM|q [2],\DR_EXMEM|q [1],\DR_EXMEM|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "All_Instructions.mif";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_hel1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002004233343E2402241114145000422010FB342CD062404624114450040105;
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFC0C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N5
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hCFC0;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N19
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \AR_EXMEM|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_fwda10_11|out[13]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[13] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cycloneive_ram_block \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\inst32~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR_EXMEM|q [13],\AR_EXMEM|q [0]}),
	.portaaddr({\DR_EXMEM|q [11],\DR_EXMEM|q [10],\DR_EXMEM|q [9],\DR_EXMEM|q [8],\DR_EXMEM|q [7],\DR_EXMEM|q [6],\DR_EXMEM|q [5],\DR_EXMEM|q [4],\DR_EXMEM|q [3],\DR_EXMEM|q [2],\DR_EXMEM|q [1],\DR_EXMEM|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "All_Instructions.mif";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_hel1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA92281122853384628473848A0738058A0473818A03381522B3388A3388A55;
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFC0C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N17
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \AR_EXMEM|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_fwda10_11|out[15]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[15] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y27_N0
cycloneive_ram_block \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\inst32~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR_EXMEM|q [15],\AR_EXMEM|q [14]}),
	.portaaddr({\DR_EXMEM|q [11],\DR_EXMEM|q [10],\DR_EXMEM|q [9],\DR_EXMEM|q [8],\DR_EXMEM|q [7],\DR_EXMEM|q [6],\DR_EXMEM|q [5],\DR_EXMEM|q [4],\DR_EXMEM|q [3],\DR_EXMEM|q [2],\DR_EXMEM|q [1],\DR_EXMEM|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "All_Instructions.mif";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_hel1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8DDB2DDDBE9DBE9DBE9DBE76F9DBEA76FA9DBE76F9DBEA9DADDB76DDB76AA;
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hEE22;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N3
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFC0C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N21
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hACAC;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N7
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hCFC0;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N15
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC0C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFC0C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N27
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hCACA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneive_lcell_comb \AR_EXMEM|q[8]~feeder (
// Equation(s):
// \AR_EXMEM|q[8]~feeder_combout  = \multiplexer_fwda10_11|out[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AR_EXMEM|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AR_EXMEM|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \AR_EXMEM|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N1
dffeas \AR_EXMEM|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\AR_EXMEM|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[8] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cycloneive_ram_block \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\inst32~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR_EXMEM|q [8],\AR_EXMEM|q [7]}),
	.portaaddr({\DR_EXMEM|q [11],\DR_EXMEM|q [10],\DR_EXMEM|q [9],\DR_EXMEM|q [8],\DR_EXMEM|q [7],\DR_EXMEM|q [6],\DR_EXMEM|q [5],\DR_EXMEM|q [4],\DR_EXMEM|q [3],\DR_EXMEM|q [2],\DR_EXMEM|q [1],\DR_EXMEM|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "All_Instructions.mif";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_hel1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 12;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 2;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 4095;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 4096;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000066086E605660426042604980260089802260098026002262A629A2629808;
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCACA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hCACA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N1
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N1
cycloneive_io_ibuf \externalInput[8]~input (
	.i(externalInput[8]),
	.ibar(gnd),
	.o(\externalInput[8]~input_o ));
// synopsys translate_off
defparam \externalInput[8]~input .bus_hold = "false";
defparam \externalInput[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \MDR_register|q~6 (
// Equation(s):
// \MDR_register|q~6_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[8]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [8]))

	.dataa(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(gnd),
	.datac(\inst22|inputEnable_MEM~q ),
	.datad(\externalInput[8]~input_o ),
	.cin(gnd),
	.combout(\MDR_register|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~6 .lut_mask = 16'h0AFA;
defparam \MDR_register|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \MDR_register|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[8] .is_wysiwyg = "true";
defparam \MDR_register|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneive_lcell_comb \inst13|r~15 (
// Equation(s):
// \inst13|r~15_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & ((\MDR_register|q [8]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [8]))))

	.dataa(\inst21|memToReg_WB~q ),
	.datab(\reset2~q ),
	.datac(\DR_MEMWB|q [8]),
	.datad(\MDR_register|q [8]),
	.cin(gnd),
	.combout(\inst13|r~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~15 .lut_mask = 16'hC840;
defparam \inst13|r~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \inst13|r[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][8] .is_wysiwyg = "true";
defparam \inst13|r[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \inst13|BR[8]~44 (
// Equation(s):
// \inst13|BR[8]~44_combout  = (\IR|q [8] & ((\inst13|r[1][8]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][8]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[1][8]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[0][8]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[8]~44 .lut_mask = 16'hCCB8;
defparam \inst13|BR[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneive_lcell_comb \inst13|BR[8]~45 (
// Equation(s):
// \inst13|BR[8]~45_combout  = (\IR|q [9] & ((\inst13|BR[8]~44_combout  & ((\inst13|r[3][8]~q ))) # (!\inst13|BR[8]~44_combout  & (\inst13|r[2][8]~q )))) # (!\IR|q [9] & (\inst13|BR[8]~44_combout ))

	.dataa(\IR|q [9]),
	.datab(\inst13|BR[8]~44_combout ),
	.datac(\inst13|r[2][8]~q ),
	.datad(\inst13|r[3][8]~q ),
	.cin(gnd),
	.combout(\inst13|BR[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[8]~45 .lut_mask = 16'hEC64;
defparam \inst13|BR[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \inst13|BR[8]~42 (
// Equation(s):
// \inst13|BR[8]~42_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][8]~q )) # (!\IR|q [9] & ((\inst13|r[4][8]~q )))))

	.dataa(\inst13|r[6][8]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][8]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[8]~42 .lut_mask = 16'hEE30;
defparam \inst13|BR[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \inst13|BR[8]~43 (
// Equation(s):
// \inst13|BR[8]~43_combout  = (\IR|q [8] & ((\inst13|BR[8]~42_combout  & ((\inst13|r[7][8]~q ))) # (!\inst13|BR[8]~42_combout  & (\inst13|r[5][8]~q )))) # (!\IR|q [8] & (((\inst13|BR[8]~42_combout ))))

	.dataa(\inst13|r[5][8]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[7][8]~q ),
	.datad(\inst13|BR[8]~42_combout ),
	.cin(gnd),
	.combout(\inst13|BR[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[8]~43 .lut_mask = 16'hF388;
defparam \inst13|BR[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \inst13|BR[8]~46 (
// Equation(s):
// \inst13|BR[8]~46_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[8]~43_combout ))) # (!\IR|q [10] & (\inst13|BR[8]~45_combout ))))

	.dataa(\IR|q [10]),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[8]~45_combout ),
	.datad(\inst13|BR[8]~43_combout ),
	.cin(gnd),
	.combout(\inst13|BR[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[8]~46 .lut_mask = 16'h3210;
defparam \inst13|BR[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \inst13|BR[8]~47 (
// Equation(s):
// \inst13|BR[8]~47_combout  = (\inst13|BR[8]~46_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[8]~6_combout ))

	.dataa(gnd),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[8]~46_combout ),
	.datad(\multiplexer_memToReg|out[8]~6_combout ),
	.cin(gnd),
	.combout(\inst13|BR[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[8]~47 .lut_mask = 16'hFCF0;
defparam \inst13|BR[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \BR|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[8] .is_wysiwyg = "true";
defparam \BR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[8]~14 (
// Equation(s):
// \multiplexer_fwdb10_11|out[8]~14_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [8])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [8]))))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\DR_EXMEM|q [8]),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\BR|q [8]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[8]~14 .lut_mask = 16'hC5C0;
defparam \multiplexer_fwdb10_11|out[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[8]~15 (
// Equation(s):
// \multiplexer_fwdb10_11|out[8]~15_combout  = (\multiplexer_fwdb10_11|out[8]~14_combout ) # ((\FwdAFwdB_IDEX|q [0] & (!\FwdAFwdB_IDEX|q [1] & \multiplexer_memToReg|out[8]~6_combout )))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[8]~14_combout ),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\multiplexer_memToReg|out[8]~6_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[8]~15 .lut_mask = 16'hCECC;
defparam \multiplexer_fwdb10_11|out[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~22 (
// Equation(s):
// \shifter_inst|ShiftLeft1~22_combout  = (\signExtendedD_IDEX|q [1] & (((\signExtendedD_IDEX|q [0])))) # (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[8]~15_combout )) # (!\signExtendedD_IDEX|q [0] & 
// ((\multiplexer_fwdb10_11|out[9]~17_combout )))))

	.dataa(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~22 .lut_mask = 16'hE3E0;
defparam \shifter_inst|ShiftLeft1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~23 (
// Equation(s):
// \shifter_inst|ShiftLeft1~23_combout  = (\shifter_inst|ShiftLeft1~22_combout  & (((\multiplexer_fwdb10_11|out[6]~11_combout ) # (!\signExtendedD_IDEX|q [1])))) # (!\shifter_inst|ShiftLeft1~22_combout  & (\multiplexer_fwdb10_11|out[7]~13_combout  & 
// (\signExtendedD_IDEX|q [1])))

	.dataa(\shifter_inst|ShiftLeft1~22_combout ),
	.datab(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~23 .lut_mask = 16'hEA4A;
defparam \shifter_inst|ShiftLeft1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~41 (
// Equation(s):
// \shifter_inst|ShiftLeft1~41_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[0]~31_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[1]~1_combout )))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~41 .lut_mask = 16'h4540;
defparam \shifter_inst|ShiftLeft1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~38 (
// Equation(s):
// \shifter_inst|ShiftLeft1~38_combout  = (\signExtendedD_IDEX|q [1] & (!\signExtendedD_IDEX|q [0] & \multiplexer_fwdb10_11|out[3]~5_combout ))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~38 .lut_mask = 16'h0A00;
defparam \shifter_inst|ShiftLeft1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~39 (
// Equation(s):
// \shifter_inst|ShiftLeft1~39_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[4]~7_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[5]~9_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~39 .lut_mask = 16'h0E02;
defparam \shifter_inst|ShiftLeft1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~40 (
// Equation(s):
// \shifter_inst|ShiftLeft1~40_combout  = (\shifter_inst|ShiftLeft1~38_combout ) # ((\shifter_inst|ShiftLeft1~39_combout ) # ((\shifter_inst|ShiftRight0~0_combout  & \multiplexer_fwdb10_11|out[2]~3_combout )))

	.dataa(\shifter_inst|ShiftLeft1~38_combout ),
	.datab(\shifter_inst|ShiftRight0~0_combout ),
	.datac(\shifter_inst|ShiftLeft1~39_combout ),
	.datad(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~40 .lut_mask = 16'hFEFA;
defparam \shifter_inst|ShiftLeft1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~51 (
// Equation(s):
// \shifter_inst|ShiftLeft1~51_combout  = (\signExtendedD_IDEX|q [2] & (((!\signExtendedD_IDEX|q [3] & \shifter_inst|ShiftLeft1~40_combout )))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~41_combout  & (\signExtendedD_IDEX|q [3])))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft1~41_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft1~40_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~51_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~51 .lut_mask = 16'h4A40;
defparam \shifter_inst|ShiftLeft1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~69 (
// Equation(s):
// \shifter_inst|ShiftLeft1~69_combout  = (\shifter_inst|ShiftLeft1~51_combout ) # ((\shifter_inst|ShiftLeft1~23_combout  & (!\signExtendedD_IDEX|q [3] & !\signExtendedD_IDEX|q [2])))

	.dataa(\shifter_inst|ShiftLeft1~23_combout ),
	.datab(\shifter_inst|ShiftLeft1~51_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~69_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~69 .lut_mask = 16'hCCCE;
defparam \shifter_inst|ShiftLeft1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \shifter_inst|ShiftRight1~28 (
// Equation(s):
// \shifter_inst|ShiftRight1~28_combout  = (\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[12]~23_combout ))) # (!\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[10]~19_combout ))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datad(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~28 .lut_mask = 16'hA820;
defparam \shifter_inst|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~36 (
// Equation(s):
// \shifter_inst|ShiftLeft1~36_combout  = (\shifter_inst|ShiftRight1~14_combout  & ((\multiplexer_fwdb10_11|out[11]~20_combout ) # ((\multiplexer_fwdb10_11|out[0]~32_combout  & \multiplexer_memToReg|out[11]~11_combout ))))

	.dataa(\shifter_inst|ShiftRight1~14_combout ),
	.datab(\multiplexer_fwdb10_11|out[11]~20_combout ),
	.datac(\multiplexer_fwdb10_11|out[0]~32_combout ),
	.datad(\multiplexer_memToReg|out[11]~11_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~36 .lut_mask = 16'hA888;
defparam \shifter_inst|ShiftLeft1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \shifter_inst|ShiftRight1~29 (
// Equation(s):
// \shifter_inst|ShiftRight1~29_combout  = (\shifter_inst|ShiftRight1~28_combout ) # ((\shifter_inst|ShiftLeft1~36_combout ) # ((\shifter_inst|ShiftLeft1~43_combout  & \multiplexer_fwdb10_11|out[9]~17_combout )))

	.dataa(\shifter_inst|ShiftLeft1~43_combout ),
	.datab(\shifter_inst|ShiftRight1~28_combout ),
	.datac(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datad(\shifter_inst|ShiftLeft1~36_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~29 .lut_mask = 16'hFFEC;
defparam \shifter_inst|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \shifter_inst|ShiftRight1~58 (
// Equation(s):
// \shifter_inst|ShiftRight1~58_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~63_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~29_combout )))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~63_combout ),
	.datac(\shifter_inst|ShiftRight1~29_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~58_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~58 .lut_mask = 16'h00D8;
defparam \shifter_inst|ShiftRight1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~27 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~27_combout  = (\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [0]) # ((\shifter_inst|ShiftRight1~58_combout )))) # (!\inst20|ALUOp_EX [1] & (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~69_combout )))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\shifter_inst|ShiftLeft1~69_combout ),
	.datad(\shifter_inst|ShiftRight1~58_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~27 .lut_mask = 16'hBA98;
defparam \multiplexer_DRSrc|out[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~52 (
// Equation(s):
// \shifter_inst|ShiftLeft0~52_combout  = (\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft1~37_combout ))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft1~40_combout ))))

	.dataa(\shifter_inst|ShiftLeft1~40_combout ),
	.datab(\signExtendedD_IDEX|q [3]),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft1~37_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~52 .lut_mask = 16'hE020;
defparam \shifter_inst|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~46 (
// Equation(s):
// \shifter_inst|ShiftLeft0~46_combout  = (\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[14]~25_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[15]~27_combout ))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~46 .lut_mask = 16'hE040;
defparam \shifter_inst|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~53 (
// Equation(s):
// \shifter_inst|ShiftLeft0~53_combout  = (\signExtendedD_IDEX|q [3] & (((\shifter_inst|ShiftLeft1~41_combout ) # (\shifter_inst|ShiftLeft0~46_combout )))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft1~23_combout ))

	.dataa(\shifter_inst|ShiftLeft1~23_combout ),
	.datab(\shifter_inst|ShiftLeft1~41_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~53 .lut_mask = 16'hFACA;
defparam \shifter_inst|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~54 (
// Equation(s):
// \shifter_inst|ShiftLeft0~54_combout  = (\shifter_inst|ShiftLeft0~52_combout ) # ((\shifter_inst|ShiftLeft0~53_combout  & !\signExtendedD_IDEX|q [2]))

	.dataa(\shifter_inst|ShiftLeft0~52_combout ),
	.datab(gnd),
	.datac(\shifter_inst|ShiftLeft0~53_combout ),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~54 .lut_mask = 16'hAAFA;
defparam \shifter_inst|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneive_lcell_comb \inst19|Mux0~0 (
// Equation(s):
// \inst19|Mux0~0_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[15]~20_combout ))) # (!\inst20|ALUSrcAR_EX~q  & (\signExtendedD_IDEX|q [7]))

	.dataa(\signExtendedD_IDEX|q [7]),
	.datab(\inst20|ALUSrcAR_EX~q ),
	.datac(\multiplexer_fwda10_11|out[15]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux0~0 .lut_mask = 16'hE2E2;
defparam \inst19|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[15]~16 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[15]~16_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[15]~20_combout ))) # (!\inst20|ALUSrcAR_EX~q  & (\signExtendedD_IDEX|q [7]))

	.dataa(\signExtendedD_IDEX|q [7]),
	.datab(\inst20|ALUSrcAR_EX~q ),
	.datac(\multiplexer_fwda10_11|out[15]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[15]~16 .lut_mask = 16'hE2E2;
defparam \multiplexer_ALUSrcAR|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \inst19|Add1~26 (
// Equation(s):
// \inst19|Add1~26_combout  = (\multiplexer_fwdb10_11|out[13]~29_combout  & ((\multiplexer_ALUSrcAR|out[13]~18_combout  & (\inst19|Add1~25  & VCC)) # (!\multiplexer_ALUSrcAR|out[13]~18_combout  & (!\inst19|Add1~25 )))) # 
// (!\multiplexer_fwdb10_11|out[13]~29_combout  & ((\multiplexer_ALUSrcAR|out[13]~18_combout  & (!\inst19|Add1~25 )) # (!\multiplexer_ALUSrcAR|out[13]~18_combout  & ((\inst19|Add1~25 ) # (GND)))))
// \inst19|Add1~27  = CARRY((\multiplexer_fwdb10_11|out[13]~29_combout  & (!\multiplexer_ALUSrcAR|out[13]~18_combout  & !\inst19|Add1~25 )) # (!\multiplexer_fwdb10_11|out[13]~29_combout  & ((!\inst19|Add1~25 ) # (!\multiplexer_ALUSrcAR|out[13]~18_combout 
// ))))

	.dataa(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datab(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~25 ),
	.combout(\inst19|Add1~26_combout ),
	.cout(\inst19|Add1~27 ));
// synopsys translate_off
defparam \inst19|Add1~26 .lut_mask = 16'h9617;
defparam \inst19|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \inst19|Add1~28 (
// Equation(s):
// \inst19|Add1~28_combout  = ((\multiplexer_ALUSrcAR|out[14]~17_combout  $ (\multiplexer_fwdb10_11|out[14]~25_combout  $ (!\inst19|Add1~27 )))) # (GND)
// \inst19|Add1~29  = CARRY((\multiplexer_ALUSrcAR|out[14]~17_combout  & ((\multiplexer_fwdb10_11|out[14]~25_combout ) # (!\inst19|Add1~27 ))) # (!\multiplexer_ALUSrcAR|out[14]~17_combout  & (\multiplexer_fwdb10_11|out[14]~25_combout  & !\inst19|Add1~27 )))

	.dataa(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.datab(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~27 ),
	.combout(\inst19|Add1~28_combout ),
	.cout(\inst19|Add1~29 ));
// synopsys translate_off
defparam \inst19|Add1~28 .lut_mask = 16'h698E;
defparam \inst19|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \inst19|Add1~30 (
// Equation(s):
// \inst19|Add1~30_combout  = \multiplexer_ALUSrcAR|out[15]~16_combout  $ (\inst19|Add1~29  $ (\multiplexer_fwdb10_11|out[15]~27_combout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.datac(gnd),
	.datad(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.cin(\inst19|Add1~29 ),
	.combout(\inst19|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Add1~30 .lut_mask = 16'hC33C;
defparam \inst19|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneive_lcell_comb \inst19|Mux0~1 (
// Equation(s):
// \inst19|Mux0~1_combout  = (\inst20|ALUOp_EX [2] & (\inst19|Mux0~0_combout )) # (!\inst20|ALUOp_EX [2] & ((\inst19|Add1~30_combout )))

	.dataa(\inst19|Mux0~0_combout ),
	.datab(gnd),
	.datac(\inst19|Add1~30_combout ),
	.datad(\inst20|ALUOp_EX [2]),
	.cin(gnd),
	.combout(\inst19|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux0~1 .lut_mask = 16'hAAF0;
defparam \inst19|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \inst19|Add0~28 (
// Equation(s):
// \inst19|Add0~28_combout  = (\multiplexer_ALUSrcAR|out[14]~17_combout  & (!\inst19|Add0~27  & VCC)) # (!\multiplexer_ALUSrcAR|out[14]~17_combout  & (\inst19|Add0~27  $ (GND)))
// \inst19|Add0~29  = CARRY((!\multiplexer_ALUSrcAR|out[14]~17_combout  & !\inst19|Add0~27 ))

	.dataa(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~27 ),
	.combout(\inst19|Add0~28_combout ),
	.cout(\inst19|Add0~29 ));
// synopsys translate_off
defparam \inst19|Add0~28 .lut_mask = 16'h5A05;
defparam \inst19|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \inst19|Add0~30 (
// Equation(s):
// \inst19|Add0~30_combout  = \multiplexer_ALUSrcAR|out[15]~16_combout  $ (!\inst19|Add0~29 )

	.dataa(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst19|Add0~29 ),
	.combout(\inst19|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Add0~30 .lut_mask = 16'hA5A5;
defparam \inst19|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \inst19|Add0~26 (
// Equation(s):
// \inst19|Add0~26_combout  = (\multiplexer_ALUSrcAR|out[13]~18_combout  & ((\inst19|Add0~25 ) # (GND))) # (!\multiplexer_ALUSrcAR|out[13]~18_combout  & (!\inst19|Add0~25 ))
// \inst19|Add0~27  = CARRY((\multiplexer_ALUSrcAR|out[13]~18_combout ) # (!\inst19|Add0~25 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~25 ),
	.combout(\inst19|Add0~26_combout ),
	.cout(\inst19|Add0~27 ));
// synopsys translate_off
defparam \inst19|Add0~26 .lut_mask = 16'hC3CF;
defparam \inst19|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \inst19|Add2~26 (
// Equation(s):
// \inst19|Add2~26_combout  = (\inst19|Add0~26_combout  & ((\multiplexer_fwdb10_11|out[13]~29_combout  & (\inst19|Add2~25  & VCC)) # (!\multiplexer_fwdb10_11|out[13]~29_combout  & (!\inst19|Add2~25 )))) # (!\inst19|Add0~26_combout  & 
// ((\multiplexer_fwdb10_11|out[13]~29_combout  & (!\inst19|Add2~25 )) # (!\multiplexer_fwdb10_11|out[13]~29_combout  & ((\inst19|Add2~25 ) # (GND)))))
// \inst19|Add2~27  = CARRY((\inst19|Add0~26_combout  & (!\multiplexer_fwdb10_11|out[13]~29_combout  & !\inst19|Add2~25 )) # (!\inst19|Add0~26_combout  & ((!\inst19|Add2~25 ) # (!\multiplexer_fwdb10_11|out[13]~29_combout ))))

	.dataa(\inst19|Add0~26_combout ),
	.datab(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~25 ),
	.combout(\inst19|Add2~26_combout ),
	.cout(\inst19|Add2~27 ));
// synopsys translate_off
defparam \inst19|Add2~26 .lut_mask = 16'h9617;
defparam \inst19|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \inst19|Add2~28 (
// Equation(s):
// \inst19|Add2~28_combout  = ((\inst19|Add0~28_combout  $ (\multiplexer_fwdb10_11|out[14]~25_combout  $ (!\inst19|Add2~27 )))) # (GND)
// \inst19|Add2~29  = CARRY((\inst19|Add0~28_combout  & ((\multiplexer_fwdb10_11|out[14]~25_combout ) # (!\inst19|Add2~27 ))) # (!\inst19|Add0~28_combout  & (\multiplexer_fwdb10_11|out[14]~25_combout  & !\inst19|Add2~27 )))

	.dataa(\inst19|Add0~28_combout ),
	.datab(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~27 ),
	.combout(\inst19|Add2~28_combout ),
	.cout(\inst19|Add2~29 ));
// synopsys translate_off
defparam \inst19|Add2~28 .lut_mask = 16'h698E;
defparam \inst19|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \inst19|Add2~30 (
// Equation(s):
// \inst19|Add2~30_combout  = \inst19|Add0~30_combout  $ (\inst19|Add2~29  $ (\multiplexer_fwdb10_11|out[15]~27_combout ))

	.dataa(gnd),
	.datab(\inst19|Add0~30_combout ),
	.datac(gnd),
	.datad(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.cin(\inst19|Add2~29 ),
	.combout(\inst19|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Add2~30 .lut_mask = 16'hC33C;
defparam \inst19|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneive_lcell_comb \inst19|Mux0~2 (
// Equation(s):
// \inst19|Mux0~2_combout  = (\inst20|ALUOp_EX [0] & ((\inst19|Add2~30_combout ))) # (!\inst20|ALUOp_EX [0] & (\inst19|Mux0~1_combout ))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\inst19|Mux0~1_combout ),
	.datac(\inst19|Add2~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux0~2 .lut_mask = 16'hE4E4;
defparam \inst19|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneive_lcell_comb \inst19|Mux0~4 (
// Equation(s):
// \inst19|Mux0~4_combout  = (\inst20|ALUOp_EX [2] & !\inst20|ALUOp_EX [0])

	.dataa(gnd),
	.datab(\inst20|ALUOp_EX [2]),
	.datac(\inst20|ALUOp_EX [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux0~4 .lut_mask = 16'h0C0C;
defparam \inst19|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \inst19|Mux0~3 (
// Equation(s):
// \inst19|Mux0~3_combout  = (\multiplexer_ALUSrcAR|out[15]~16_combout  & (\inst20|ALUOp_EX [2] $ (((\inst20|ALUOp_EX [0]) # (\multiplexer_fwdb10_11|out[15]~27_combout ))))) # (!\multiplexer_ALUSrcAR|out[15]~16_combout  & 
// (\multiplexer_fwdb10_11|out[15]~27_combout  & (\inst20|ALUOp_EX [0] $ (\inst20|ALUOp_EX [2]))))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\inst20|ALUOp_EX [2]),
	.cin(gnd),
	.combout(\inst19|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux0~3 .lut_mask = 16'h14E8;
defparam \inst19|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \inst19|Mux0~5 (
// Equation(s):
// \inst19|Mux0~5_combout  = (\inst20|ALUOp_EX [1] & ((\inst19|Mux0~4_combout  & (\inst19|Mux0~2_combout )) # (!\inst19|Mux0~4_combout  & ((\inst19|Mux0~3_combout ))))) # (!\inst20|ALUOp_EX [1] & ((\inst19|Mux0~4_combout  & ((\inst19|Mux0~3_combout ))) # 
// (!\inst19|Mux0~4_combout  & (\inst19|Mux0~2_combout ))))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\inst19|Mux0~2_combout ),
	.datac(\inst19|Mux0~4_combout ),
	.datad(\inst19|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst19|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux0~5 .lut_mask = 16'hDE84;
defparam \inst19|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~27 (
// Equation(s):
// \shifter_inst|ShiftLeft0~27_combout  = (\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[8]~15_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[9]~17_combout ))))) # (!\signExtendedD_IDEX|q [1] & 
// (((\signExtendedD_IDEX|q [0]))))

	.dataa(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datad(\signExtendedD_IDEX|q [0]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~27 .lut_mask = 16'hBBC0;
defparam \shifter_inst|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~28 (
// Equation(s):
// \shifter_inst|ShiftLeft0~28_combout  = (\shifter_inst|ShiftLeft0~27_combout  & ((\multiplexer_fwdb10_11|out[10]~19_combout ) # ((\signExtendedD_IDEX|q [1])))) # (!\shifter_inst|ShiftLeft0~27_combout  & (((!\signExtendedD_IDEX|q [1] & 
// \multiplexer_fwdb10_11|out[11]~21_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datab(\shifter_inst|ShiftLeft0~27_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~28 .lut_mask = 16'hCBC8;
defparam \shifter_inst|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~25 (
// Equation(s):
// \shifter_inst|ShiftLeft0~25_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[2]~3_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[3]~5_combout )))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.datad(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~25 .lut_mask = 16'h5140;
defparam \shifter_inst|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~24 (
// Equation(s):
// \shifter_inst|ShiftLeft0~24_combout  = (\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[0]~31_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[1]~1_combout )))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~24 .lut_mask = 16'h8A80;
defparam \shifter_inst|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~66 (
// Equation(s):
// \shifter_inst|ShiftLeft1~66_combout  = (\signExtendedD_IDEX|q [3] & (((\shifter_inst|ShiftLeft0~25_combout ) # (\shifter_inst|ShiftLeft0~24_combout )))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft0~28_combout ))

	.dataa(\shifter_inst|ShiftLeft0~28_combout ),
	.datab(\shifter_inst|ShiftLeft0~25_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~66_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~66 .lut_mask = 16'hFACA;
defparam \shifter_inst|ShiftLeft1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~31 (
// Equation(s):
// \shifter_inst|ShiftLeft0~31_combout  = (\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[12]~23_combout )) # (!\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[14]~25_combout )))))

	.dataa(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~31 .lut_mask = 16'h8C80;
defparam \shifter_inst|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~33 (
// Equation(s):
// \shifter_inst|ShiftLeft0~33_combout  = (\shifter_inst|ShiftLeft0~31_combout ) # ((!\signExtendedD_IDEX|q [0] & \shifter_inst|ShiftLeft0~32_combout ))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\shifter_inst|ShiftLeft0~32_combout ),
	.datac(gnd),
	.datad(\shifter_inst|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~33 .lut_mask = 16'hFF44;
defparam \shifter_inst|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~34 (
// Equation(s):
// \shifter_inst|ShiftLeft0~34_combout  = (\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft0~30_combout )) # (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~33_combout )))

	.dataa(\shifter_inst|ShiftLeft0~30_combout ),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~34 .lut_mask = 16'hAFA0;
defparam \shifter_inst|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~24 (
// Equation(s):
// \shifter_inst|ShiftLeft1~24_combout  = (\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~66_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~34_combout )))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft1~66_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~24 .lut_mask = 16'hCFC0;
defparam \shifter_inst|ShiftLeft1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~44 (
// Equation(s):
// \shifter_inst|ShiftLeft1~44_combout  = (!\signExtendedD_IDEX|q [2] & !\signExtendedD_IDEX|q [3])

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~44 .lut_mask = 16'h0505;
defparam \shifter_inst|ShiftLeft1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \multiplexer_SZCVAluOrShifter|out[3]~0 (
// Equation(s):
// \multiplexer_SZCVAluOrShifter|out[3]~0_combout  = (\multiplexer_fwdb10_11|out[15]~27_combout  & ((\inst20|ALUOp_EX [0]) # ((\shifter_inst|ShiftLeft1~44_combout  & \shifter_inst|ShiftLeft1~43_combout ))))

	.dataa(\shifter_inst|ShiftLeft1~44_combout ),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\shifter_inst|ShiftLeft1~43_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCVAluOrShifter|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCVAluOrShifter|out[3]~0 .lut_mask = 16'hE0C0;
defparam \multiplexer_SZCVAluOrShifter|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~10 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~10_combout  = (\inst20|ALUOp_EX [3] & (!\inst20|ALUOp_EX [2] & \inst20|DRSrc_EX~q ))

	.dataa(\inst20|ALUOp_EX [3]),
	.datab(\inst20|ALUOp_EX [2]),
	.datac(gnd),
	.datad(\inst20|DRSrc_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~10 .lut_mask = 16'h2200;
defparam \multiplexer_SZCZSrc|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \multiplexer_SZCVAluOrShifter|out[3]~1 (
// Equation(s):
// \multiplexer_SZCVAluOrShifter|out[3]~1_combout  = (\multiplexer_SZCZSrc|out[2]~10_combout  & ((\inst20|ALUOp_EX [1] & ((\multiplexer_SZCVAluOrShifter|out[3]~0_combout ))) # (!\inst20|ALUOp_EX [1] & (\shifter_inst|ShiftLeft1~24_combout ))))

	.dataa(\shifter_inst|ShiftLeft1~24_combout ),
	.datab(\multiplexer_SZCVAluOrShifter|out[3]~0_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\multiplexer_SZCZSrc|out[2]~10_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCVAluOrShifter|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCVAluOrShifter|out[3]~1 .lut_mask = 16'hCA00;
defparam \multiplexer_SZCVAluOrShifter|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \multiplexer_SZCVAluOrShifter|out[3]~2 (
// Equation(s):
// \multiplexer_SZCVAluOrShifter|out[3]~2_combout  = (\multiplexer_SZCVAluOrShifter|out[3]~1_combout ) # ((!\inst20|ALUOp_EX [3] & (\inst19|Mux0~5_combout  & !\inst20|DRSrc_EX~q )))

	.dataa(\inst20|ALUOp_EX [3]),
	.datab(\inst19|Mux0~5_combout ),
	.datac(\inst20|DRSrc_EX~q ),
	.datad(\multiplexer_SZCVAluOrShifter|out[3]~1_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCVAluOrShifter|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCVAluOrShifter|out[3]~2 .lut_mask = 16'hFF04;
defparam \multiplexer_SZCVAluOrShifter|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \DR_EXMEM|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_SZCVAluOrShifter|out[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[15] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneive_lcell_comb \DR_MEMWB|q~12 (
// Equation(s):
// \DR_MEMWB|q~12_combout  = (\reset2~q  & \DR_EXMEM|q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset2~q ),
	.datad(\DR_EXMEM|q [15]),
	.cin(gnd),
	.combout(\DR_MEMWB|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~12 .lut_mask = 16'hF000;
defparam \DR_MEMWB|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N17
dffeas \DR_MEMWB|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[15] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \inst13|r~0 (
// Equation(s):
// \inst13|r~0_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [15])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [15])))))

	.dataa(\MDR_register|q [15]),
	.datab(\DR_MEMWB|q [15]),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst13|r~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~0 .lut_mask = 16'hAC00;
defparam \inst13|r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N3
dffeas \inst13|r[5][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][15] .is_wysiwyg = "true";
defparam \inst13|r[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \inst13|r[7][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][15] .is_wysiwyg = "true";
defparam \inst13|r[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N9
dffeas \inst13|r[6][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][15] .is_wysiwyg = "true";
defparam \inst13|r[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \inst13|r[4][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][15] .is_wysiwyg = "true";
defparam \inst13|r[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \inst13|BR[15]~0 (
// Equation(s):
// \inst13|BR[15]~0_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][15]~q )) # (!\IR|q [9] & ((\inst13|r[4][15]~q )))))

	.dataa(\inst13|r[6][15]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][15]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[15]~0 .lut_mask = 16'hEE30;
defparam \inst13|BR[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \inst13|BR[15]~1 (
// Equation(s):
// \inst13|BR[15]~1_combout  = (\IR|q [8] & ((\inst13|BR[15]~0_combout  & ((\inst13|r[7][15]~q ))) # (!\inst13|BR[15]~0_combout  & (\inst13|r[5][15]~q )))) # (!\IR|q [8] & (((\inst13|BR[15]~0_combout ))))

	.dataa(\inst13|r[5][15]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[7][15]~q ),
	.datad(\inst13|BR[15]~0_combout ),
	.cin(gnd),
	.combout(\inst13|BR[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[15]~1 .lut_mask = 16'hF388;
defparam \inst13|BR[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N17
dffeas \inst13|r[1][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][15] .is_wysiwyg = "true";
defparam \inst13|r[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N3
dffeas \inst13|r[0][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][15] .is_wysiwyg = "true";
defparam \inst13|r[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneive_lcell_comb \inst13|BR[15]~2 (
// Equation(s):
// \inst13|BR[15]~2_combout  = (\IR|q [8] & ((\inst13|r[1][15]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][15]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[1][15]~q ),
	.datac(\inst13|r[0][15]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[15]~2 .lut_mask = 16'hAAD8;
defparam \inst13|BR[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \inst13|r[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][15] .is_wysiwyg = "true";
defparam \inst13|r[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \inst13|r[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][15] .is_wysiwyg = "true";
defparam \inst13|r[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \inst13|BR[15]~3 (
// Equation(s):
// \inst13|BR[15]~3_combout  = (\inst13|BR[15]~2_combout  & ((\inst13|r[3][15]~q ) # ((!\IR|q [9])))) # (!\inst13|BR[15]~2_combout  & (((\inst13|r[2][15]~q  & \IR|q [9]))))

	.dataa(\inst13|BR[15]~2_combout ),
	.datab(\inst13|r[3][15]~q ),
	.datac(\inst13|r[2][15]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[15]~3 .lut_mask = 16'hD8AA;
defparam \inst13|BR[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \inst13|BR[15]~4 (
// Equation(s):
// \inst13|BR[15]~4_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & (\inst13|BR[15]~1_combout )) # (!\IR|q [10] & ((\inst13|BR[15]~3_combout )))))

	.dataa(\inst13|READ_REG~3_combout ),
	.datab(\inst13|BR[15]~1_combout ),
	.datac(\inst13|BR[15]~3_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|BR[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[15]~4 .lut_mask = 16'h4450;
defparam \inst13|BR[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \inst13|BR[15]~5 (
// Equation(s):
// \inst13|BR[15]~5_combout  = (\inst13|BR[15]~4_combout ) # ((\multiplexer_memToReg|out[15]~12_combout  & \inst13|READ_REG~3_combout ))

	.dataa(\multiplexer_memToReg|out[15]~12_combout ),
	.datab(gnd),
	.datac(\inst13|BR[15]~4_combout ),
	.datad(\inst13|READ_REG~3_combout ),
	.cin(gnd),
	.combout(\inst13|BR[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[15]~5 .lut_mask = 16'hFAF0;
defparam \inst13|BR[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \BR|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[15]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[15] .is_wysiwyg = "true";
defparam \BR|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[15]~26 (
// Equation(s):
// \multiplexer_fwdb10_11|out[15]~26_combout  = (\FwdAFwdB_IDEX|q [1] & (\DR_EXMEM|q [15])) # (!\FwdAFwdB_IDEX|q [1] & (((!\FwdAFwdB_IDEX|q [0] & \BR|q [15]))))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\DR_EXMEM|q [15]),
	.datac(\FwdAFwdB_IDEX|q [0]),
	.datad(\BR|q [15]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[15]~26 .lut_mask = 16'h8D88;
defparam \multiplexer_fwdb10_11|out[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \shifter_inst|ShiftRight0~11 (
// Equation(s):
// \shifter_inst|ShiftRight0~11_combout  = (\signExtendedD_IDEX|q [3] & ((\multiplexer_fwdb10_11|out[15]~26_combout ) # ((\multiplexer_fwdb10_11|out[0]~32_combout  & \multiplexer_memToReg|out[15]~12_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[0]~32_combout ),
	.datab(\signExtendedD_IDEX|q [3]),
	.datac(\multiplexer_memToReg|out[15]~12_combout ),
	.datad(\multiplexer_fwdb10_11|out[15]~26_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~11 .lut_mask = 16'hCC80;
defparam \shifter_inst|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight0~17 (
// Equation(s):
// \shifter_inst|ShiftRight0~17_combout  = (\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[15]~26_combout ) # ((\multiplexer_fwdb10_11|out[0]~32_combout  & \multiplexer_memToReg|out[15]~12_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[0]~32_combout ),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\multiplexer_memToReg|out[15]~12_combout ),
	.datad(\multiplexer_fwdb10_11|out[15]~26_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~17 .lut_mask = 16'hCC80;
defparam \shifter_inst|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \shifter_inst|ShiftRight0~26 (
// Equation(s):
// \shifter_inst|ShiftRight0~26_combout  = (\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight0~17_combout ) # ((\shifter_inst|ShiftRight1~27_combout )))) # (!\signExtendedD_IDEX|q [2] & (((\shifter_inst|ShiftRight1~29_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight0~17_combout ),
	.datac(\shifter_inst|ShiftRight1~29_combout ),
	.datad(\shifter_inst|ShiftRight1~27_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~26 .lut_mask = 16'hFAD8;
defparam \shifter_inst|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \shifter_inst|ShiftRight0~27 (
// Equation(s):
// \shifter_inst|ShiftRight0~27_combout  = (\shifter_inst|ShiftRight0~11_combout ) # ((\shifter_inst|ShiftRight0~26_combout  & !\signExtendedD_IDEX|q [3]))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight0~11_combout ),
	.datac(\shifter_inst|ShiftRight0~26_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~27 .lut_mask = 16'hCCFC;
defparam \shifter_inst|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~28 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~28_combout  = (\multiplexer_DRSrc|out[9]~27_combout  & (((\shifter_inst|ShiftRight0~27_combout )) # (!\inst20|ALUOp_EX [0]))) # (!\multiplexer_DRSrc|out[9]~27_combout  & (\inst20|ALUOp_EX [0] & 
// (\shifter_inst|ShiftLeft0~54_combout )))

	.dataa(\multiplexer_DRSrc|out[9]~27_combout ),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\shifter_inst|ShiftLeft0~54_combout ),
	.datad(\shifter_inst|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~28 .lut_mask = 16'hEA62;
defparam \multiplexer_DRSrc|out[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \inst19|Mux10~0 (
// Equation(s):
// \inst19|Mux10~0_combout  = (\inst20|ALUOp_EX [2] & (\multiplexer_fwdb10_11|out[9]~17_combout  $ (((\multiplexer_ALUSrcAR|out[9]~13_combout ))))) # (!\inst20|ALUOp_EX [2] & (((\inst19|Add1~18_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datab(\inst19|Add1~18_combout ),
	.datac(\inst20|ALUOp_EX [2]),
	.datad(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux10~0 .lut_mask = 16'h5CAC;
defparam \inst19|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \inst19|Mux10~1 (
// Equation(s):
// \inst19|Mux10~1_combout  = (\inst19|Mux5~2_combout  & (((\inst19|Mux5~1_combout  & \multiplexer_ALUSrcAR|out[9]~13_combout )))) # (!\inst19|Mux5~2_combout  & ((\inst19|Add2~18_combout ) # ((!\inst19|Mux5~1_combout ))))

	.dataa(\inst19|Mux5~2_combout ),
	.datab(\inst19|Add2~18_combout ),
	.datac(\inst19|Mux5~1_combout ),
	.datad(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux10~1 .lut_mask = 16'hE545;
defparam \inst19|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \inst19|Mux10~2 (
// Equation(s):
// \inst19|Mux10~2_combout  = (\inst19|Mux10~1_combout  & ((\inst19|Mux5~4_combout ) # ((\multiplexer_fwdb10_11|out[9]~17_combout  & \multiplexer_ALUSrcAR|out[9]~13_combout )))) # (!\inst19|Mux10~1_combout  & (!\inst19|Mux5~4_combout  & 
// ((\multiplexer_fwdb10_11|out[9]~17_combout ) # (\multiplexer_ALUSrcAR|out[9]~13_combout ))))

	.dataa(\inst19|Mux10~1_combout ),
	.datab(\inst19|Mux5~4_combout ),
	.datac(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datad(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux10~2 .lut_mask = 16'hB998;
defparam \inst19|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \inst19|Mux10~3 (
// Equation(s):
// \inst19|Mux10~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & (\inst19|Mux10~0_combout )) # (!\inst19|Mux1~0_combout  & ((\inst19|Mux10~2_combout )))))

	.dataa(\inst20|ALUOp_EX [3]),
	.datab(\inst19|Mux10~0_combout ),
	.datac(\inst19|Mux10~2_combout ),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux10~3 .lut_mask = 16'h4450;
defparam \inst19|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~29 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~29_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & (\multiplexer_DRSrc|out[9]~28_combout )) # (!\inst20|DRSrc_EX~q  & ((\inst19|Mux10~3_combout )))))

	.dataa(\DR_EXMEM|q[1]~0_combout ),
	.datab(\multiplexer_DRSrc|out[9]~28_combout ),
	.datac(\inst19|Mux10~3_combout ),
	.datad(\inst20|DRSrc_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~29 .lut_mask = 16'h4450;
defparam \multiplexer_DRSrc|out[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \DR_EXMEM|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[9] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \inst13|BR[9]~38 (
// Equation(s):
// \inst13|BR[9]~38_combout  = (\IR|q [8] & ((\inst13|r[1][9]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][9]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[1][9]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[0][9]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[9]~38 .lut_mask = 16'hCCB8;
defparam \inst13|BR[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneive_lcell_comb \inst13|BR[9]~39 (
// Equation(s):
// \inst13|BR[9]~39_combout  = (\IR|q [9] & ((\inst13|BR[9]~38_combout  & ((\inst13|r[3][9]~q ))) # (!\inst13|BR[9]~38_combout  & (\inst13|r[2][9]~q )))) # (!\IR|q [9] & (\inst13|BR[9]~38_combout ))

	.dataa(\IR|q [9]),
	.datab(\inst13|BR[9]~38_combout ),
	.datac(\inst13|r[2][9]~q ),
	.datad(\inst13|r[3][9]~q ),
	.cin(gnd),
	.combout(\inst13|BR[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[9]~39 .lut_mask = 16'hEC64;
defparam \inst13|BR[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \inst13|BR[9]~36 (
// Equation(s):
// \inst13|BR[9]~36_combout  = (\IR|q [9] & ((\inst13|r[6][9]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[4][9]~q  & !\IR|q [8]))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[6][9]~q ),
	.datac(\inst13|r[4][9]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|BR[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[9]~36 .lut_mask = 16'hAAD8;
defparam \inst13|BR[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \inst13|BR[9]~37 (
// Equation(s):
// \inst13|BR[9]~37_combout  = (\inst13|BR[9]~36_combout  & (((\inst13|r[7][9]~q ) # (!\IR|q [8])))) # (!\inst13|BR[9]~36_combout  & (\inst13|r[5][9]~q  & ((\IR|q [8]))))

	.dataa(\inst13|BR[9]~36_combout ),
	.datab(\inst13|r[5][9]~q ),
	.datac(\inst13|r[7][9]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|BR[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[9]~37 .lut_mask = 16'hE4AA;
defparam \inst13|BR[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \inst13|BR[9]~40 (
// Equation(s):
// \inst13|BR[9]~40_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[9]~37_combout ))) # (!\IR|q [10] & (\inst13|BR[9]~39_combout ))))

	.dataa(\IR|q [10]),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[9]~39_combout ),
	.datad(\inst13|BR[9]~37_combout ),
	.cin(gnd),
	.combout(\inst13|BR[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[9]~40 .lut_mask = 16'h3210;
defparam \inst13|BR[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \inst13|BR[9]~41 (
// Equation(s):
// \inst13|BR[9]~41_combout  = (\inst13|BR[9]~40_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[9]~9_combout ))

	.dataa(\inst13|BR[9]~40_combout ),
	.datab(gnd),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\multiplexer_memToReg|out[9]~9_combout ),
	.cin(gnd),
	.combout(\inst13|BR[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[9]~41 .lut_mask = 16'hFAAA;
defparam \inst13|BR[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \BR|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[9]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[9] .is_wysiwyg = "true";
defparam \BR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[9]~16 (
// Equation(s):
// \multiplexer_fwdb10_11|out[9]~16_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [9])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [9]))))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\DR_EXMEM|q [9]),
	.datad(\BR|q [9]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[9]~16 .lut_mask = 16'hD1C0;
defparam \multiplexer_fwdb10_11|out[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[9]~17 (
// Equation(s):
// \multiplexer_fwdb10_11|out[9]~17_combout  = (\multiplexer_fwdb10_11|out[9]~16_combout ) # ((\FwdAFwdB_IDEX|q [0] & (!\FwdAFwdB_IDEX|q [1] & \multiplexer_memToReg|out[9]~9_combout )))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\multiplexer_fwdb10_11|out[9]~16_combout ),
	.datad(\multiplexer_memToReg|out[9]~9_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[9]~17 .lut_mask = 16'hF2F0;
defparam \multiplexer_fwdb10_11|out[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight1~15 (
// Equation(s):
// \shifter_inst|ShiftRight1~15_combout  = (\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[11]~21_combout ))) # (!\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[9]~17_combout ))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datad(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~15 .lut_mask = 16'hA820;
defparam \shifter_inst|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~42 (
// Equation(s):
// \shifter_inst|ShiftLeft1~42_combout  = (!\signExtendedD_IDEX|q [0] & (\signExtendedD_IDEX|q [1] & \multiplexer_fwdb10_11|out[10]~19_combout ))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~42 .lut_mask = 16'h4040;
defparam \shifter_inst|ShiftLeft1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \shifter_inst|ShiftRight1~16 (
// Equation(s):
// \shifter_inst|ShiftRight1~16_combout  = (\shifter_inst|ShiftRight1~15_combout ) # ((\shifter_inst|ShiftLeft1~42_combout ) # ((\shifter_inst|ShiftLeft1~43_combout  & \multiplexer_fwdb10_11|out[8]~15_combout )))

	.dataa(\shifter_inst|ShiftLeft1~43_combout ),
	.datab(\shifter_inst|ShiftRight1~15_combout ),
	.datac(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datad(\shifter_inst|ShiftLeft1~42_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~16 .lut_mask = 16'hFFEC;
defparam \shifter_inst|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \shifter_inst|ShiftRight1~26 (
// Equation(s):
// \shifter_inst|ShiftRight1~26_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~25_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~16_combout ))))

	.dataa(\shifter_inst|ShiftRight1~16_combout ),
	.datab(\shifter_inst|ShiftRight1~25_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~26 .lut_mask = 16'h0C0A;
defparam \shifter_inst|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~45 (
// Equation(s):
// \shifter_inst|ShiftLeft1~45_combout  = (!\signExtendedD_IDEX|q [3] & \signExtendedD_IDEX|q [2])

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~45 .lut_mask = 16'h5500;
defparam \shifter_inst|ShiftLeft1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~60 (
// Equation(s):
// \shifter_inst|ShiftLeft1~60_combout  = (\shifter_inst|ShiftRight1~14_combout  & ((\multiplexer_fwdb10_11|out[6]~10_combout ) # ((\multiplexer_memToReg|out[6]~4_combout  & \multiplexer_fwdb10_11|out[0]~32_combout ))))

	.dataa(\multiplexer_memToReg|out[6]~4_combout ),
	.datab(\multiplexer_fwdb10_11|out[6]~10_combout ),
	.datac(\shifter_inst|ShiftRight1~14_combout ),
	.datad(\multiplexer_fwdb10_11|out[0]~32_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~60_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~60 .lut_mask = 16'hE0C0;
defparam \shifter_inst|ShiftLeft1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~63 (
// Equation(s):
// \shifter_inst|ShiftLeft0~63_combout  = (\shifter_inst|ShiftLeft1~44_combout  & ((\shifter_inst|ShiftLeft1~32_combout ) # ((\shifter_inst|ShiftLeft1~33_combout ) # (\shifter_inst|ShiftLeft1~60_combout ))))

	.dataa(\shifter_inst|ShiftLeft1~32_combout ),
	.datab(\shifter_inst|ShiftLeft1~33_combout ),
	.datac(\shifter_inst|ShiftLeft1~60_combout ),
	.datad(\shifter_inst|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~63 .lut_mask = 16'hFE00;
defparam \shifter_inst|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~61 (
// Equation(s):
// \shifter_inst|ShiftLeft1~61_combout  = (\multiplexer_fwdb10_11|out[0]~31_combout  & (\shifter_inst|ShiftLeft1~43_combout  & (\signExtendedD_IDEX|q [3] & !\signExtendedD_IDEX|q [2])))

	.dataa(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datab(\shifter_inst|ShiftLeft1~43_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~61_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~61 .lut_mask = 16'h0080;
defparam \shifter_inst|ShiftLeft1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~62 (
// Equation(s):
// \shifter_inst|ShiftLeft1~62_combout  = (\shifter_inst|ShiftLeft0~63_combout ) # ((\shifter_inst|ShiftLeft1~61_combout ) # ((\shifter_inst|ShiftLeft1~45_combout  & \shifter_inst|ShiftLeft1~31_combout )))

	.dataa(\shifter_inst|ShiftLeft1~45_combout ),
	.datab(\shifter_inst|ShiftLeft0~63_combout ),
	.datac(\shifter_inst|ShiftLeft1~31_combout ),
	.datad(\shifter_inst|ShiftLeft1~61_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~62_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~62 .lut_mask = 16'hFFEC;
defparam \shifter_inst|ShiftLeft1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~49 (
// Equation(s):
// \shifter_inst|ShiftLeft0~49_combout  = (\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft1~28_combout )) # (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft1~31_combout )))))

	.dataa(\shifter_inst|ShiftLeft1~28_combout ),
	.datab(\shifter_inst|ShiftLeft1~31_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~49 .lut_mask = 16'hA0C0;
defparam \shifter_inst|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~51 (
// Equation(s):
// \shifter_inst|ShiftLeft0~51_combout  = (\shifter_inst|ShiftLeft0~49_combout ) # ((\shifter_inst|ShiftLeft0~50_combout  & !\signExtendedD_IDEX|q [2]))

	.dataa(\shifter_inst|ShiftLeft0~50_combout ),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~51 .lut_mask = 16'hFF0A;
defparam \shifter_inst|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~18 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~18_combout  = (\inst20|ALUOp_EX [0] & (((\inst20|ALUOp_EX [1]) # (\shifter_inst|ShiftLeft0~51_combout )))) # (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~62_combout  & (!\inst20|ALUOp_EX [1])))

	.dataa(\shifter_inst|ShiftLeft1~62_combout ),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\shifter_inst|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~18 .lut_mask = 16'hCEC2;
defparam \multiplexer_DRSrc|out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~19 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~19_combout  = (\inst20|ALUOp_EX [1] & ((\shifter_inst|ShiftRight1~26_combout ) # ((\multiplexer_DRSrc|out[8]~18_combout  & \shifter_inst|ShiftRight0~11_combout )))) # (!\inst20|ALUOp_EX [1] & 
// (((\multiplexer_DRSrc|out[8]~18_combout ))))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\shifter_inst|ShiftRight1~26_combout ),
	.datac(\multiplexer_DRSrc|out[8]~18_combout ),
	.datad(\shifter_inst|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~19 .lut_mask = 16'hF8D8;
defparam \multiplexer_DRSrc|out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \inst19|Mux11~1 (
// Equation(s):
// \inst19|Mux11~1_combout  = (\inst19|Mux5~2_combout  & (\inst19|Mux5~1_combout  & (\multiplexer_ALUSrcAR|out[8]~9_combout ))) # (!\inst19|Mux5~2_combout  & (((\inst19|Add2~16_combout )) # (!\inst19|Mux5~1_combout )))

	.dataa(\inst19|Mux5~2_combout ),
	.datab(\inst19|Mux5~1_combout ),
	.datac(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.datad(\inst19|Add2~16_combout ),
	.cin(gnd),
	.combout(\inst19|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux11~1 .lut_mask = 16'hD591;
defparam \inst19|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \inst19|Mux11~2 (
// Equation(s):
// \inst19|Mux11~2_combout  = (\inst19|Mux11~1_combout  & ((\inst19|Mux5~4_combout ) # ((\multiplexer_ALUSrcAR|out[8]~9_combout  & \multiplexer_fwdb10_11|out[8]~15_combout )))) # (!\inst19|Mux11~1_combout  & (!\inst19|Mux5~4_combout  & 
// ((\multiplexer_ALUSrcAR|out[8]~9_combout ) # (\multiplexer_fwdb10_11|out[8]~15_combout ))))

	.dataa(\inst19|Mux11~1_combout ),
	.datab(\inst19|Mux5~4_combout ),
	.datac(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.datad(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.cin(gnd),
	.combout(\inst19|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux11~2 .lut_mask = 16'hB998;
defparam \inst19|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \inst19|Mux11~0 (
// Equation(s):
// \inst19|Mux11~0_combout  = (\inst20|ALUOp_EX [2] & ((\multiplexer_ALUSrcAR|out[8]~9_combout  $ (\multiplexer_fwdb10_11|out[8]~15_combout )))) # (!\inst20|ALUOp_EX [2] & (\inst19|Add1~16_combout ))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\inst19|Add1~16_combout ),
	.datac(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.datad(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.cin(gnd),
	.combout(\inst19|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux11~0 .lut_mask = 16'h4EE4;
defparam \inst19|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \inst19|Mux11~3 (
// Equation(s):
// \inst19|Mux11~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux11~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux11~2_combout ))))

	.dataa(\inst19|Mux11~2_combout ),
	.datab(\inst19|Mux11~0_combout ),
	.datac(\inst19|Mux1~0_combout ),
	.datad(\inst20|ALUOp_EX [3]),
	.cin(gnd),
	.combout(\inst19|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux11~3 .lut_mask = 16'h00CA;
defparam \inst19|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~20 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~20_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & (\multiplexer_DRSrc|out[8]~19_combout )) # (!\inst20|DRSrc_EX~q  & ((\inst19|Mux11~3_combout )))))

	.dataa(\inst20|DRSrc_EX~q ),
	.datab(\multiplexer_DRSrc|out[8]~19_combout ),
	.datac(\inst19|Mux11~3_combout ),
	.datad(\DR_EXMEM|q[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~20 .lut_mask = 16'h00D8;
defparam \multiplexer_DRSrc|out[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \DR_EXMEM|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[8] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \MDR_register|q~7 (
// Equation(s):
// \MDR_register|q~7_combout  = (\inst22|inputEnable_MEM~q  & (!\externalInput[7]~input_o )) # (!\inst22|inputEnable_MEM~q  & ((\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [7])))

	.dataa(gnd),
	.datab(\externalInput[7]~input_o ),
	.datac(\inst22|inputEnable_MEM~q ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\MDR_register|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~7 .lut_mask = 16'h3F30;
defparam \MDR_register|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \MDR_register|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[7] .is_wysiwyg = "true";
defparam \MDR_register|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \multiplexer_memToReg|out[7]~7 (
// Equation(s):
// \multiplexer_memToReg|out[7]~7_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [7]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [7]))

	.dataa(gnd),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\DR_MEMWB|q [7]),
	.datad(\MDR_register|q [7]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[7]~7 .lut_mask = 16'hFC30;
defparam \multiplexer_memToReg|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \inst13|BR[7]~48 (
// Equation(s):
// \inst13|BR[7]~48_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][7]~q )) # (!\IR|q [9] & ((\inst13|r[4][7]~q )))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[6][7]~q ),
	.datac(\inst13|r[4][7]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[7]~48 .lut_mask = 16'hEE50;
defparam \inst13|BR[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \inst13|BR[7]~49 (
// Equation(s):
// \inst13|BR[7]~49_combout  = (\inst13|BR[7]~48_combout  & (((\inst13|r[7][7]~q )) # (!\IR|q [8]))) # (!\inst13|BR[7]~48_combout  & (\IR|q [8] & ((\inst13|r[5][7]~q ))))

	.dataa(\inst13|BR[7]~48_combout ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[7][7]~q ),
	.datad(\inst13|r[5][7]~q ),
	.cin(gnd),
	.combout(\inst13|BR[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[7]~49 .lut_mask = 16'hE6A2;
defparam \inst13|BR[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneive_lcell_comb \inst13|BR[7]~50 (
// Equation(s):
// \inst13|BR[7]~50_combout  = (\IR|q [8] & ((\inst13|r[1][7]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][7]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[1][7]~q ),
	.datac(\inst13|r[0][7]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[7]~50 .lut_mask = 16'hAAD8;
defparam \inst13|BR[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \inst13|BR[7]~51 (
// Equation(s):
// \inst13|BR[7]~51_combout  = (\IR|q [9] & ((\inst13|BR[7]~50_combout  & ((\inst13|r[3][7]~q ))) # (!\inst13|BR[7]~50_combout  & (\inst13|r[2][7]~q )))) # (!\IR|q [9] & (\inst13|BR[7]~50_combout ))

	.dataa(\IR|q [9]),
	.datab(\inst13|BR[7]~50_combout ),
	.datac(\inst13|r[2][7]~q ),
	.datad(\inst13|r[3][7]~q ),
	.cin(gnd),
	.combout(\inst13|BR[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[7]~51 .lut_mask = 16'hEC64;
defparam \inst13|BR[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \inst13|BR[7]~52 (
// Equation(s):
// \inst13|BR[7]~52_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & (\inst13|BR[7]~49_combout )) # (!\IR|q [10] & ((\inst13|BR[7]~51_combout )))))

	.dataa(\IR|q [10]),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[7]~49_combout ),
	.datad(\inst13|BR[7]~51_combout ),
	.cin(gnd),
	.combout(\inst13|BR[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[7]~52 .lut_mask = 16'h3120;
defparam \inst13|BR[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \inst13|BR[7]~53 (
// Equation(s):
// \inst13|BR[7]~53_combout  = (\inst13|BR[7]~52_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[7]~7_combout ))

	.dataa(\inst13|BR[7]~52_combout ),
	.datab(gnd),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\multiplexer_memToReg|out[7]~7_combout ),
	.cin(gnd),
	.combout(\inst13|BR[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[7]~53 .lut_mask = 16'hFAAA;
defparam \inst13|BR[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \BR|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[7]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[7] .is_wysiwyg = "true";
defparam \BR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[7]~12 (
// Equation(s):
// \multiplexer_fwdb10_11|out[7]~12_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [7])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [7]))))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\DR_EXMEM|q [7]),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\BR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[7]~12 .lut_mask = 16'hC5C0;
defparam \multiplexer_fwdb10_11|out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[7]~13 (
// Equation(s):
// \multiplexer_fwdb10_11|out[7]~13_combout  = (\multiplexer_fwdb10_11|out[7]~12_combout ) # ((!\FwdAFwdB_IDEX|q [1] & (\multiplexer_memToReg|out[7]~7_combout  & \FwdAFwdB_IDEX|q [0])))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\multiplexer_memToReg|out[7]~7_combout ),
	.datac(\multiplexer_fwdb10_11|out[7]~12_combout ),
	.datad(\FwdAFwdB_IDEX|q [0]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[7]~13 .lut_mask = 16'hF4F0;
defparam \multiplexer_fwdb10_11|out[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \inst19|Mux12~1 (
// Equation(s):
// \inst19|Mux12~1_combout  = (\inst19|Mux5~2_combout  & (\multiplexer_ALUSrcAR|out[7]~11_combout  & (\inst19|Mux5~1_combout ))) # (!\inst19|Mux5~2_combout  & (((\inst19|Add2~14_combout ) # (!\inst19|Mux5~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\inst19|Mux5~1_combout ),
	.datad(\inst19|Add2~14_combout ),
	.cin(gnd),
	.combout(\inst19|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux12~1 .lut_mask = 16'hB383;
defparam \inst19|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \inst19|Mux12~2 (
// Equation(s):
// \inst19|Mux12~2_combout  = (\inst19|Mux12~1_combout  & ((\inst19|Mux5~4_combout ) # ((\multiplexer_fwdb10_11|out[7]~13_combout  & \multiplexer_ALUSrcAR|out[7]~11_combout )))) # (!\inst19|Mux12~1_combout  & (!\inst19|Mux5~4_combout  & 
// ((\multiplexer_fwdb10_11|out[7]~13_combout ) # (\multiplexer_ALUSrcAR|out[7]~11_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.datab(\inst19|Mux12~1_combout ),
	.datac(\inst19|Mux5~4_combout ),
	.datad(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.cin(gnd),
	.combout(\inst19|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux12~2 .lut_mask = 16'hCBC2;
defparam \inst19|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \inst19|Mux12~0 (
// Equation(s):
// \inst19|Mux12~0_combout  = (\inst20|ALUOp_EX [2] & (\multiplexer_ALUSrcAR|out[7]~11_combout  $ (((\multiplexer_fwdb10_11|out[7]~13_combout ))))) # (!\inst20|ALUOp_EX [2] & (((\inst19|Add1~14_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.datab(\inst20|ALUOp_EX [2]),
	.datac(\inst19|Add1~14_combout ),
	.datad(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux12~0 .lut_mask = 16'h74B8;
defparam \inst19|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \inst19|Mux12~3 (
// Equation(s):
// \inst19|Mux12~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux12~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux12~2_combout ))))

	.dataa(\inst19|Mux12~2_combout ),
	.datab(\inst19|Mux12~0_combout ),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux12~3 .lut_mask = 16'h0C0A;
defparam \inst19|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight0~4 (
// Equation(s):
// \shifter_inst|ShiftRight0~4_combout  = (\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[9]~17_combout ))) # (!\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[7]~13_combout ))

	.dataa(gnd),
	.datab(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~4 .lut_mask = 16'hFC0C;
defparam \shifter_inst|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \shifter_inst|ShiftRight0~6 (
// Equation(s):
// \shifter_inst|ShiftRight0~6_combout  = (\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[10]~19_combout ))) # (!\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[8]~15_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~6 .lut_mask = 16'hE020;
defparam \shifter_inst|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \shifter_inst|ShiftRight0~7 (
// Equation(s):
// \shifter_inst|ShiftRight0~7_combout  = (\shifter_inst|ShiftRight0~6_combout ) # ((\shifter_inst|ShiftRight0~4_combout  & !\signExtendedD_IDEX|q [0]))

	.dataa(\shifter_inst|ShiftRight0~4_combout ),
	.datab(\shifter_inst|ShiftRight0~6_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~7 .lut_mask = 16'hCECE;
defparam \shifter_inst|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight0~8 (
// Equation(s):
// \shifter_inst|ShiftRight0~8_combout  = (\multiplexer_fwdb10_11|out[13]~29_combout  & (\signExtendedD_IDEX|q [1] & !\signExtendedD_IDEX|q [0]))

	.dataa(gnd),
	.datab(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\signExtendedD_IDEX|q [0]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~8 .lut_mask = 16'h00C0;
defparam \shifter_inst|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \shifter_inst|ShiftRight0~9 (
// Equation(s):
// \shifter_inst|ShiftRight0~9_combout  = (\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[14]~25_combout ))) # (!\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[12]~23_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~9 .lut_mask = 16'hC808;
defparam \shifter_inst|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \shifter_inst|ShiftRight0~10 (
// Equation(s):
// \shifter_inst|ShiftRight0~10_combout  = (\shifter_inst|ShiftRight0~8_combout ) # ((\shifter_inst|ShiftRight0~9_combout ) # ((\shifter_inst|ShiftLeft1~43_combout  & \multiplexer_fwdb10_11|out[11]~21_combout )))

	.dataa(\shifter_inst|ShiftRight0~8_combout ),
	.datab(\shifter_inst|ShiftRight0~9_combout ),
	.datac(\shifter_inst|ShiftLeft1~43_combout ),
	.datad(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~10 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \shifter_inst|ShiftRight0~12 (
// Equation(s):
// \shifter_inst|ShiftRight0~12_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight0~10_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight0~7_combout ))))

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(\shifter_inst|ShiftRight0~7_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~12 .lut_mask = 16'h5404;
defparam \shifter_inst|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight0~33 (
// Equation(s):
// \shifter_inst|ShiftRight0~33_combout  = (\shifter_inst|ShiftRight0~11_combout ) # (\shifter_inst|ShiftRight0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\shifter_inst|ShiftRight0~11_combout ),
	.datad(\shifter_inst|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~33 .lut_mask = 16'hFFF0;
defparam \shifter_inst|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~26 (
// Equation(s):
// \shifter_inst|ShiftLeft0~26_combout  = (\shifter_inst|ShiftLeft0~25_combout ) # (\shifter_inst|ShiftLeft0~24_combout )

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~25_combout ),
	.datac(gnd),
	.datad(\shifter_inst|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~26 .lut_mask = 16'hFFCC;
defparam \shifter_inst|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~25 (
// Equation(s):
// \shifter_inst|ShiftLeft1~25_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~26_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~30_combout )))))

	.dataa(\shifter_inst|ShiftLeft0~26_combout ),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~25 .lut_mask = 16'h0B08;
defparam \shifter_inst|ShiftLeft1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \shifter_inst|ShiftRight1~52 (
// Equation(s):
// \shifter_inst|ShiftRight1~52_combout  = (\shifter_inst|ShiftLeft1~44_combout  & ((\shifter_inst|ShiftRight0~6_combout ) # ((\shifter_inst|ShiftRight0~4_combout  & !\signExtendedD_IDEX|q [0]))))

	.dataa(\shifter_inst|ShiftRight0~4_combout ),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\shifter_inst|ShiftLeft1~44_combout ),
	.datad(\shifter_inst|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~52 .lut_mask = 16'hF020;
defparam \shifter_inst|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \shifter_inst|ShiftRight1~53 (
// Equation(s):
// \shifter_inst|ShiftRight1~53_combout  = (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~43_combout  & (\multiplexer_fwdb10_11|out[15]~27_combout  & \signExtendedD_IDEX|q [3])))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft1~43_combout ),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~53 .lut_mask = 16'h4000;
defparam \shifter_inst|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \shifter_inst|ShiftRight1~54 (
// Equation(s):
// \shifter_inst|ShiftRight1~54_combout  = (\shifter_inst|ShiftRight1~52_combout ) # ((\shifter_inst|ShiftRight1~53_combout ) # ((\shifter_inst|ShiftLeft1~45_combout  & \shifter_inst|ShiftRight0~10_combout )))

	.dataa(\shifter_inst|ShiftRight1~52_combout ),
	.datab(\shifter_inst|ShiftRight1~53_combout ),
	.datac(\shifter_inst|ShiftLeft1~45_combout ),
	.datad(\shifter_inst|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~54 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~21 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~21_combout  = (\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [0]) # ((\shifter_inst|ShiftRight1~54_combout )))) # (!\inst20|ALUOp_EX [1] & (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~25_combout )))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\shifter_inst|ShiftLeft1~25_combout ),
	.datad(\shifter_inst|ShiftRight1~54_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~21 .lut_mask = 16'hBA98;
defparam \multiplexer_DRSrc|out[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~35 (
// Equation(s):
// \shifter_inst|ShiftLeft0~35_combout  = (\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~28_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~33_combout )))))

	.dataa(\shifter_inst|ShiftLeft0~28_combout ),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~35 .lut_mask = 16'hB080;
defparam \shifter_inst|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~36 (
// Equation(s):
// \shifter_inst|ShiftLeft0~36_combout  = (\shifter_inst|ShiftLeft0~35_combout ) # (\shifter_inst|ShiftLeft1~25_combout )

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~35_combout ),
	.datac(\shifter_inst|ShiftLeft1~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~36 .lut_mask = 16'hFCFC;
defparam \shifter_inst|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~22 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~22_combout  = (\inst20|ALUOp_EX [0] & ((\multiplexer_DRSrc|out[7]~21_combout  & (\shifter_inst|ShiftRight0~33_combout )) # (!\multiplexer_DRSrc|out[7]~21_combout  & ((\shifter_inst|ShiftLeft0~36_combout ))))) # (!\inst20|ALUOp_EX 
// [0] & (((\multiplexer_DRSrc|out[7]~21_combout ))))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\shifter_inst|ShiftRight0~33_combout ),
	.datac(\multiplexer_DRSrc|out[7]~21_combout ),
	.datad(\shifter_inst|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~22 .lut_mask = 16'hDAD0;
defparam \multiplexer_DRSrc|out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~23 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~23_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & ((\multiplexer_DRSrc|out[7]~22_combout ))) # (!\inst20|DRSrc_EX~q  & (\inst19|Mux12~3_combout ))))

	.dataa(\DR_EXMEM|q[1]~0_combout ),
	.datab(\inst19|Mux12~3_combout ),
	.datac(\inst20|DRSrc_EX~q ),
	.datad(\multiplexer_DRSrc|out[7]~22_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~23 .lut_mask = 16'h5404;
defparam \multiplexer_DRSrc|out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N23
dffeas \DR_EXMEM|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[7] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N22
cycloneive_io_ibuf \externalInput[14]~input (
	.i(externalInput[14]),
	.ibar(gnd),
	.o(\externalInput[14]~input_o ));
// synopsys translate_off
defparam \externalInput[14]~input .bus_hold = "false";
defparam \externalInput[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneive_lcell_comb \MDR_register|q~13 (
// Equation(s):
// \MDR_register|q~13_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[14]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [14]))

	.dataa(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datab(\externalInput[14]~input_o ),
	.datac(gnd),
	.datad(\inst22|inputEnable_MEM~q ),
	.cin(gnd),
	.combout(\MDR_register|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~13 .lut_mask = 16'h33AA;
defparam \MDR_register|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N1
dffeas \MDR_register|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[14] .is_wysiwyg = "true";
defparam \MDR_register|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \inst13|r~9 (
// Equation(s):
// \inst13|r~9_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & ((\MDR_register|q [14]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [14]))))

	.dataa(\DR_MEMWB|q [14]),
	.datab(\MDR_register|q [14]),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst13|r~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~9 .lut_mask = 16'hCA00;
defparam \inst13|r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N9
dffeas \inst13|r[0][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][14] .is_wysiwyg = "true";
defparam \inst13|r[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N7
dffeas \inst13|r[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][14] .is_wysiwyg = "true";
defparam \inst13|r[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneive_lcell_comb \inst13|BR[14]~8 (
// Equation(s):
// \inst13|BR[14]~8_combout  = (\IR|q [8] & ((\IR|q [9]) # ((\inst13|r[1][14]~q )))) # (!\IR|q [8] & (!\IR|q [9] & (\inst13|r[0][14]~q )))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][14]~q ),
	.datad(\inst13|r[1][14]~q ),
	.cin(gnd),
	.combout(\inst13|BR[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[14]~8 .lut_mask = 16'hBA98;
defparam \inst13|BR[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \inst13|r[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][14] .is_wysiwyg = "true";
defparam \inst13|r[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \inst13|r[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][14] .is_wysiwyg = "true";
defparam \inst13|r[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \inst13|BR[14]~9 (
// Equation(s):
// \inst13|BR[14]~9_combout  = (\inst13|BR[14]~8_combout  & ((\inst13|r[3][14]~q ) # ((!\IR|q [9])))) # (!\inst13|BR[14]~8_combout  & (((\inst13|r[2][14]~q  & \IR|q [9]))))

	.dataa(\inst13|BR[14]~8_combout ),
	.datab(\inst13|r[3][14]~q ),
	.datac(\inst13|r[2][14]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[14]~9 .lut_mask = 16'hD8AA;
defparam \inst13|BR[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \inst13|r[5][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][14] .is_wysiwyg = "true";
defparam \inst13|r[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \inst13|r[7][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][14] .is_wysiwyg = "true";
defparam \inst13|r[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \inst13|r[4][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][14] .is_wysiwyg = "true";
defparam \inst13|r[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \inst13|r[6][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][14] .is_wysiwyg = "true";
defparam \inst13|r[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \inst13|BR[14]~6 (
// Equation(s):
// \inst13|BR[14]~6_combout  = (\IR|q [9] & ((\IR|q [8]) # ((\inst13|r[6][14]~q )))) # (!\IR|q [9] & (!\IR|q [8] & (\inst13|r[4][14]~q )))

	.dataa(\IR|q [9]),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][14]~q ),
	.datad(\inst13|r[6][14]~q ),
	.cin(gnd),
	.combout(\inst13|BR[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[14]~6 .lut_mask = 16'hBA98;
defparam \inst13|BR[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \inst13|BR[14]~7 (
// Equation(s):
// \inst13|BR[14]~7_combout  = (\IR|q [8] & ((\inst13|BR[14]~6_combout  & ((\inst13|r[7][14]~q ))) # (!\inst13|BR[14]~6_combout  & (\inst13|r[5][14]~q )))) # (!\IR|q [8] & (((\inst13|BR[14]~6_combout ))))

	.dataa(\inst13|r[5][14]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[7][14]~q ),
	.datad(\inst13|BR[14]~6_combout ),
	.cin(gnd),
	.combout(\inst13|BR[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[14]~7 .lut_mask = 16'hF388;
defparam \inst13|BR[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \inst13|BR[14]~10 (
// Equation(s):
// \inst13|BR[14]~10_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[14]~7_combout ))) # (!\IR|q [10] & (\inst13|BR[14]~9_combout ))))

	.dataa(\IR|q [10]),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[14]~9_combout ),
	.datad(\inst13|BR[14]~7_combout ),
	.cin(gnd),
	.combout(\inst13|BR[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[14]~10 .lut_mask = 16'h3210;
defparam \inst13|BR[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \inst13|BR[14]~11 (
// Equation(s):
// \inst13|BR[14]~11_combout  = (\inst13|BR[14]~10_combout ) # ((\multiplexer_memToReg|out[14]~13_combout  & \inst13|READ_REG~3_combout ))

	.dataa(gnd),
	.datab(\multiplexer_memToReg|out[14]~13_combout ),
	.datac(\inst13|BR[14]~10_combout ),
	.datad(\inst13|READ_REG~3_combout ),
	.cin(gnd),
	.combout(\inst13|BR[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[14]~11 .lut_mask = 16'hFCF0;
defparam \inst13|BR[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \BR|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[14]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[14] .is_wysiwyg = "true";
defparam \BR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[14]~24 (
// Equation(s):
// \multiplexer_fwdb10_11|out[14]~24_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [14])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [14]))))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\FwdAFwdB_IDEX|q [0]),
	.datac(\DR_EXMEM|q [14]),
	.datad(\BR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[14]~24 .lut_mask = 16'hB1A0;
defparam \multiplexer_fwdb10_11|out[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[14]~25 (
// Equation(s):
// \multiplexer_fwdb10_11|out[14]~25_combout  = (\multiplexer_fwdb10_11|out[14]~24_combout ) # ((!\FwdAFwdB_IDEX|q [1] & (\multiplexer_memToReg|out[14]~13_combout  & \FwdAFwdB_IDEX|q [0])))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\multiplexer_memToReg|out[14]~13_combout ),
	.datac(\FwdAFwdB_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[14]~24_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[14]~25 .lut_mask = 16'hFF40;
defparam \multiplexer_fwdb10_11|out[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight1~39 (
// Equation(s):
// \shifter_inst|ShiftRight1~39_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[15]~27_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[14]~25_combout )))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~39 .lut_mask = 16'h0D08;
defparam \shifter_inst|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \shifter_inst|ShiftRight1~55 (
// Equation(s):
// \shifter_inst|ShiftRight1~55_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~39_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight0~2_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight0~2_combout ),
	.datac(\shifter_inst|ShiftRight1~39_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~55 .lut_mask = 16'h00E4;
defparam \shifter_inst|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight0~18 (
// Equation(s):
// \shifter_inst|ShiftRight0~18_combout  = (\signExtendedD_IDEX|q [2] & (((\shifter_inst|ShiftRight1~39_combout ) # (\shifter_inst|ShiftRight0~17_combout )))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight0~2_combout ))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight0~2_combout ),
	.datac(\shifter_inst|ShiftRight1~39_combout ),
	.datad(\shifter_inst|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~18 .lut_mask = 16'hEEE4;
defparam \shifter_inst|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight0~19 (
// Equation(s):
// \shifter_inst|ShiftRight0~19_combout  = (\shifter_inst|ShiftRight0~11_combout ) # ((\shifter_inst|ShiftRight0~18_combout  & !\signExtendedD_IDEX|q [3]))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight0~18_combout ),
	.datac(\shifter_inst|ShiftRight0~11_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~19 .lut_mask = 16'hF0FC;
defparam \shifter_inst|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~9 (
// Equation(s):
// \shifter_inst|ShiftLeft0~9_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[5]~9_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[6]~11_combout ))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~9 .lut_mask = 16'h5404;
defparam \shifter_inst|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~8 (
// Equation(s):
// \shifter_inst|ShiftLeft0~8_combout  = (\shifter_inst|ShiftRight1~14_combout  & ((\multiplexer_fwdb10_11|out[4]~7_combout ) # ((\shifter_inst|ShiftRight0~0_combout  & \multiplexer_fwdb10_11|out[3]~5_combout )))) # (!\shifter_inst|ShiftRight1~14_combout  & 
// (((\shifter_inst|ShiftRight0~0_combout  & \multiplexer_fwdb10_11|out[3]~5_combout ))))

	.dataa(\shifter_inst|ShiftRight1~14_combout ),
	.datab(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datac(\shifter_inst|ShiftRight0~0_combout ),
	.datad(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~8 .lut_mask = 16'hF888;
defparam \shifter_inst|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~10 (
// Equation(s):
// \shifter_inst|ShiftLeft0~10_combout  = (\shifter_inst|ShiftLeft0~9_combout ) # (\shifter_inst|ShiftLeft0~8_combout )

	.dataa(\shifter_inst|ShiftLeft0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\shifter_inst|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~10 .lut_mask = 16'hFFAA;
defparam \shifter_inst|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~15 (
// Equation(s):
// \shifter_inst|ShiftLeft0~15_combout  = (\shifter_inst|ShiftRight0~0_combout  & ((\multiplexer_fwdb10_11|out[7]~12_combout ) # ((\multiplexer_fwdb10_11|out[0]~32_combout  & \multiplexer_memToReg|out[7]~7_combout ))))

	.dataa(\shifter_inst|ShiftRight0~0_combout ),
	.datab(\multiplexer_fwdb10_11|out[0]~32_combout ),
	.datac(\multiplexer_fwdb10_11|out[7]~12_combout ),
	.datad(\multiplexer_memToReg|out[7]~7_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~15 .lut_mask = 16'hA8A0;
defparam \shifter_inst|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~14 (
// Equation(s):
// \shifter_inst|ShiftLeft0~14_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[9]~17_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[10]~19_combout )))))

	.dataa(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datab(\signExtendedD_IDEX|q [1]),
	.datac(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datad(\signExtendedD_IDEX|q [0]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~14 .lut_mask = 16'h2230;
defparam \shifter_inst|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~16 (
// Equation(s):
// \shifter_inst|ShiftLeft0~16_combout  = (\shifter_inst|ShiftLeft0~15_combout ) # ((\shifter_inst|ShiftLeft0~14_combout ) # ((\multiplexer_fwdb10_11|out[8]~15_combout  & \shifter_inst|ShiftRight1~14_combout )))

	.dataa(\shifter_inst|ShiftLeft0~15_combout ),
	.datab(\shifter_inst|ShiftLeft0~14_combout ),
	.datac(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datad(\shifter_inst|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~16 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~50 (
// Equation(s):
// \shifter_inst|ShiftLeft1~50_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~10_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~16_combout )))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft0~10_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~50_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~50 .lut_mask = 16'h0D08;
defparam \shifter_inst|ShiftLeft1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~46 (
// Equation(s):
// \shifter_inst|ShiftLeft1~46_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[1]~1_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[2]~3_combout ))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~46 .lut_mask = 16'h5410;
defparam \shifter_inst|ShiftLeft1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~67 (
// Equation(s):
// \shifter_inst|ShiftLeft1~67_combout  = (\shifter_inst|ShiftLeft1~46_combout ) # ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[0]~31_combout  & !\signExtendedD_IDEX|q [0])))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\shifter_inst|ShiftLeft1~46_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~67_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~67 .lut_mask = 16'hFF08;
defparam \shifter_inst|ShiftLeft1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~68 (
// Equation(s):
// \shifter_inst|ShiftLeft1~68_combout  = (\shifter_inst|ShiftLeft1~50_combout ) # ((!\signExtendedD_IDEX|q [2] & (\signExtendedD_IDEX|q [3] & \shifter_inst|ShiftLeft1~67_combout )))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft1~50_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft1~67_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~68_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~68 .lut_mask = 16'hDCCC;
defparam \shifter_inst|ShiftLeft1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~6 (
// Equation(s):
// \shifter_inst|ShiftLeft0~6_combout  = (\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[13]~29_combout ) # ((\signExtendedD_IDEX|q [1])))) # (!\signExtendedD_IDEX|q [0] & (((!\signExtendedD_IDEX|q [1] & \multiplexer_fwdb10_11|out[14]~25_combout 
// ))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~6 .lut_mask = 16'hADA8;
defparam \shifter_inst|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~7 (
// Equation(s):
// \shifter_inst|ShiftLeft0~7_combout  = (\signExtendedD_IDEX|q [1] & ((\shifter_inst|ShiftLeft0~6_combout  & (\multiplexer_fwdb10_11|out[11]~21_combout )) # (!\shifter_inst|ShiftLeft0~6_combout  & ((\multiplexer_fwdb10_11|out[12]~23_combout ))))) # 
// (!\signExtendedD_IDEX|q [1] & (((\shifter_inst|ShiftLeft0~6_combout ))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.datac(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datad(\shifter_inst|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~7 .lut_mask = 16'hDDA0;
defparam \shifter_inst|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~11 (
// Equation(s):
// \shifter_inst|ShiftLeft0~11_combout  = (\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft0~7_combout )) # (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~10_combout )))))

	.dataa(\shifter_inst|ShiftLeft0~7_combout ),
	.datab(\shifter_inst|ShiftLeft0~10_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~11 .lut_mask = 16'hAC00;
defparam \shifter_inst|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~12 (
// Equation(s):
// \shifter_inst|ShiftLeft0~12_combout  = (\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[15]~27_combout ) # ((!\signExtendedD_IDEX|q [0])))) # (!\signExtendedD_IDEX|q [1] & (((\signExtendedD_IDEX|q [0] & \multiplexer_fwdb10_11|out[1]~1_combout 
// ))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~12 .lut_mask = 16'hDA8A;
defparam \shifter_inst|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~13 (
// Equation(s):
// \shifter_inst|ShiftLeft0~13_combout  = (\shifter_inst|ShiftLeft0~12_combout  & ((\signExtendedD_IDEX|q [0]) # ((\multiplexer_fwdb10_11|out[0]~31_combout )))) # (!\shifter_inst|ShiftLeft0~12_combout  & (!\signExtendedD_IDEX|q [0] & 
// (\multiplexer_fwdb10_11|out[2]~3_combout )))

	.dataa(\shifter_inst|ShiftLeft0~12_combout ),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.datad(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~13 .lut_mask = 16'hBA98;
defparam \shifter_inst|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~17 (
// Equation(s):
// \shifter_inst|ShiftLeft0~17_combout  = (\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft0~13_combout )) # (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~16_combout )))

	.dataa(\shifter_inst|ShiftLeft0~13_combout ),
	.datab(\shifter_inst|ShiftLeft0~16_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~17 .lut_mask = 16'hACAC;
defparam \shifter_inst|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~18 (
// Equation(s):
// \shifter_inst|ShiftLeft0~18_combout  = (\shifter_inst|ShiftLeft0~11_combout ) # ((\shifter_inst|ShiftLeft0~17_combout  & !\signExtendedD_IDEX|q [2]))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~11_combout ),
	.datac(\shifter_inst|ShiftLeft0~17_combout ),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~18 .lut_mask = 16'hCCFC;
defparam \shifter_inst|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~24 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~24_combout  = (\inst20|ALUOp_EX [0] & (((\inst20|ALUOp_EX [1]) # (\shifter_inst|ShiftLeft0~18_combout )))) # (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~68_combout  & (!\inst20|ALUOp_EX [1])))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\shifter_inst|ShiftLeft1~68_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\shifter_inst|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~24 .lut_mask = 16'hAEA4;
defparam \multiplexer_DRSrc|out[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~25 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~25_combout  = (\inst20|ALUOp_EX [1] & ((\multiplexer_DRSrc|out[10]~24_combout  & ((\shifter_inst|ShiftRight0~19_combout ))) # (!\multiplexer_DRSrc|out[10]~24_combout  & (\shifter_inst|ShiftRight1~55_combout )))) # 
// (!\inst20|ALUOp_EX [1] & (((\multiplexer_DRSrc|out[10]~24_combout ))))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\shifter_inst|ShiftRight1~55_combout ),
	.datac(\shifter_inst|ShiftRight0~19_combout ),
	.datad(\multiplexer_DRSrc|out[10]~24_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~25 .lut_mask = 16'hF588;
defparam \multiplexer_DRSrc|out[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \inst19|Mux9~0 (
// Equation(s):
// \inst19|Mux9~0_combout  = (\inst20|ALUOp_EX [2] & ((\multiplexer_fwdb10_11|out[10]~19_combout  $ (\multiplexer_ALUSrcAR|out[10]~12_combout )))) # (!\inst20|ALUOp_EX [2] & (\inst19|Add1~20_combout ))

	.dataa(\inst19|Add1~20_combout ),
	.datab(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datac(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.datad(\inst20|ALUOp_EX [2]),
	.cin(gnd),
	.combout(\inst19|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux9~0 .lut_mask = 16'h3CAA;
defparam \inst19|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \inst19|Mux9~1 (
// Equation(s):
// \inst19|Mux9~1_combout  = (\inst19|Mux5~2_combout  & (\inst19|Mux5~1_combout  & (\multiplexer_ALUSrcAR|out[10]~12_combout ))) # (!\inst19|Mux5~2_combout  & (((\inst19|Add2~20_combout )) # (!\inst19|Mux5~1_combout )))

	.dataa(\inst19|Mux5~2_combout ),
	.datab(\inst19|Mux5~1_combout ),
	.datac(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.datad(\inst19|Add2~20_combout ),
	.cin(gnd),
	.combout(\inst19|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux9~1 .lut_mask = 16'hD591;
defparam \inst19|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \inst19|Mux9~2 (
// Equation(s):
// \inst19|Mux9~2_combout  = (\inst19|Mux5~4_combout  & (((\inst19|Mux9~1_combout )))) # (!\inst19|Mux5~4_combout  & ((\multiplexer_fwdb10_11|out[10]~19_combout  & ((\multiplexer_ALUSrcAR|out[10]~12_combout ) # (!\inst19|Mux9~1_combout ))) # 
// (!\multiplexer_fwdb10_11|out[10]~19_combout  & (!\inst19|Mux9~1_combout  & \multiplexer_ALUSrcAR|out[10]~12_combout ))))

	.dataa(\inst19|Mux5~4_combout ),
	.datab(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datac(\inst19|Mux9~1_combout ),
	.datad(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.cin(gnd),
	.combout(\inst19|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux9~2 .lut_mask = 16'hE5A4;
defparam \inst19|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \inst19|Mux9~3 (
// Equation(s):
// \inst19|Mux9~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & (\inst19|Mux9~0_combout )) # (!\inst19|Mux1~0_combout  & ((\inst19|Mux9~2_combout )))))

	.dataa(\inst20|ALUOp_EX [3]),
	.datab(\inst19|Mux9~0_combout ),
	.datac(\inst19|Mux9~2_combout ),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux9~3 .lut_mask = 16'h4450;
defparam \inst19|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~26 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~26_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & (\multiplexer_DRSrc|out[10]~25_combout )) # (!\inst20|DRSrc_EX~q  & ((\inst19|Mux9~3_combout )))))

	.dataa(\inst20|DRSrc_EX~q ),
	.datab(\multiplexer_DRSrc|out[10]~25_combout ),
	.datac(\inst19|Mux9~3_combout ),
	.datad(\DR_EXMEM|q[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~26 .lut_mask = 16'h00D8;
defparam \multiplexer_DRSrc|out[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \DR_EXMEM|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[10]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[10] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \DR_MEMWB|q~8 (
// Equation(s):
// \DR_MEMWB|q~8_combout  = (\DR_EXMEM|q [10] & \reset2~q )

	.dataa(gnd),
	.datab(\DR_EXMEM|q [10]),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~8 .lut_mask = 16'hCC00;
defparam \DR_MEMWB|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \DR_MEMWB|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[10] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \multiplexer_memToReg|out[10]~8 (
// Equation(s):
// \multiplexer_memToReg|out[10]~8_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [10]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [10]))

	.dataa(\DR_MEMWB|q [10]),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\MDR_register|q [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[10]~8 .lut_mask = 16'hE2E2;
defparam \multiplexer_memToReg|out[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \inst13|AR[10]~30 (
// Equation(s):
// \inst13|AR[10]~30_combout  = (\IR|q [12] & (\IR|q [11])) # (!\IR|q [12] & ((\IR|q [11] & (\inst13|r[5][10]~q )) # (!\IR|q [11] & ((\inst13|r[4][10]~q )))))

	.dataa(\IR|q [12]),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][10]~q ),
	.datad(\inst13|r[4][10]~q ),
	.cin(gnd),
	.combout(\inst13|AR[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[10]~30 .lut_mask = 16'hD9C8;
defparam \inst13|AR[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \inst13|AR[10]~31 (
// Equation(s):
// \inst13|AR[10]~31_combout  = (\inst13|AR[10]~30_combout  & (((\inst13|r[7][10]~q )) # (!\IR|q [12]))) # (!\inst13|AR[10]~30_combout  & (\IR|q [12] & (\inst13|r[6][10]~q )))

	.dataa(\inst13|AR[10]~30_combout ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][10]~q ),
	.datad(\inst13|r[7][10]~q ),
	.cin(gnd),
	.combout(\inst13|AR[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[10]~31 .lut_mask = 16'hEA62;
defparam \inst13|AR[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \inst13|AR[10]~32 (
// Equation(s):
// \inst13|AR[10]~32_combout  = (\IR|q [12] & (((\inst13|r[2][10]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[0][10]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[0][10]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[2][10]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|AR[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[10]~32 .lut_mask = 16'hCCE2;
defparam \inst13|AR[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \inst13|AR[10]~33 (
// Equation(s):
// \inst13|AR[10]~33_combout  = (\IR|q [11] & ((\inst13|AR[10]~32_combout  & (\inst13|r[3][10]~q )) # (!\inst13|AR[10]~32_combout  & ((\inst13|r[1][10]~q ))))) # (!\IR|q [11] & (((\inst13|AR[10]~32_combout ))))

	.dataa(\inst13|r[3][10]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][10]~q ),
	.datad(\inst13|AR[10]~32_combout ),
	.cin(gnd),
	.combout(\inst13|AR[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[10]~33 .lut_mask = 16'hBBC0;
defparam \inst13|AR[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \inst13|AR[10]~34 (
// Equation(s):
// \inst13|AR[10]~34_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[10]~31_combout )) # (!\IR|q [13] & ((\inst13|AR[10]~33_combout )))))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[10]~31_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|AR[10]~33_combout ),
	.cin(gnd),
	.combout(\inst13|AR[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[10]~34 .lut_mask = 16'h4540;
defparam \inst13|AR[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \inst13|AR[10]~35 (
// Equation(s):
// \inst13|AR[10]~35_combout  = (\inst13|AR[10]~34_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[10]~8_combout ))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(gnd),
	.datac(\multiplexer_memToReg|out[10]~8_combout ),
	.datad(\inst13|AR[10]~34_combout ),
	.cin(gnd),
	.combout(\inst13|AR[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[10]~35 .lut_mask = 16'hFFA0;
defparam \inst13|AR[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \AR|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[10] .is_wysiwyg = "true";
defparam \AR|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \multiplexer_fwda10_11|out[10]~11 (
// Equation(s):
// \multiplexer_fwda10_11|out[10]~11_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [10])))) # (!\FwdAFwdB_IDEX|q [3] & (!\FwdAFwdB_IDEX|q [2] & ((\AR|q [10]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\DR_EXMEM|q [10]),
	.datac(\AR|q [10]),
	.datad(\FwdAFwdB_IDEX|q [3]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[10]~11 .lut_mask = 16'hCC50;
defparam \multiplexer_fwda10_11|out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \multiplexer_fwda10_11|out[10]~12 (
// Equation(s):
// \multiplexer_fwda10_11|out[10]~12_combout  = (\multiplexer_fwda10_11|out[10]~11_combout ) # ((\multiplexer_memToReg|out[10]~8_combout  & (!\FwdAFwdB_IDEX|q [3] & \FwdAFwdB_IDEX|q [2])))

	.dataa(\multiplexer_memToReg|out[10]~8_combout ),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\multiplexer_fwda10_11|out[10]~11_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[10]~12 .lut_mask = 16'hFF20;
defparam \multiplexer_fwda10_11|out[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[10]~12 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[10]~12_combout  = (\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[10]~12_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [7])))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(\multiplexer_fwda10_11|out[10]~12_combout ),
	.datac(gnd),
	.datad(\signExtendedD_IDEX|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[10]~12 .lut_mask = 16'hDD88;
defparam \multiplexer_ALUSrcAR|out[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \inst19|Mux8~1 (
// Equation(s):
// \inst19|Mux8~1_combout  = (\inst19|Mux5~2_combout  & (((\multiplexer_ALUSrcAR|out[11]~15_combout  & \inst19|Mux5~1_combout )))) # (!\inst19|Mux5~2_combout  & ((\inst19|Add2~22_combout ) # ((!\inst19|Mux5~1_combout ))))

	.dataa(\inst19|Add2~22_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.datad(\inst19|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux8~1 .lut_mask = 16'hE233;
defparam \inst19|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \inst19|Mux8~2 (
// Equation(s):
// \inst19|Mux8~2_combout  = (\inst19|Mux5~4_combout  & (((\inst19|Mux8~1_combout )))) # (!\inst19|Mux5~4_combout  & ((\multiplexer_ALUSrcAR|out[11]~15_combout  & ((\multiplexer_fwdb10_11|out[11]~21_combout ) # (!\inst19|Mux8~1_combout ))) # 
// (!\multiplexer_ALUSrcAR|out[11]~15_combout  & (\multiplexer_fwdb10_11|out[11]~21_combout  & !\inst19|Mux8~1_combout ))))

	.dataa(\inst19|Mux5~4_combout ),
	.datab(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.datac(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.datad(\inst19|Mux8~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux8~2 .lut_mask = 16'hEA54;
defparam \inst19|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \inst19|Mux8~0 (
// Equation(s):
// \inst19|Mux8~0_combout  = (\inst20|ALUOp_EX [2] & (\multiplexer_ALUSrcAR|out[11]~15_combout  $ ((\multiplexer_fwdb10_11|out[11]~21_combout )))) # (!\inst20|ALUOp_EX [2] & (((\inst19|Add1~22_combout ))))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.datac(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.datad(\inst19|Add1~22_combout ),
	.cin(gnd),
	.combout(\inst19|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux8~0 .lut_mask = 16'h7D28;
defparam \inst19|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \inst19|Mux8~3 (
// Equation(s):
// \inst19|Mux8~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux8~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux8~2_combout ))))

	.dataa(\inst19|Mux8~2_combout ),
	.datab(\inst19|Mux8~0_combout ),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux8~3 .lut_mask = 16'h0C0A;
defparam \inst19|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \shifter_inst|ShiftRight0~20 (
// Equation(s):
// \shifter_inst|ShiftRight0~20_combout  = (\signExtendedD_IDEX|q [3] & (\multiplexer_fwdb10_11|out[15]~27_combout )) # (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\multiplexer_fwdb10_11|out[15]~27_combout )) # (!\signExtendedD_IDEX|q [2] & 
// ((\shifter_inst|ShiftRight0~10_combout )))))

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~20 .lut_mask = 16'hCDC8;
defparam \shifter_inst|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~63 (
// Equation(s):
// \shifter_inst|ShiftLeft1~63_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~30_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~28_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~28_combout ),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~63_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~63 .lut_mask = 16'h0E02;
defparam \shifter_inst|ShiftLeft1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~73 (
// Equation(s):
// \shifter_inst|ShiftLeft1~73_combout  = (\shifter_inst|ShiftLeft1~63_combout ) # ((\shifter_inst|ShiftRight1~60_combout  & ((\shifter_inst|ShiftLeft0~24_combout ) # (\shifter_inst|ShiftLeft0~25_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~24_combout ),
	.datab(\shifter_inst|ShiftLeft0~25_combout ),
	.datac(\shifter_inst|ShiftLeft1~63_combout ),
	.datad(\shifter_inst|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~73_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~73 .lut_mask = 16'hFEF0;
defparam \shifter_inst|ShiftLeft1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \shifter_inst|ShiftRight1~47 (
// Equation(s):
// \shifter_inst|ShiftRight1~47_combout  = (\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~43_combout  & (\multiplexer_fwdb10_11|out[15]~27_combout ))) # (!\signExtendedD_IDEX|q [2] & (((\shifter_inst|ShiftRight0~10_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft1~43_combout ),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\shifter_inst|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~47 .lut_mask = 16'hD580;
defparam \shifter_inst|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \shifter_inst|ShiftRight1~49 (
// Equation(s):
// \shifter_inst|ShiftRight1~49_combout  = (!\signExtendedD_IDEX|q [3] & \shifter_inst|ShiftRight1~47_combout )

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\shifter_inst|ShiftRight1~47_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~49 .lut_mask = 16'h5500;
defparam \shifter_inst|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~33 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~33_combout  = (\inst20|ALUOp_EX [1] & (((\inst20|ALUOp_EX [0]) # (\shifter_inst|ShiftRight1~49_combout )))) # (!\inst20|ALUOp_EX [1] & (\shifter_inst|ShiftLeft1~73_combout  & (!\inst20|ALUOp_EX [0])))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\shifter_inst|ShiftLeft1~73_combout ),
	.datac(\inst20|ALUOp_EX [0]),
	.datad(\shifter_inst|ShiftRight1~49_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~33 .lut_mask = 16'hAEA4;
defparam \multiplexer_DRSrc|out[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~34 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~34_combout  = (\inst20|ALUOp_EX [0] & ((\multiplexer_DRSrc|out[11]~33_combout  & (\shifter_inst|ShiftRight0~20_combout )) # (!\multiplexer_DRSrc|out[11]~33_combout  & ((\shifter_inst|ShiftLeft0~40_combout ))))) # 
// (!\inst20|ALUOp_EX [0] & (((\multiplexer_DRSrc|out[11]~33_combout ))))

	.dataa(\shifter_inst|ShiftRight0~20_combout ),
	.datab(\shifter_inst|ShiftLeft0~40_combout ),
	.datac(\inst20|ALUOp_EX [0]),
	.datad(\multiplexer_DRSrc|out[11]~33_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~34 .lut_mask = 16'hAFC0;
defparam \multiplexer_DRSrc|out[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~35 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~35_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & ((\multiplexer_DRSrc|out[11]~34_combout ))) # (!\inst20|DRSrc_EX~q  & (\inst19|Mux8~3_combout ))))

	.dataa(\inst20|DRSrc_EX~q ),
	.datab(\inst19|Mux8~3_combout ),
	.datac(\DR_EXMEM|q[1]~0_combout ),
	.datad(\multiplexer_DRSrc|out[11]~34_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~35 .lut_mask = 16'h0E04;
defparam \multiplexer_DRSrc|out[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \DR_EXMEM|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[11] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \DR_MEMWB|q~11 (
// Equation(s):
// \DR_MEMWB|q~11_combout  = (\DR_EXMEM|q [11] & \reset2~q )

	.dataa(\DR_EXMEM|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\DR_MEMWB|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~11 .lut_mask = 16'hAA00;
defparam \DR_MEMWB|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \DR_MEMWB|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[11] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \inst13|r~12 (
// Equation(s):
// \inst13|r~12_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [11])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [11])))))

	.dataa(\reset2~q ),
	.datab(\MDR_register|q [11]),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\DR_MEMWB|q [11]),
	.cin(gnd),
	.combout(\inst13|r~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~12 .lut_mask = 16'h8A80;
defparam \inst13|r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \inst13|r[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][11] .is_wysiwyg = "true";
defparam \inst13|r[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \inst13|r[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][11] .is_wysiwyg = "true";
defparam \inst13|r[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \inst13|r[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][11] .is_wysiwyg = "true";
defparam \inst13|r[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \inst13|r[0][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][11] .is_wysiwyg = "true";
defparam \inst13|r[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \inst13|BR[11]~26 (
// Equation(s):
// \inst13|BR[11]~26_combout  = (\IR|q [8] & ((\inst13|r[1][11]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][11]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[1][11]~q ),
	.datac(\inst13|r[0][11]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[11]~26 .lut_mask = 16'hAAD8;
defparam \inst13|BR[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \inst13|BR[11]~27 (
// Equation(s):
// \inst13|BR[11]~27_combout  = (\IR|q [9] & ((\inst13|BR[11]~26_combout  & (\inst13|r[3][11]~q )) # (!\inst13|BR[11]~26_combout  & ((\inst13|r[2][11]~q ))))) # (!\IR|q [9] & (((\inst13|BR[11]~26_combout ))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[3][11]~q ),
	.datac(\inst13|r[2][11]~q ),
	.datad(\inst13|BR[11]~26_combout ),
	.cin(gnd),
	.combout(\inst13|BR[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[11]~27 .lut_mask = 16'hDDA0;
defparam \inst13|BR[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N23
dffeas \inst13|r[5][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][11] .is_wysiwyg = "true";
defparam \inst13|r[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \inst13|r[7][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][11] .is_wysiwyg = "true";
defparam \inst13|r[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N13
dffeas \inst13|r[6][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][11] .is_wysiwyg = "true";
defparam \inst13|r[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \inst13|r[4][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][11] .is_wysiwyg = "true";
defparam \inst13|r[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneive_lcell_comb \inst13|BR[11]~24 (
// Equation(s):
// \inst13|BR[11]~24_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][11]~q )) # (!\IR|q [9] & ((\inst13|r[4][11]~q )))))

	.dataa(\inst13|r[6][11]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][11]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[11]~24 .lut_mask = 16'hEE30;
defparam \inst13|BR[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \inst13|BR[11]~25 (
// Equation(s):
// \inst13|BR[11]~25_combout  = (\IR|q [8] & ((\inst13|BR[11]~24_combout  & ((\inst13|r[7][11]~q ))) # (!\inst13|BR[11]~24_combout  & (\inst13|r[5][11]~q )))) # (!\IR|q [8] & (((\inst13|BR[11]~24_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[5][11]~q ),
	.datac(\inst13|r[7][11]~q ),
	.datad(\inst13|BR[11]~24_combout ),
	.cin(gnd),
	.combout(\inst13|BR[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[11]~25 .lut_mask = 16'hF588;
defparam \inst13|BR[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \inst13|BR[11]~28 (
// Equation(s):
// \inst13|BR[11]~28_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[11]~25_combout ))) # (!\IR|q [10] & (\inst13|BR[11]~27_combout ))))

	.dataa(\IR|q [10]),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[11]~27_combout ),
	.datad(\inst13|BR[11]~25_combout ),
	.cin(gnd),
	.combout(\inst13|BR[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[11]~28 .lut_mask = 16'h3210;
defparam \inst13|BR[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \inst13|BR[11]~29 (
// Equation(s):
// \inst13|BR[11]~29_combout  = (\inst13|BR[11]~28_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[11]~11_combout ))

	.dataa(gnd),
	.datab(\inst13|BR[11]~28_combout ),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\multiplexer_memToReg|out[11]~11_combout ),
	.cin(gnd),
	.combout(\inst13|BR[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[11]~29 .lut_mask = 16'hFCCC;
defparam \inst13|BR[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \BR|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[11]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[11] .is_wysiwyg = "true";
defparam \BR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[11]~20 (
// Equation(s):
// \multiplexer_fwdb10_11|out[11]~20_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [11])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & (\BR|q [11])))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\BR|q [11]),
	.datad(\DR_EXMEM|q [11]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[11]~20 .lut_mask = 16'hDC10;
defparam \multiplexer_fwdb10_11|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[11]~21 (
// Equation(s):
// \multiplexer_fwdb10_11|out[11]~21_combout  = (\multiplexer_fwdb10_11|out[11]~20_combout ) # ((\FwdAFwdB_IDEX|q [0] & (!\FwdAFwdB_IDEX|q [1] & \multiplexer_memToReg|out[11]~11_combout )))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[11]~20_combout ),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\multiplexer_memToReg|out[11]~11_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[11]~21 .lut_mask = 16'hCECC;
defparam \multiplexer_fwdb10_11|out[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~26 (
// Equation(s):
// \shifter_inst|ShiftLeft1~26_combout  = (\signExtendedD_IDEX|q [0] & (!\signExtendedD_IDEX|q [1] & \multiplexer_fwdb10_11|out[11]~21_combout ))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~26 .lut_mask = 16'h0A00;
defparam \shifter_inst|ShiftLeft1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \shifter_inst|ShiftRight0~1 (
// Equation(s):
// \shifter_inst|ShiftRight0~1_combout  = (\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[13]~29_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[12]~23_combout ))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~1 .lut_mask = 16'hE040;
defparam \shifter_inst|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight0~2 (
// Equation(s):
// \shifter_inst|ShiftRight0~2_combout  = (\shifter_inst|ShiftLeft1~26_combout ) # ((\shifter_inst|ShiftRight0~1_combout ) # ((\shifter_inst|ShiftLeft1~43_combout  & \multiplexer_fwdb10_11|out[10]~19_combout )))

	.dataa(\shifter_inst|ShiftLeft1~43_combout ),
	.datab(\shifter_inst|ShiftLeft1~26_combout ),
	.datac(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datad(\shifter_inst|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~2 .lut_mask = 16'hFFEC;
defparam \shifter_inst|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight0~3 (
// Equation(s):
// \shifter_inst|ShiftRight0~3_combout  = (!\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[8]~15_combout )) # (!\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[6]~11_combout )))))

	.dataa(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~3 .lut_mask = 16'h0A0C;
defparam \shifter_inst|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \shifter_inst|ShiftRight0~5 (
// Equation(s):
// \shifter_inst|ShiftRight0~5_combout  = (\shifter_inst|ShiftRight0~3_combout ) # ((\shifter_inst|ShiftRight0~4_combout  & \signExtendedD_IDEX|q [0]))

	.dataa(\shifter_inst|ShiftRight0~4_combout ),
	.datab(\shifter_inst|ShiftRight0~3_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~5 .lut_mask = 16'hECEC;
defparam \shifter_inst|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \shifter_inst|ShiftRight0~14 (
// Equation(s):
// \shifter_inst|ShiftRight0~14_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight0~2_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight0~5_combout )))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight0~2_combout ),
	.datac(\shifter_inst|ShiftRight0~5_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~14 .lut_mask = 16'h00D8;
defparam \shifter_inst|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \shifter_inst|ShiftRight0~15 (
// Equation(s):
// \shifter_inst|ShiftRight0~15_combout  = (\signExtendedD_IDEX|q [2] & (((\multiplexer_fwdb10_11|out[15]~27_combout )))) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~39_combout ) # ((\signExtendedD_IDEX|q [1] & 
// \multiplexer_fwdb10_11|out[15]~27_combout ))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\shifter_inst|ShiftRight1~39_combout ),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~15 .lut_mask = 16'hF0EC;
defparam \shifter_inst|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \shifter_inst|ShiftRight0~16 (
// Equation(s):
// \shifter_inst|ShiftRight0~16_combout  = (\shifter_inst|ShiftRight0~14_combout ) # ((\shifter_inst|ShiftRight0~15_combout  & \signExtendedD_IDEX|q [3]))

	.dataa(\shifter_inst|ShiftRight0~14_combout ),
	.datab(\shifter_inst|ShiftRight0~15_combout ),
	.datac(gnd),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~16 .lut_mask = 16'hEEAA;
defparam \shifter_inst|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~20 (
// Equation(s):
// \shifter_inst|ShiftLeft0~20_combout  = (\signExtendedD_IDEX|q [3] & (((\shifter_inst|ShiftLeft0~16_combout ) # (!\signExtendedD_IDEX|q [2])))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft0~13_combout  & ((\signExtendedD_IDEX|q [2]))))

	.dataa(\shifter_inst|ShiftLeft0~13_combout ),
	.datab(\shifter_inst|ShiftLeft0~16_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~20 .lut_mask = 16'hCAF0;
defparam \shifter_inst|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~21 (
// Equation(s):
// \shifter_inst|ShiftLeft0~21_combout  = (\shifter_inst|ShiftLeft0~20_combout  & ((\shifter_inst|ShiftLeft0~7_combout ) # ((\signExtendedD_IDEX|q [2])))) # (!\shifter_inst|ShiftLeft0~20_combout  & (((\shifter_inst|ShiftLeft0~10_combout  & 
// !\signExtendedD_IDEX|q [2]))))

	.dataa(\shifter_inst|ShiftLeft0~7_combout ),
	.datab(\shifter_inst|ShiftLeft0~10_combout ),
	.datac(\shifter_inst|ShiftLeft0~20_combout ),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~21 .lut_mask = 16'hF0AC;
defparam \shifter_inst|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~65 (
// Equation(s):
// \shifter_inst|ShiftLeft1~65_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft1~67_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~10_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft0~10_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft1~67_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~65_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~65 .lut_mask = 16'h0E04;
defparam \shifter_inst|ShiftLeft1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~12 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~12_combout  = (\inst20|ALUOp_EX [1] & (((\inst20|ALUOp_EX [0])))) # (!\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft0~21_combout )) # (!\inst20|ALUOp_EX [0] & ((\shifter_inst|ShiftLeft1~65_combout )))))

	.dataa(\shifter_inst|ShiftLeft0~21_combout ),
	.datab(\inst20|ALUOp_EX [1]),
	.datac(\inst20|ALUOp_EX [0]),
	.datad(\shifter_inst|ShiftLeft1~65_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~12 .lut_mask = 16'hE3E0;
defparam \multiplexer_DRSrc|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \shifter_inst|ShiftRight1~51 (
// Equation(s):
// \shifter_inst|ShiftRight1~51_combout  = (\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight0~2_combout  & ((!\signExtendedD_IDEX|q [3])))) # (!\signExtendedD_IDEX|q [2] & (((\shifter_inst|ShiftRight1~39_combout  & \signExtendedD_IDEX|q [3]))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight0~2_combout ),
	.datac(\shifter_inst|ShiftRight1~39_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~51 .lut_mask = 16'h5088;
defparam \shifter_inst|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \shifter_inst|ShiftRight1~65 (
// Equation(s):
// \shifter_inst|ShiftRight1~65_combout  = (\shifter_inst|ShiftRight1~51_combout ) # ((!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight0~5_combout  & !\signExtendedD_IDEX|q [3])))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~51_combout ),
	.datac(\shifter_inst|ShiftRight0~5_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~65_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~65 .lut_mask = 16'hCCDC;
defparam \shifter_inst|ShiftRight1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~13 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~13_combout  = (\multiplexer_DRSrc|out[6]~12_combout  & ((\shifter_inst|ShiftRight0~16_combout ) # ((!\inst20|ALUOp_EX [1])))) # (!\multiplexer_DRSrc|out[6]~12_combout  & (((\shifter_inst|ShiftRight1~65_combout  & \inst20|ALUOp_EX 
// [1]))))

	.dataa(\shifter_inst|ShiftRight0~16_combout ),
	.datab(\multiplexer_DRSrc|out[6]~12_combout ),
	.datac(\shifter_inst|ShiftRight1~65_combout ),
	.datad(\inst20|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~13 .lut_mask = 16'hB8CC;
defparam \multiplexer_DRSrc|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \inst19|Mux13~1 (
// Equation(s):
// \inst19|Mux13~1_combout  = (\inst19|Mux5~2_combout  & (\multiplexer_ALUSrcAR|out[6]~7_combout  & (\inst19|Mux5~1_combout ))) # (!\inst19|Mux5~2_combout  & (((\inst19|Add2~12_combout ) # (!\inst19|Mux5~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\inst19|Mux5~1_combout ),
	.datad(\inst19|Add2~12_combout ),
	.cin(gnd),
	.combout(\inst19|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux13~1 .lut_mask = 16'hB383;
defparam \inst19|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \inst19|Mux13~2 (
// Equation(s):
// \inst19|Mux13~2_combout  = (\inst19|Mux5~4_combout  & (((\inst19|Mux13~1_combout )))) # (!\inst19|Mux5~4_combout  & ((\multiplexer_ALUSrcAR|out[6]~7_combout  & ((\multiplexer_fwdb10_11|out[6]~11_combout ) # (!\inst19|Mux13~1_combout ))) # 
// (!\multiplexer_ALUSrcAR|out[6]~7_combout  & (\multiplexer_fwdb10_11|out[6]~11_combout  & !\inst19|Mux13~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(\inst19|Mux5~4_combout ),
	.datad(\inst19|Mux13~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux13~2 .lut_mask = 16'hF80E;
defparam \inst19|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \inst19|Mux13~0 (
// Equation(s):
// \inst19|Mux13~0_combout  = (\inst20|ALUOp_EX [2] & ((\multiplexer_fwdb10_11|out[6]~11_combout  $ (\multiplexer_ALUSrcAR|out[6]~7_combout )))) # (!\inst20|ALUOp_EX [2] & (\inst19|Add1~12_combout ))

	.dataa(\inst19|Add1~12_combout ),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(\inst20|ALUOp_EX [2]),
	.datad(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.cin(gnd),
	.combout(\inst19|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux13~0 .lut_mask = 16'h3ACA;
defparam \inst19|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \inst19|Mux13~3 (
// Equation(s):
// \inst19|Mux13~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux13~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux13~2_combout ))))

	.dataa(\inst19|Mux13~2_combout ),
	.datab(\inst19|Mux1~0_combout ),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst19|Mux13~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux13~3 .lut_mask = 16'h0E02;
defparam \inst19|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~14 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~14_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & (\multiplexer_DRSrc|out[6]~13_combout )) # (!\inst20|DRSrc_EX~q  & ((\inst19|Mux13~3_combout )))))

	.dataa(\DR_EXMEM|q[1]~0_combout ),
	.datab(\multiplexer_DRSrc|out[6]~13_combout ),
	.datac(\inst19|Mux13~3_combout ),
	.datad(\inst20|DRSrc_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~14 .lut_mask = 16'h4450;
defparam \multiplexer_DRSrc|out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \DR_EXMEM|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[6] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N22
cycloneive_io_ibuf \externalInput[5]~input (
	.i(externalInput[5]),
	.ibar(gnd),
	.o(\externalInput[5]~input_o ));
// synopsys translate_off
defparam \externalInput[5]~input .bus_hold = "false";
defparam \externalInput[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneive_lcell_comb \MDR_register|q~5 (
// Equation(s):
// \MDR_register|q~5_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[5]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [5]))

	.dataa(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(gnd),
	.datac(\externalInput[5]~input_o ),
	.datad(\inst22|inputEnable_MEM~q ),
	.cin(gnd),
	.combout(\MDR_register|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~5 .lut_mask = 16'h0FAA;
defparam \MDR_register|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N29
dffeas \MDR_register|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[5] .is_wysiwyg = "true";
defparam \MDR_register|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneive_lcell_comb \multiplexer_memToReg|out[5]~5 (
// Equation(s):
// \multiplexer_memToReg|out[5]~5_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [5]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [5]))

	.dataa(\inst21|memToReg_WB~q ),
	.datab(gnd),
	.datac(\DR_MEMWB|q [5]),
	.datad(\MDR_register|q [5]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[5]~5 .lut_mask = 16'hFA50;
defparam \multiplexer_memToReg|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \inst13|AR[5]~60 (
// Equation(s):
// \inst13|AR[5]~60_combout  = (\IR|q [11] & (((\inst13|r[5][5]~q ) # (\IR|q [12])))) # (!\IR|q [11] & (\inst13|r[4][5]~q  & ((!\IR|q [12]))))

	.dataa(\inst13|r[4][5]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][5]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[5]~60 .lut_mask = 16'hCCE2;
defparam \inst13|AR[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \inst13|AR[5]~61 (
// Equation(s):
// \inst13|AR[5]~61_combout  = (\inst13|AR[5]~60_combout  & (((\inst13|r[7][5]~q )) # (!\IR|q [12]))) # (!\inst13|AR[5]~60_combout  & (\IR|q [12] & (\inst13|r[6][5]~q )))

	.dataa(\inst13|AR[5]~60_combout ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][5]~q ),
	.datad(\inst13|r[7][5]~q ),
	.cin(gnd),
	.combout(\inst13|AR[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[5]~61 .lut_mask = 16'hEA62;
defparam \inst13|AR[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \inst13|AR[5]~62 (
// Equation(s):
// \inst13|AR[5]~62_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & ((\inst13|r[2][5]~q ))) # (!\IR|q [12] & (\inst13|r[0][5]~q ))))

	.dataa(\inst13|r[0][5]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[2][5]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[5]~62 .lut_mask = 16'hFC22;
defparam \inst13|AR[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \inst13|AR[5]~63 (
// Equation(s):
// \inst13|AR[5]~63_combout  = (\IR|q [11] & ((\inst13|AR[5]~62_combout  & (\inst13|r[3][5]~q )) # (!\inst13|AR[5]~62_combout  & ((\inst13|r[1][5]~q ))))) # (!\IR|q [11] & (((\inst13|AR[5]~62_combout ))))

	.dataa(\inst13|r[3][5]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][5]~q ),
	.datad(\inst13|AR[5]~62_combout ),
	.cin(gnd),
	.combout(\inst13|AR[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[5]~63 .lut_mask = 16'hBBC0;
defparam \inst13|AR[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \inst13|AR[5]~64 (
// Equation(s):
// \inst13|AR[5]~64_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[5]~61_combout )) # (!\IR|q [13] & ((\inst13|AR[5]~63_combout )))))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[5]~61_combout ),
	.datac(\inst13|AR[5]~63_combout ),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|AR[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[5]~64 .lut_mask = 16'h4450;
defparam \inst13|AR[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneive_lcell_comb \inst13|AR[5]~65 (
// Equation(s):
// \inst13|AR[5]~65_combout  = (\inst13|AR[5]~64_combout ) # ((\multiplexer_memToReg|out[5]~5_combout  & \inst13|READ_REG~1_combout ))

	.dataa(\multiplexer_memToReg|out[5]~5_combout ),
	.datab(gnd),
	.datac(\inst13|READ_REG~1_combout ),
	.datad(\inst13|AR[5]~64_combout ),
	.cin(gnd),
	.combout(\inst13|AR[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[5]~65 .lut_mask = 16'hFFA0;
defparam \inst13|AR[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N17
dffeas \AR|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[5]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[5] .is_wysiwyg = "true";
defparam \AR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneive_lcell_comb \multiplexer_fwda10_11|out[5]~6 (
// Equation(s):
// \multiplexer_fwda10_11|out[5]~6_combout  = (\FwdAFwdB_IDEX|q [3] & (\DR_EXMEM|q [5])) # (!\FwdAFwdB_IDEX|q [3] & (((!\FwdAFwdB_IDEX|q [2] & \AR|q [5]))))

	.dataa(\DR_EXMEM|q [5]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\AR|q [5]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[5]~6 .lut_mask = 16'h8B88;
defparam \multiplexer_fwda10_11|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneive_lcell_comb \multiplexer_fwda10_11|out[5]~7 (
// Equation(s):
// \multiplexer_fwda10_11|out[5]~7_combout  = (\multiplexer_fwda10_11|out[5]~6_combout ) # ((\FwdAFwdB_IDEX|q [2] & (!\FwdAFwdB_IDEX|q [3] & \multiplexer_memToReg|out[5]~5_combout )))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\multiplexer_memToReg|out[5]~5_combout ),
	.datad(\multiplexer_fwda10_11|out[5]~6_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[5]~7 .lut_mask = 16'hFF20;
defparam \multiplexer_fwda10_11|out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N7
dffeas \signExtendedD_IDEX|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signExtendedD_IDEX|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \signExtendedD_IDEX|q[5] .is_wysiwyg = "true";
defparam \signExtendedD_IDEX|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[5]~8 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[5]~8_combout  = (\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[5]~7_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [5])))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(\multiplexer_fwda10_11|out[5]~7_combout ),
	.datac(\signExtendedD_IDEX|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[5]~8 .lut_mask = 16'hD8D8;
defparam \multiplexer_ALUSrcAR|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \inst19|Mux14~1 (
// Equation(s):
// \inst19|Mux14~1_combout  = (\inst19|Mux5~2_combout  & (((\multiplexer_ALUSrcAR|out[5]~8_combout  & \inst19|Mux5~1_combout )))) # (!\inst19|Mux5~2_combout  & ((\inst19|Add2~10_combout ) # ((!\inst19|Mux5~1_combout ))))

	.dataa(\inst19|Add2~10_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.datad(\inst19|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux14~1 .lut_mask = 16'hE233;
defparam \inst19|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \inst19|Mux14~2 (
// Equation(s):
// \inst19|Mux14~2_combout  = (\inst19|Mux5~4_combout  & (((\inst19|Mux14~1_combout )))) # (!\inst19|Mux5~4_combout  & ((\multiplexer_ALUSrcAR|out[5]~8_combout  & ((\multiplexer_fwdb10_11|out[5]~9_combout ) # (!\inst19|Mux14~1_combout ))) # 
// (!\multiplexer_ALUSrcAR|out[5]~8_combout  & (\multiplexer_fwdb10_11|out[5]~9_combout  & !\inst19|Mux14~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.datab(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datac(\inst19|Mux5~4_combout ),
	.datad(\inst19|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux14~2 .lut_mask = 16'hF80E;
defparam \inst19|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \inst19|Mux14~0 (
// Equation(s):
// \inst19|Mux14~0_combout  = (\inst20|ALUOp_EX [2] & (\multiplexer_ALUSrcAR|out[5]~8_combout  $ ((\multiplexer_fwdb10_11|out[5]~9_combout )))) # (!\inst20|ALUOp_EX [2] & (((\inst19|Add1~10_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.datab(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datac(\inst19|Add1~10_combout ),
	.datad(\inst20|ALUOp_EX [2]),
	.cin(gnd),
	.combout(\inst19|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux14~0 .lut_mask = 16'h66F0;
defparam \inst19|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \inst19|Mux14~3 (
// Equation(s):
// \inst19|Mux14~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux14~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux14~2_combout ))))

	.dataa(\inst19|Mux14~2_combout ),
	.datab(\inst19|Mux14~0_combout ),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux14~3 .lut_mask = 16'h0C0A;
defparam \inst19|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~45 (
// Equation(s):
// \shifter_inst|ShiftLeft0~45_combout  = (\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~23_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft1~37_combout )))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\signExtendedD_IDEX|q [3]),
	.datac(\shifter_inst|ShiftLeft1~23_combout ),
	.datad(\shifter_inst|ShiftLeft1~37_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~45 .lut_mask = 16'hC480;
defparam \shifter_inst|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~47 (
// Equation(s):
// \shifter_inst|ShiftLeft0~47_combout  = (\signExtendedD_IDEX|q [2] & (((\shifter_inst|ShiftLeft1~41_combout ) # (\shifter_inst|ShiftLeft0~46_combout )))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~40_combout ))

	.dataa(\shifter_inst|ShiftLeft1~40_combout ),
	.datab(\shifter_inst|ShiftLeft1~41_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~47 .lut_mask = 16'hFACA;
defparam \shifter_inst|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~48 (
// Equation(s):
// \shifter_inst|ShiftLeft0~48_combout  = (\shifter_inst|ShiftLeft0~45_combout ) # ((!\signExtendedD_IDEX|q [3] & \shifter_inst|ShiftLeft0~47_combout ))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~45_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~48 .lut_mask = 16'hCFCC;
defparam \shifter_inst|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~52 (
// Equation(s):
// \shifter_inst|ShiftLeft1~52_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~41_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft1~40_combout )))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft1~41_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft1~40_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~52_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~52 .lut_mask = 16'h0D08;
defparam \shifter_inst|ShiftLeft1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~15 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~15_combout  = (\inst20|ALUOp_EX [0] & ((\shifter_inst|ShiftLeft0~48_combout ) # ((\inst20|ALUOp_EX [1])))) # (!\inst20|ALUOp_EX [0] & (((!\inst20|ALUOp_EX [1] & \shifter_inst|ShiftLeft1~52_combout ))))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\shifter_inst|ShiftLeft0~48_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\shifter_inst|ShiftLeft1~52_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~15 .lut_mask = 16'hADA8;
defparam \multiplexer_DRSrc|out[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \shifter_inst|ShiftRight1~34 (
// Equation(s):
// \shifter_inst|ShiftRight1~34_combout  = (\multiplexer_fwdb10_11|out[6]~11_combout  & (\signExtendedD_IDEX|q [0] & !\signExtendedD_IDEX|q [1]))

	.dataa(gnd),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~34 .lut_mask = 16'h00C0;
defparam \shifter_inst|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \shifter_inst|ShiftRight1~35 (
// Equation(s):
// \shifter_inst|ShiftRight1~35_combout  = (\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[8]~15_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[7]~13_combout )))))

	.dataa(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datab(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~35 .lut_mask = 16'hAC00;
defparam \shifter_inst|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \shifter_inst|ShiftRight1~36 (
// Equation(s):
// \shifter_inst|ShiftRight1~36_combout  = (\shifter_inst|ShiftRight1~34_combout ) # ((\shifter_inst|ShiftRight1~35_combout ) # ((\shifter_inst|ShiftLeft1~43_combout  & \multiplexer_fwdb10_11|out[5]~9_combout )))

	.dataa(\shifter_inst|ShiftLeft1~43_combout ),
	.datab(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datac(\shifter_inst|ShiftRight1~34_combout ),
	.datad(\shifter_inst|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~36 .lut_mask = 16'hFFF8;
defparam \shifter_inst|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \shifter_inst|ShiftRight0~22 (
// Equation(s):
// \shifter_inst|ShiftRight0~22_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~29_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~36_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~36_combout ),
	.datac(\shifter_inst|ShiftRight1~29_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~22 .lut_mask = 16'h00E4;
defparam \shifter_inst|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \shifter_inst|ShiftRight0~21 (
// Equation(s):
// \shifter_inst|ShiftRight0~21_combout  = (\signExtendedD_IDEX|q [2] & (((\multiplexer_fwdb10_11|out[15]~27_combout )))) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~27_combout ) # ((\multiplexer_fwdb10_11|out[15]~27_combout  & 
// \signExtendedD_IDEX|q [1]))))

	.dataa(\shifter_inst|ShiftRight1~27_combout ),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~21 .lut_mask = 16'hCCEA;
defparam \shifter_inst|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight0~32 (
// Equation(s):
// \shifter_inst|ShiftRight0~32_combout  = (\shifter_inst|ShiftRight0~22_combout ) # ((\shifter_inst|ShiftRight0~21_combout  & \signExtendedD_IDEX|q [3]))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight0~22_combout ),
	.datac(\shifter_inst|ShiftRight0~21_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~32 .lut_mask = 16'hFCCC;
defparam \shifter_inst|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \shifter_inst|ShiftRight1~50 (
// Equation(s):
// \shifter_inst|ShiftRight1~50_combout  = (\signExtendedD_IDEX|q [2] & (((\shifter_inst|ShiftRight1~29_combout  & !\signExtendedD_IDEX|q [3])))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~63_combout  & ((\signExtendedD_IDEX|q [3]))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~63_combout ),
	.datac(\shifter_inst|ShiftRight1~29_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~50 .lut_mask = 16'h44A0;
defparam \shifter_inst|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \shifter_inst|ShiftRight1~64 (
// Equation(s):
// \shifter_inst|ShiftRight1~64_combout  = (\shifter_inst|ShiftRight1~50_combout ) # ((!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~36_combout  & !\signExtendedD_IDEX|q [3])))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~50_combout ),
	.datac(\shifter_inst|ShiftRight1~36_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~64_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~64 .lut_mask = 16'hCCDC;
defparam \shifter_inst|ShiftRight1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~16 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~16_combout  = (\multiplexer_DRSrc|out[5]~15_combout  & (((\shifter_inst|ShiftRight0~32_combout )) # (!\inst20|ALUOp_EX [1]))) # (!\multiplexer_DRSrc|out[5]~15_combout  & (\inst20|ALUOp_EX [1] & 
// ((\shifter_inst|ShiftRight1~64_combout ))))

	.dataa(\multiplexer_DRSrc|out[5]~15_combout ),
	.datab(\inst20|ALUOp_EX [1]),
	.datac(\shifter_inst|ShiftRight0~32_combout ),
	.datad(\shifter_inst|ShiftRight1~64_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~16 .lut_mask = 16'hE6A2;
defparam \multiplexer_DRSrc|out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~17 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~17_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & ((\multiplexer_DRSrc|out[5]~16_combout ))) # (!\inst20|DRSrc_EX~q  & (\inst19|Mux14~3_combout ))))

	.dataa(\inst19|Mux14~3_combout ),
	.datab(\multiplexer_DRSrc|out[5]~16_combout ),
	.datac(\inst20|DRSrc_EX~q ),
	.datad(\DR_EXMEM|q[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~17 .lut_mask = 16'h00CA;
defparam \multiplexer_DRSrc|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \DR_EXMEM|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[5] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N22
cycloneive_io_ibuf \externalInput[3]~input (
	.i(externalInput[3]),
	.ibar(gnd),
	.o(\externalInput[3]~input_o ));
// synopsys translate_off
defparam \externalInput[3]~input .bus_hold = "false";
defparam \externalInput[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \MDR_register|q~3 (
// Equation(s):
// \MDR_register|q~3_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[3]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst22|inputEnable_MEM~q ),
	.datad(\externalInput[3]~input_o ),
	.cin(gnd),
	.combout(\MDR_register|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~3 .lut_mask = 16'h0CFC;
defparam \MDR_register|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \MDR_register|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[3] .is_wysiwyg = "true";
defparam \MDR_register|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \inst13|r~20 (
// Equation(s):
// \inst13|r~20_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & (\MDR_register|q [3])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [3])))))

	.dataa(\reset2~q ),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\MDR_register|q [3]),
	.datad(\DR_MEMWB|q [3]),
	.cin(gnd),
	.combout(\inst13|r~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~20 .lut_mask = 16'hA280;
defparam \inst13|r~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \inst13|r[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][3] .is_wysiwyg = "true";
defparam \inst13|r[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \inst13|AR[3]~72 (
// Equation(s):
// \inst13|AR[3]~72_combout  = (\IR|q [11] & ((\IR|q [12]) # ((\inst13|r[5][3]~q )))) # (!\IR|q [11] & (!\IR|q [12] & ((\inst13|r[4][3]~q ))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[5][3]~q ),
	.datad(\inst13|r[4][3]~q ),
	.cin(gnd),
	.combout(\inst13|AR[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[3]~72 .lut_mask = 16'hB9A8;
defparam \inst13|AR[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneive_lcell_comb \inst13|AR[3]~73 (
// Equation(s):
// \inst13|AR[3]~73_combout  = (\inst13|AR[3]~72_combout  & ((\inst13|r[7][3]~q ) # ((!\IR|q [12])))) # (!\inst13|AR[3]~72_combout  & (((\inst13|r[6][3]~q  & \IR|q [12]))))

	.dataa(\inst13|r[7][3]~q ),
	.datab(\inst13|AR[3]~72_combout ),
	.datac(\inst13|r[6][3]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[3]~73 .lut_mask = 16'hB8CC;
defparam \inst13|AR[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \inst13|AR[3]~74 (
// Equation(s):
// \inst13|AR[3]~74_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & ((\inst13|r[2][3]~q ))) # (!\IR|q [12] & (\inst13|r[0][3]~q ))))

	.dataa(\inst13|r[0][3]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[2][3]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[3]~74 .lut_mask = 16'hFC22;
defparam \inst13|AR[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \inst13|AR[3]~75 (
// Equation(s):
// \inst13|AR[3]~75_combout  = (\IR|q [11] & ((\inst13|AR[3]~74_combout  & ((\inst13|r[3][3]~q ))) # (!\inst13|AR[3]~74_combout  & (\inst13|r[1][3]~q )))) # (!\IR|q [11] & (\inst13|AR[3]~74_combout ))

	.dataa(\IR|q [11]),
	.datab(\inst13|AR[3]~74_combout ),
	.datac(\inst13|r[1][3]~q ),
	.datad(\inst13|r[3][3]~q ),
	.cin(gnd),
	.combout(\inst13|AR[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[3]~75 .lut_mask = 16'hEC64;
defparam \inst13|AR[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneive_lcell_comb \inst13|AR[3]~76 (
// Equation(s):
// \inst13|AR[3]~76_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[3]~73_combout )) # (!\IR|q [13] & ((\inst13|AR[3]~75_combout )))))

	.dataa(\inst13|AR[3]~73_combout ),
	.datab(\inst13|AR[3]~75_combout ),
	.datac(\inst13|READ_REG~1_combout ),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|AR[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[3]~76 .lut_mask = 16'h0A0C;
defparam \inst13|AR[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \inst13|AR[3]~77 (
// Equation(s):
// \inst13|AR[3]~77_combout  = (\inst13|AR[3]~76_combout ) # ((\multiplexer_memToReg|out[3]~3_combout  & \inst13|READ_REG~1_combout ))

	.dataa(gnd),
	.datab(\inst13|AR[3]~76_combout ),
	.datac(\multiplexer_memToReg|out[3]~3_combout ),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[3]~77 .lut_mask = 16'hFCCC;
defparam \inst13|AR[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \AR|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[3]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[3] .is_wysiwyg = "true";
defparam \AR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \multiplexer_fwda10_11|out[3]~4 (
// Equation(s):
// \multiplexer_fwda10_11|out[3]~4_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [3])))) # (!\FwdAFwdB_IDEX|q [3] & (\AR|q [3] & (!\FwdAFwdB_IDEX|q [2])))

	.dataa(\FwdAFwdB_IDEX|q [3]),
	.datab(\AR|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\DR_EXMEM|q [3]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[3]~4 .lut_mask = 16'hAE04;
defparam \multiplexer_fwda10_11|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \multiplexer_fwda10_11|out[3]~31 (
// Equation(s):
// \multiplexer_fwda10_11|out[3]~31_combout  = (\multiplexer_fwda10_11|out[3]~4_combout ) # ((!\FwdAFwdB_IDEX|q [3] & (\multiplexer_memToReg|out[3]~3_combout  & \FwdAFwdB_IDEX|q [2])))

	.dataa(\FwdAFwdB_IDEX|q [3]),
	.datab(\multiplexer_fwda10_11|out[3]~4_combout ),
	.datac(\multiplexer_memToReg|out[3]~3_combout ),
	.datad(\FwdAFwdB_IDEX|q [2]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[3]~31 .lut_mask = 16'hDCCC;
defparam \multiplexer_fwda10_11|out[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \AR_EXMEM|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_fwda10_11|out[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[3] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneive_lcell_comb \MDR_register|q~2 (
// Equation(s):
// \MDR_register|q~2_combout  = (\inst22|inputEnable_MEM~q  & (!\externalInput[4]~input_o )) # (!\inst22|inputEnable_MEM~q  & ((\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [4])))

	.dataa(\externalInput[4]~input_o ),
	.datab(gnd),
	.datac(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\inst22|inputEnable_MEM~q ),
	.cin(gnd),
	.combout(\MDR_register|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~2 .lut_mask = 16'h55F0;
defparam \MDR_register|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \MDR_register|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[4] .is_wysiwyg = "true";
defparam \MDR_register|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneive_lcell_comb \inst13|r~19 (
// Equation(s):
// \inst13|r~19_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & ((\MDR_register|q [4]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [4]))))

	.dataa(\DR_MEMWB|q [4]),
	.datab(\MDR_register|q [4]),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst13|r~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~19 .lut_mask = 16'hCA00;
defparam \inst13|r~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N31
dffeas \inst13|r[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][4] .is_wysiwyg = "true";
defparam \inst13|r[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \inst13|r[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][4] .is_wysiwyg = "true";
defparam \inst13|r[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \inst13|r[0][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][4] .is_wysiwyg = "true";
defparam \inst13|r[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N7
dffeas \inst13|r[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][4] .is_wysiwyg = "true";
defparam \inst13|r[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneive_lcell_comb \inst13|AR[4]~68 (
// Equation(s):
// \inst13|AR[4]~68_combout  = (\IR|q [12] & ((\IR|q [11]) # ((\inst13|r[2][4]~q )))) # (!\IR|q [12] & (!\IR|q [11] & (\inst13|r[0][4]~q )))

	.dataa(\IR|q [12]),
	.datab(\IR|q [11]),
	.datac(\inst13|r[0][4]~q ),
	.datad(\inst13|r[2][4]~q ),
	.cin(gnd),
	.combout(\inst13|AR[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[4]~68 .lut_mask = 16'hBA98;
defparam \inst13|AR[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneive_lcell_comb \inst13|AR[4]~69 (
// Equation(s):
// \inst13|AR[4]~69_combout  = (\IR|q [11] & ((\inst13|AR[4]~68_combout  & (\inst13|r[3][4]~q )) # (!\inst13|AR[4]~68_combout  & ((\inst13|r[1][4]~q ))))) # (!\IR|q [11] & (((\inst13|AR[4]~68_combout ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[3][4]~q ),
	.datac(\inst13|r[1][4]~q ),
	.datad(\inst13|AR[4]~68_combout ),
	.cin(gnd),
	.combout(\inst13|AR[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[4]~69 .lut_mask = 16'hDDA0;
defparam \inst13|AR[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \inst13|r[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][4] .is_wysiwyg = "true";
defparam \inst13|r[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \inst13|r[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][4] .is_wysiwyg = "true";
defparam \inst13|r[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \inst13|r[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][4] .is_wysiwyg = "true";
defparam \inst13|r[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \inst13|r[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][4] .is_wysiwyg = "true";
defparam \inst13|r[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneive_lcell_comb \inst13|AR[4]~66 (
// Equation(s):
// \inst13|AR[4]~66_combout  = (\IR|q [11] & ((\IR|q [12]) # ((\inst13|r[5][4]~q )))) # (!\IR|q [11] & (!\IR|q [12] & ((\inst13|r[4][4]~q ))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[5][4]~q ),
	.datad(\inst13|r[4][4]~q ),
	.cin(gnd),
	.combout(\inst13|AR[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[4]~66 .lut_mask = 16'hB9A8;
defparam \inst13|AR[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneive_lcell_comb \inst13|AR[4]~67 (
// Equation(s):
// \inst13|AR[4]~67_combout  = (\IR|q [12] & ((\inst13|AR[4]~66_combout  & (\inst13|r[7][4]~q )) # (!\inst13|AR[4]~66_combout  & ((\inst13|r[6][4]~q ))))) # (!\IR|q [12] & (((\inst13|AR[4]~66_combout ))))

	.dataa(\inst13|r[7][4]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][4]~q ),
	.datad(\inst13|AR[4]~66_combout ),
	.cin(gnd),
	.combout(\inst13|AR[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[4]~67 .lut_mask = 16'hBBC0;
defparam \inst13|AR[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneive_lcell_comb \inst13|AR[4]~70 (
// Equation(s):
// \inst13|AR[4]~70_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & ((\inst13|AR[4]~67_combout ))) # (!\IR|q [13] & (\inst13|AR[4]~69_combout ))))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[4]~69_combout ),
	.datac(\inst13|AR[4]~67_combout ),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|AR[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[4]~70 .lut_mask = 16'h5044;
defparam \inst13|AR[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneive_lcell_comb \inst13|AR[4]~71 (
// Equation(s):
// \inst13|AR[4]~71_combout  = (\inst13|AR[4]~70_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[4]~2_combout ))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[4]~70_combout ),
	.datac(\multiplexer_memToReg|out[4]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|AR[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[4]~71 .lut_mask = 16'hECEC;
defparam \inst13|AR[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N9
dffeas \AR|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[4]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[4] .is_wysiwyg = "true";
defparam \AR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneive_lcell_comb \multiplexer_fwda10_11|out[4]~3 (
// Equation(s):
// \multiplexer_fwda10_11|out[4]~3_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [4])))) # (!\FwdAFwdB_IDEX|q [3] & (!\FwdAFwdB_IDEX|q [2] & (\AR|q [4])))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\AR|q [4]),
	.datad(\DR_EXMEM|q [4]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[4]~3 .lut_mask = 16'hDC10;
defparam \multiplexer_fwda10_11|out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N21
dffeas \signExtendedD_IDEX|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signExtendedD_IDEX|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \signExtendedD_IDEX|q[4] .is_wysiwyg = "true";
defparam \signExtendedD_IDEX|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[4]~2 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[4]~2_combout  = (\inst20|ALUSrcAR_EX~q  & (!\FwdAFwdB_IDEX|q [3] & ((\FwdAFwdB_IDEX|q [2])))) # (!\inst20|ALUSrcAR_EX~q  & (((\signExtendedD_IDEX|q [4]))))

	.dataa(\inst20|ALUSrcAR_EX~q ),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\signExtendedD_IDEX|q [4]),
	.datad(\FwdAFwdB_IDEX|q [2]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[4]~2 .lut_mask = 16'h7250;
defparam \multiplexer_ALUSrcAR|out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[4]~3 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[4]~3_combout  = (\inst20|ALUSrcAR_EX~q  & ((\multiplexer_fwda10_11|out[4]~3_combout ) # ((\multiplexer_ALUSrcAR|out[4]~2_combout  & \multiplexer_memToReg|out[4]~2_combout )))) # (!\inst20|ALUSrcAR_EX~q  & 
// (((\multiplexer_ALUSrcAR|out[4]~2_combout ))))

	.dataa(\multiplexer_fwda10_11|out[4]~3_combout ),
	.datab(\multiplexer_ALUSrcAR|out[4]~2_combout ),
	.datac(\inst20|ALUSrcAR_EX~q ),
	.datad(\multiplexer_memToReg|out[4]~2_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[4]~3 .lut_mask = 16'hECAC;
defparam \multiplexer_ALUSrcAR|out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \inst19|Mux15~1 (
// Equation(s):
// \inst19|Mux15~1_combout  = (\inst19|Mux5~2_combout  & (\multiplexer_ALUSrcAR|out[4]~3_combout  & (\inst19|Mux5~1_combout ))) # (!\inst19|Mux5~2_combout  & (((\inst19|Add2~8_combout ) # (!\inst19|Mux5~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\inst19|Mux5~1_combout ),
	.datad(\inst19|Add2~8_combout ),
	.cin(gnd),
	.combout(\inst19|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux15~1 .lut_mask = 16'hB383;
defparam \inst19|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \inst19|Mux15~2 (
// Equation(s):
// \inst19|Mux15~2_combout  = (\inst19|Mux5~4_combout  & (((\inst19|Mux15~1_combout )))) # (!\inst19|Mux5~4_combout  & ((\multiplexer_ALUSrcAR|out[4]~3_combout  & ((\multiplexer_fwdb10_11|out[4]~7_combout ) # (!\inst19|Mux15~1_combout ))) # 
// (!\multiplexer_ALUSrcAR|out[4]~3_combout  & (\multiplexer_fwdb10_11|out[4]~7_combout  & !\inst19|Mux15~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.datab(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datac(\inst19|Mux5~4_combout ),
	.datad(\inst19|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux15~2 .lut_mask = 16'hF80E;
defparam \inst19|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \inst19|Mux15~0 (
// Equation(s):
// \inst19|Mux15~0_combout  = (\inst20|ALUOp_EX [2] & (\multiplexer_fwdb10_11|out[4]~7_combout  $ ((\multiplexer_ALUSrcAR|out[4]~3_combout )))) # (!\inst20|ALUOp_EX [2] & (((\inst19|Add1~8_combout ))))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datac(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.datad(\inst19|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst19|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux15~0 .lut_mask = 16'h7D28;
defparam \inst19|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \inst19|Mux15~3 (
// Equation(s):
// \inst19|Mux15~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux15~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux15~2_combout ))))

	.dataa(\inst19|Mux15~2_combout ),
	.datab(\inst19|Mux1~0_combout ),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst19|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux15~3 .lut_mask = 16'h0E02;
defparam \inst19|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~43 (
// Equation(s):
// \shifter_inst|ShiftLeft0~43_combout  = (\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft1~34_combout ) # ((!\signExtendedD_IDEX|q [2])))) # (!\signExtendedD_IDEX|q [3] & (((\signExtendedD_IDEX|q [2] & \shifter_inst|ShiftLeft0~42_combout ))))

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(\shifter_inst|ShiftLeft1~34_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~43 .lut_mask = 16'hDA8A;
defparam \shifter_inst|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~44 (
// Equation(s):
// \shifter_inst|ShiftLeft0~44_combout  = (\shifter_inst|ShiftLeft0~43_combout  & ((\shifter_inst|ShiftLeft1~28_combout ) # ((\signExtendedD_IDEX|q [2])))) # (!\shifter_inst|ShiftLeft0~43_combout  & (((\shifter_inst|ShiftLeft1~31_combout  & 
// !\signExtendedD_IDEX|q [2]))))

	.dataa(\shifter_inst|ShiftLeft1~28_combout ),
	.datab(\shifter_inst|ShiftLeft0~43_combout ),
	.datac(\shifter_inst|ShiftLeft1~31_combout ),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~44 .lut_mask = 16'hCCB8;
defparam \shifter_inst|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \inst13|BR[0]~92 (
// Equation(s):
// \inst13|BR[0]~92_combout  = (\IR|q [8] & ((\inst13|r[1][0]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][0]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[1][0]~q ),
	.datac(\inst13|r[0][0]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[0]~92 .lut_mask = 16'hAAD8;
defparam \inst13|BR[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \inst13|BR[0]~93 (
// Equation(s):
// \inst13|BR[0]~93_combout  = (\inst13|BR[0]~92_combout  & ((\inst13|r[3][0]~q ) # ((!\IR|q [9])))) # (!\inst13|BR[0]~92_combout  & (((\inst13|r[2][0]~q  & \IR|q [9]))))

	.dataa(\inst13|BR[0]~92_combout ),
	.datab(\inst13|r[3][0]~q ),
	.datac(\inst13|r[2][0]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[0]~93 .lut_mask = 16'hD8AA;
defparam \inst13|BR[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \inst13|BR[0]~90 (
// Equation(s):
// \inst13|BR[0]~90_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][0]~q )) # (!\IR|q [9] & ((\inst13|r[4][0]~q )))))

	.dataa(\inst13|r[6][0]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][0]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[0]~90 .lut_mask = 16'hEE30;
defparam \inst13|BR[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \inst13|BR[0]~91 (
// Equation(s):
// \inst13|BR[0]~91_combout  = (\IR|q [8] & ((\inst13|BR[0]~90_combout  & ((\inst13|r[7][0]~q ))) # (!\inst13|BR[0]~90_combout  & (\inst13|r[5][0]~q )))) # (!\IR|q [8] & (((\inst13|BR[0]~90_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[5][0]~q ),
	.datac(\inst13|r[7][0]~q ),
	.datad(\inst13|BR[0]~90_combout ),
	.cin(gnd),
	.combout(\inst13|BR[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[0]~91 .lut_mask = 16'hF588;
defparam \inst13|BR[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \inst13|BR[0]~94 (
// Equation(s):
// \inst13|BR[0]~94_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[0]~91_combout ))) # (!\IR|q [10] & (\inst13|BR[0]~93_combout ))))

	.dataa(\IR|q [10]),
	.datab(\inst13|READ_REG~3_combout ),
	.datac(\inst13|BR[0]~93_combout ),
	.datad(\inst13|BR[0]~91_combout ),
	.cin(gnd),
	.combout(\inst13|BR[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[0]~94 .lut_mask = 16'h3210;
defparam \inst13|BR[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \inst13|BR[0]~95 (
// Equation(s):
// \inst13|BR[0]~95_combout  = (\inst13|BR[0]~94_combout ) # ((\multiplexer_memToReg|out[0]~15_combout  & \inst13|READ_REG~3_combout ))

	.dataa(gnd),
	.datab(\multiplexer_memToReg|out[0]~15_combout ),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\inst13|BR[0]~94_combout ),
	.cin(gnd),
	.combout(\inst13|BR[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[0]~95 .lut_mask = 16'hFFC0;
defparam \inst13|BR[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \BR|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[0]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[0] .is_wysiwyg = "true";
defparam \BR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[0]~30 (
// Equation(s):
// \multiplexer_fwdb10_11|out[0]~30_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [0])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & (\BR|q [0])))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\BR|q [0]),
	.datad(\DR_EXMEM|q [0]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[0]~30 .lut_mask = 16'hDC10;
defparam \multiplexer_fwdb10_11|out[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~55 (
// Equation(s):
// \shifter_inst|ShiftLeft1~55_combout  = (\shifter_inst|ShiftLeft1~43_combout  & ((\multiplexer_fwdb10_11|out[0]~30_combout ) # ((\multiplexer_fwdb10_11|out[0]~32_combout  & \multiplexer_memToReg|out[0]~15_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[0]~32_combout ),
	.datab(\multiplexer_fwdb10_11|out[0]~30_combout ),
	.datac(\multiplexer_memToReg|out[0]~15_combout ),
	.datad(\shifter_inst|ShiftLeft1~43_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~55_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~55 .lut_mask = 16'hEC00;
defparam \shifter_inst|ShiftLeft1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~56 (
// Equation(s):
// \shifter_inst|ShiftLeft1~56_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft1~55_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~31_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\signExtendedD_IDEX|q [3]),
	.datac(\shifter_inst|ShiftLeft1~31_combout ),
	.datad(\shifter_inst|ShiftLeft1~55_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~56_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~56 .lut_mask = 16'h3210;
defparam \shifter_inst|ShiftLeft1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~6 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~6_combout  = (\inst20|ALUOp_EX [1] & (\inst20|ALUOp_EX [0])) # (!\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft0~44_combout )) # (!\inst20|ALUOp_EX [0] & ((\shifter_inst|ShiftLeft1~56_combout )))))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\shifter_inst|ShiftLeft0~44_combout ),
	.datad(\shifter_inst|ShiftLeft1~56_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~6 .lut_mask = 16'hD9C8;
defparam \multiplexer_DRSrc|out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \shifter_inst|ShiftRight1~20 (
// Equation(s):
// \shifter_inst|ShiftRight1~20_combout  = (\signExtendedD_IDEX|q [0] & (((\multiplexer_fwdb10_11|out[5]~9_combout  & !\signExtendedD_IDEX|q [1])))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[6]~11_combout  & ((\signExtendedD_IDEX|q [1]))))

	.dataa(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~20 .lut_mask = 16'h22C0;
defparam \shifter_inst|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \shifter_inst|ShiftRight1~21 (
// Equation(s):
// \shifter_inst|ShiftRight1~21_combout  = (\shifter_inst|ShiftLeft0~15_combout ) # ((\shifter_inst|ShiftRight1~20_combout ) # ((\shifter_inst|ShiftLeft1~43_combout  & \multiplexer_fwdb10_11|out[4]~7_combout )))

	.dataa(\shifter_inst|ShiftLeft0~15_combout ),
	.datab(\shifter_inst|ShiftRight1~20_combout ),
	.datac(\shifter_inst|ShiftLeft1~43_combout ),
	.datad(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~21 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \shifter_inst|ShiftRight1~56 (
// Equation(s):
// \shifter_inst|ShiftRight1~56_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~16_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~21_combout )))))

	.dataa(\shifter_inst|ShiftRight1~16_combout ),
	.datab(\shifter_inst|ShiftRight1~21_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~56 .lut_mask = 16'h0A0C;
defparam \shifter_inst|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \shifter_inst|ShiftRight1~57 (
// Equation(s):
// \shifter_inst|ShiftRight1~57_combout  = (\shifter_inst|ShiftRight1~56_combout ) # ((!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~25_combout  & \signExtendedD_IDEX|q [3])))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~25_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~57 .lut_mask = 16'hFF40;
defparam \shifter_inst|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \shifter_inst|ShiftRight1~24 (
// Equation(s):
// \shifter_inst|ShiftRight1~24_combout  = (\signExtendedD_IDEX|q [3] & (((\shifter_inst|ShiftRight1~22_combout ) # (\shifter_inst|ShiftRight1~23_combout )))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftRight1~21_combout ))

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(\shifter_inst|ShiftRight1~21_combout ),
	.datac(\shifter_inst|ShiftRight1~22_combout ),
	.datad(\shifter_inst|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~24 .lut_mask = 16'hEEE4;
defparam \shifter_inst|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight0~24 (
// Equation(s):
// \shifter_inst|ShiftRight0~24_combout  = (\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & ((\multiplexer_fwdb10_11|out[15]~27_combout ))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftRight1~16_combout ))))

	.dataa(\shifter_inst|ShiftRight1~16_combout ),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~24 .lut_mask = 16'hCA00;
defparam \shifter_inst|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \shifter_inst|ShiftRight0~25 (
// Equation(s):
// \shifter_inst|ShiftRight0~25_combout  = (\shifter_inst|ShiftRight0~24_combout ) # ((!\signExtendedD_IDEX|q [2] & \shifter_inst|ShiftRight1~24_combout ))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~24_combout ),
	.datac(\shifter_inst|ShiftRight0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~25 .lut_mask = 16'hF4F4;
defparam \shifter_inst|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~7 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~7_combout  = (\multiplexer_DRSrc|out[4]~6_combout  & (((\shifter_inst|ShiftRight0~25_combout ) # (!\inst20|ALUOp_EX [1])))) # (!\multiplexer_DRSrc|out[4]~6_combout  & (\shifter_inst|ShiftRight1~57_combout  & ((\inst20|ALUOp_EX 
// [1]))))

	.dataa(\multiplexer_DRSrc|out[4]~6_combout ),
	.datab(\shifter_inst|ShiftRight1~57_combout ),
	.datac(\shifter_inst|ShiftRight0~25_combout ),
	.datad(\inst20|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~7 .lut_mask = 16'hE4AA;
defparam \multiplexer_DRSrc|out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~8 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~8_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & ((\multiplexer_DRSrc|out[4]~7_combout ))) # (!\inst20|DRSrc_EX~q  & (\inst19|Mux15~3_combout ))))

	.dataa(\inst20|DRSrc_EX~q ),
	.datab(\inst19|Mux15~3_combout ),
	.datac(\DR_EXMEM|q[1]~0_combout ),
	.datad(\multiplexer_DRSrc|out[4]~7_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~8 .lut_mask = 16'h0E04;
defparam \multiplexer_DRSrc|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \DR_EXMEM|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[4] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N15
cycloneive_io_ibuf \externalInput[15]~input (
	.i(externalInput[15]),
	.ibar(gnd),
	.o(\externalInput[15]~input_o ));
// synopsys translate_off
defparam \externalInput[15]~input .bus_hold = "false";
defparam \externalInput[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneive_lcell_comb \MDR_register|q~12 (
// Equation(s):
// \MDR_register|q~12_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[15]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [15]))

	.dataa(\inst22|inputEnable_MEM~q ),
	.datab(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(\externalInput[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR_register|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~12 .lut_mask = 16'h4E4E;
defparam \MDR_register|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \MDR_register|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[15] .is_wysiwyg = "true";
defparam \MDR_register|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \multiplexer_memToReg|out[15]~12 (
// Equation(s):
// \multiplexer_memToReg|out[15]~12_combout  = (\inst21|memToReg_WB~q  & (\MDR_register|q [15])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [15])))

	.dataa(\MDR_register|q [15]),
	.datab(gnd),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\DR_MEMWB|q [15]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[15]~12 .lut_mask = 16'hAFA0;
defparam \multiplexer_memToReg|out[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[15]~27 (
// Equation(s):
// \multiplexer_fwdb10_11|out[15]~27_combout  = (\multiplexer_fwdb10_11|out[15]~26_combout ) # ((!\FwdAFwdB_IDEX|q [1] & (\FwdAFwdB_IDEX|q [0] & \multiplexer_memToReg|out[15]~12_combout )))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\FwdAFwdB_IDEX|q [0]),
	.datac(\multiplexer_memToReg|out[15]~12_combout ),
	.datad(\multiplexer_fwdb10_11|out[15]~26_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[15]~27 .lut_mask = 16'hFF40;
defparam \multiplexer_fwdb10_11|out[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \shifter_inst|ShiftRight0~13 (
// Equation(s):
// \shifter_inst|ShiftRight0~13_combout  = (\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\multiplexer_fwdb10_11|out[15]~27_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight0~10_combout )))))

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~13 .lut_mask = 16'h8A80;
defparam \shifter_inst|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \shifter_inst|ShiftRight1~44 (
// Equation(s):
// \shifter_inst|ShiftRight1~44_combout  = (\signExtendedD_IDEX|q [0] & (((\signExtendedD_IDEX|q [1])))) # (!\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[5]~9_combout )) # (!\signExtendedD_IDEX|q [1] & 
// ((\multiplexer_fwdb10_11|out[3]~5_combout )))))

	.dataa(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~44 .lut_mask = 16'hE3E0;
defparam \shifter_inst|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \shifter_inst|ShiftRight1~45 (
// Equation(s):
// \shifter_inst|ShiftRight1~45_combout  = (\signExtendedD_IDEX|q [0] & ((\shifter_inst|ShiftRight1~44_combout  & (\multiplexer_fwdb10_11|out[6]~11_combout )) # (!\shifter_inst|ShiftRight1~44_combout  & ((\multiplexer_fwdb10_11|out[4]~7_combout ))))) # 
// (!\signExtendedD_IDEX|q [0] & (((\shifter_inst|ShiftRight1~44_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datab(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\shifter_inst|ShiftRight1~44_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~45 .lut_mask = 16'hAFC0;
defparam \shifter_inst|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \shifter_inst|ShiftRight1~46 (
// Equation(s):
// \shifter_inst|ShiftRight1~46_combout  = (!\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight0~7_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~45_combout )))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight0~7_combout ),
	.datac(\shifter_inst|ShiftRight1~45_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~46 .lut_mask = 16'h00D8;
defparam \shifter_inst|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight0~31 (
// Equation(s):
// \shifter_inst|ShiftRight0~31_combout  = (\shifter_inst|ShiftRight0~13_combout ) # (\shifter_inst|ShiftRight1~46_combout )

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight0~13_combout ),
	.datac(gnd),
	.datad(\shifter_inst|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~31 .lut_mask = 16'hFFCC;
defparam \shifter_inst|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \shifter_inst|ShiftRight1~48 (
// Equation(s):
// \shifter_inst|ShiftRight1~48_combout  = (\shifter_inst|ShiftRight1~46_combout ) # ((\shifter_inst|ShiftRight1~47_combout  & \signExtendedD_IDEX|q [3]))

	.dataa(\shifter_inst|ShiftRight1~47_combout ),
	.datab(\shifter_inst|ShiftRight1~46_combout ),
	.datac(gnd),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~48 .lut_mask = 16'hEECC;
defparam \shifter_inst|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~71 (
// Equation(s):
// \shifter_inst|ShiftLeft1~71_combout  = (!\signExtendedD_IDEX|q [3] & (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~24_combout ) # (\shifter_inst|ShiftLeft0~25_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~24_combout ),
	.datab(\signExtendedD_IDEX|q [3]),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~71_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~71 .lut_mask = 16'h0302;
defparam \shifter_inst|ShiftLeft1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~37 (
// Equation(s):
// \shifter_inst|ShiftLeft0~37_combout  = (!\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~28_combout ))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft0~26_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~26_combout ),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~37 .lut_mask = 16'h3202;
defparam \shifter_inst|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~38 (
// Equation(s):
// \shifter_inst|ShiftLeft0~38_combout  = (\shifter_inst|ShiftLeft0~37_combout ) # ((\shifter_inst|ShiftLeft0~34_combout  & \signExtendedD_IDEX|q [2]))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~34_combout ),
	.datac(\shifter_inst|ShiftLeft0~37_combout ),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~38 .lut_mask = 16'hFCF0;
defparam \shifter_inst|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~9 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~9_combout  = (\inst20|ALUOp_EX [0] & (((\inst20|ALUOp_EX [1]) # (\shifter_inst|ShiftLeft0~38_combout )))) # (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~71_combout  & (!\inst20|ALUOp_EX [1])))

	.dataa(\shifter_inst|ShiftLeft1~71_combout ),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\shifter_inst|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~9 .lut_mask = 16'hCEC2;
defparam \multiplexer_DRSrc|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~10 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~10_combout  = (\multiplexer_DRSrc|out[3]~9_combout  & ((\shifter_inst|ShiftRight0~31_combout ) # ((!\inst20|ALUOp_EX [1])))) # (!\multiplexer_DRSrc|out[3]~9_combout  & (((\shifter_inst|ShiftRight1~48_combout  & \inst20|ALUOp_EX 
// [1]))))

	.dataa(\shifter_inst|ShiftRight0~31_combout ),
	.datab(\shifter_inst|ShiftRight1~48_combout ),
	.datac(\multiplexer_DRSrc|out[3]~9_combout ),
	.datad(\inst20|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~10 .lut_mask = 16'hACF0;
defparam \multiplexer_DRSrc|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \inst19|Mux16~1 (
// Equation(s):
// \inst19|Mux16~1_combout  = (\inst19|Mux5~1_combout  & ((\inst19|Mux5~2_combout  & ((\multiplexer_ALUSrcAR|out[3]~5_combout ))) # (!\inst19|Mux5~2_combout  & (\inst19|Add2~6_combout )))) # (!\inst19|Mux5~1_combout  & (((!\inst19|Mux5~2_combout ))))

	.dataa(\inst19|Add2~6_combout ),
	.datab(\inst19|Mux5~1_combout ),
	.datac(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.datad(\inst19|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst19|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux16~1 .lut_mask = 16'hC0BB;
defparam \inst19|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \inst19|Mux16~2 (
// Equation(s):
// \inst19|Mux16~2_combout  = (\inst19|Mux16~1_combout  & ((\inst19|Mux5~4_combout ) # ((\multiplexer_ALUSrcAR|out[3]~5_combout  & \multiplexer_fwdb10_11|out[3]~5_combout )))) # (!\inst19|Mux16~1_combout  & (!\inst19|Mux5~4_combout  & 
// ((\multiplexer_ALUSrcAR|out[3]~5_combout ) # (\multiplexer_fwdb10_11|out[3]~5_combout ))))

	.dataa(\inst19|Mux16~1_combout ),
	.datab(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.datac(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.datad(\inst19|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst19|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux16~2 .lut_mask = 16'hAAD4;
defparam \inst19|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \inst19|Mux16~0 (
// Equation(s):
// \inst19|Mux16~0_combout  = (\inst20|ALUOp_EX [2] & ((\multiplexer_ALUSrcAR|out[3]~5_combout  $ (\multiplexer_fwdb10_11|out[3]~5_combout )))) # (!\inst20|ALUOp_EX [2] & (\inst19|Add1~6_combout ))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\inst19|Add1~6_combout ),
	.datac(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.datad(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cin(gnd),
	.combout(\inst19|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux16~0 .lut_mask = 16'h4EE4;
defparam \inst19|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \inst19|Mux16~3 (
// Equation(s):
// \inst19|Mux16~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux16~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux16~2_combout ))))

	.dataa(\inst19|Mux16~2_combout ),
	.datab(\inst19|Mux16~0_combout ),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux16~3 .lut_mask = 16'h0C0A;
defparam \inst19|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~11 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~11_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & (\multiplexer_DRSrc|out[3]~10_combout )) # (!\inst20|DRSrc_EX~q  & ((\inst19|Mux16~3_combout )))))

	.dataa(\DR_EXMEM|q[1]~0_combout ),
	.datab(\multiplexer_DRSrc|out[3]~10_combout ),
	.datac(\inst19|Mux16~3_combout ),
	.datad(\inst20|DRSrc_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~11 .lut_mask = 16'h4450;
defparam \multiplexer_DRSrc|out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \DR_EXMEM|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[3] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N8
cycloneive_io_ibuf \externalInput[1]~input (
	.i(externalInput[1]),
	.ibar(gnd),
	.o(\externalInput[1]~input_o ));
// synopsys translate_off
defparam \externalInput[1]~input .bus_hold = "false";
defparam \externalInput[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \MDR_register|q~0 (
// Equation(s):
// \MDR_register|q~0_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[1]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [1]))

	.dataa(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\externalInput[1]~input_o ),
	.datac(\inst22|inputEnable_MEM~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR_register|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~0 .lut_mask = 16'h3A3A;
defparam \MDR_register|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \MDR_register|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[1] .is_wysiwyg = "true";
defparam \MDR_register|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \inst13|r~22 (
// Equation(s):
// \inst13|r~22_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & ((\MDR_register|q [1]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [1]))))

	.dataa(\DR_MEMWB|q [1]),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\MDR_register|q [1]),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst13|r~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~22 .lut_mask = 16'hE200;
defparam \inst13|r~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \inst13|r[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][1] .is_wysiwyg = "true";
defparam \inst13|r[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \inst13|AR[1]~86 (
// Equation(s):
// \inst13|AR[1]~86_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & ((\inst13|r[2][1]~q ))) # (!\IR|q [12] & (\inst13|r[0][1]~q ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[0][1]~q ),
	.datac(\inst13|r[2][1]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[1]~86 .lut_mask = 16'hFA44;
defparam \inst13|AR[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneive_lcell_comb \inst13|AR[1]~87 (
// Equation(s):
// \inst13|AR[1]~87_combout  = (\IR|q [11] & ((\inst13|AR[1]~86_combout  & (\inst13|r[3][1]~q )) # (!\inst13|AR[1]~86_combout  & ((\inst13|r[1][1]~q ))))) # (!\IR|q [11] & (((\inst13|AR[1]~86_combout ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[3][1]~q ),
	.datac(\inst13|r[1][1]~q ),
	.datad(\inst13|AR[1]~86_combout ),
	.cin(gnd),
	.combout(\inst13|AR[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[1]~87 .lut_mask = 16'hDDA0;
defparam \inst13|AR[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneive_lcell_comb \inst13|AR[1]~84 (
// Equation(s):
// \inst13|AR[1]~84_combout  = (\IR|q [11] & ((\IR|q [12]) # ((\inst13|r[5][1]~q )))) # (!\IR|q [11] & (!\IR|q [12] & ((\inst13|r[4][1]~q ))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[5][1]~q ),
	.datad(\inst13|r[4][1]~q ),
	.cin(gnd),
	.combout(\inst13|AR[1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[1]~84 .lut_mask = 16'hB9A8;
defparam \inst13|AR[1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneive_lcell_comb \inst13|AR[1]~85 (
// Equation(s):
// \inst13|AR[1]~85_combout  = (\inst13|AR[1]~84_combout  & ((\inst13|r[7][1]~q ) # ((!\IR|q [12])))) # (!\inst13|AR[1]~84_combout  & (((\inst13|r[6][1]~q  & \IR|q [12]))))

	.dataa(\inst13|AR[1]~84_combout ),
	.datab(\inst13|r[7][1]~q ),
	.datac(\inst13|r[6][1]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[1]~85 .lut_mask = 16'hD8AA;
defparam \inst13|AR[1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \inst13|AR[1]~88 (
// Equation(s):
// \inst13|AR[1]~88_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & ((\inst13|AR[1]~85_combout ))) # (!\IR|q [13] & (\inst13|AR[1]~87_combout ))))

	.dataa(\inst13|AR[1]~87_combout ),
	.datab(\inst13|READ_REG~1_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|AR[1]~85_combout ),
	.cin(gnd),
	.combout(\inst13|AR[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[1]~88 .lut_mask = 16'h3202;
defparam \inst13|AR[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \inst13|AR[1]~89 (
// Equation(s):
// \inst13|AR[1]~89_combout  = (\inst13|AR[1]~88_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst13|READ_REG~1_combout ),
	.datac(\inst13|AR[1]~88_combout ),
	.datad(\multiplexer_memToReg|out[1]~0_combout ),
	.cin(gnd),
	.combout(\inst13|AR[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[1]~89 .lut_mask = 16'hFCF0;
defparam \inst13|AR[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \AR|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[1]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[1] .is_wysiwyg = "true";
defparam \AR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \multiplexer_fwda10_11|out[1]~0 (
// Equation(s):
// \multiplexer_fwda10_11|out[1]~0_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [1])))) # (!\FwdAFwdB_IDEX|q [3] & (!\FwdAFwdB_IDEX|q [2] & (\AR|q [1])))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\AR|q [1]),
	.datac(\DR_EXMEM|q [1]),
	.datad(\FwdAFwdB_IDEX|q [3]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[1]~0 .lut_mask = 16'hF044;
defparam \multiplexer_fwda10_11|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \multiplexer_fwda10_11|out[1]~26 (
// Equation(s):
// \multiplexer_fwda10_11|out[1]~26_combout  = (\multiplexer_fwda10_11|out[1]~0_combout ) # ((!\FwdAFwdB_IDEX|q [3] & (\FwdAFwdB_IDEX|q [2] & \multiplexer_memToReg|out[1]~0_combout )))

	.dataa(\FwdAFwdB_IDEX|q [3]),
	.datab(\FwdAFwdB_IDEX|q [2]),
	.datac(\multiplexer_fwda10_11|out[1]~0_combout ),
	.datad(\multiplexer_memToReg|out[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[1]~26 .lut_mask = 16'hF4F0;
defparam \multiplexer_fwda10_11|out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \AR_EXMEM|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_fwda10_11|out[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[1] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneive_lcell_comb \MDR_register|q~1 (
// Equation(s):
// \MDR_register|q~1_combout  = (\inst22|inputEnable_MEM~q  & (!\externalInput[2]~input_o )) # (!\inst22|inputEnable_MEM~q  & ((\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(gnd),
	.datab(\externalInput[2]~input_o ),
	.datac(\inst22|inputEnable_MEM~q ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\MDR_register|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~1 .lut_mask = 16'h3F30;
defparam \MDR_register|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \MDR_register|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[2] .is_wysiwyg = "true";
defparam \MDR_register|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneive_lcell_comb \multiplexer_memToReg|out[2]~1 (
// Equation(s):
// \multiplexer_memToReg|out[2]~1_combout  = (\inst21|memToReg_WB~q  & (\MDR_register|q [2])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [2])))

	.dataa(gnd),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\MDR_register|q [2]),
	.datad(\DR_MEMWB|q [2]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[2]~1 .lut_mask = 16'hF3C0;
defparam \multiplexer_memToReg|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \inst13|BR[2]~80 (
// Equation(s):
// \inst13|BR[2]~80_combout  = (\IR|q [8] & ((\inst13|r[1][2]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][2]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[1][2]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[0][2]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[2]~80 .lut_mask = 16'hCCB8;
defparam \inst13|BR[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \inst13|BR[2]~81 (
// Equation(s):
// \inst13|BR[2]~81_combout  = (\inst13|BR[2]~80_combout  & ((\inst13|r[3][2]~q ) # ((!\IR|q [9])))) # (!\inst13|BR[2]~80_combout  & (((\inst13|r[2][2]~q  & \IR|q [9]))))

	.dataa(\inst13|BR[2]~80_combout ),
	.datab(\inst13|r[3][2]~q ),
	.datac(\inst13|r[2][2]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[2]~81 .lut_mask = 16'hD8AA;
defparam \inst13|BR[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \inst13|BR[2]~78 (
// Equation(s):
// \inst13|BR[2]~78_combout  = (\IR|q [9] & ((\inst13|r[6][2]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[4][2]~q  & !\IR|q [8]))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[6][2]~q ),
	.datac(\inst13|r[4][2]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|BR[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[2]~78 .lut_mask = 16'hAAD8;
defparam \inst13|BR[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneive_lcell_comb \inst13|BR[2]~79 (
// Equation(s):
// \inst13|BR[2]~79_combout  = (\IR|q [8] & ((\inst13|BR[2]~78_combout  & ((\inst13|r[7][2]~q ))) # (!\inst13|BR[2]~78_combout  & (\inst13|r[5][2]~q )))) # (!\IR|q [8] & (((\inst13|BR[2]~78_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[5][2]~q ),
	.datac(\inst13|r[7][2]~q ),
	.datad(\inst13|BR[2]~78_combout ),
	.cin(gnd),
	.combout(\inst13|BR[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[2]~79 .lut_mask = 16'hF588;
defparam \inst13|BR[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \inst13|BR[2]~82 (
// Equation(s):
// \inst13|BR[2]~82_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[2]~79_combout ))) # (!\IR|q [10] & (\inst13|BR[2]~81_combout ))))

	.dataa(\inst13|READ_REG~3_combout ),
	.datab(\inst13|BR[2]~81_combout ),
	.datac(\inst13|BR[2]~79_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|BR[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[2]~82 .lut_mask = 16'h5044;
defparam \inst13|BR[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \inst13|BR[2]~83 (
// Equation(s):
// \inst13|BR[2]~83_combout  = (\inst13|BR[2]~82_combout ) # ((\multiplexer_memToReg|out[2]~1_combout  & \inst13|READ_REG~3_combout ))

	.dataa(gnd),
	.datab(\multiplexer_memToReg|out[2]~1_combout ),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\inst13|BR[2]~82_combout ),
	.cin(gnd),
	.combout(\inst13|BR[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[2]~83 .lut_mask = 16'hFFC0;
defparam \inst13|BR[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \BR|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[2]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[2] .is_wysiwyg = "true";
defparam \BR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[2]~2 (
// Equation(s):
// \multiplexer_fwdb10_11|out[2]~2_combout  = (\FwdAFwdB_IDEX|q [1] & (\DR_EXMEM|q [2])) # (!\FwdAFwdB_IDEX|q [1] & (((\BR|q [2] & !\FwdAFwdB_IDEX|q [0]))))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\DR_EXMEM|q [2]),
	.datac(\BR|q [2]),
	.datad(\FwdAFwdB_IDEX|q [0]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[2]~2 .lut_mask = 16'h88D8;
defparam \multiplexer_fwdb10_11|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[2]~3 (
// Equation(s):
// \multiplexer_fwdb10_11|out[2]~3_combout  = (\multiplexer_fwdb10_11|out[2]~2_combout ) # ((\FwdAFwdB_IDEX|q [0] & (!\FwdAFwdB_IDEX|q [1] & \multiplexer_memToReg|out[2]~1_combout )))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[2]~2_combout ),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\multiplexer_memToReg|out[2]~1_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[2]~3 .lut_mask = 16'hCECC;
defparam \multiplexer_fwdb10_11|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \inst19|Mux17~1 (
// Equation(s):
// \inst19|Mux17~1_combout  = (\inst19|Mux5~2_combout  & (\multiplexer_ALUSrcAR|out[2]~20_combout  & (\inst19|Mux5~1_combout ))) # (!\inst19|Mux5~2_combout  & (((\inst19|Add2~4_combout ) # (!\inst19|Mux5~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[2]~20_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\inst19|Mux5~1_combout ),
	.datad(\inst19|Add2~4_combout ),
	.cin(gnd),
	.combout(\inst19|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux17~1 .lut_mask = 16'hB383;
defparam \inst19|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \inst19|Mux17~2 (
// Equation(s):
// \inst19|Mux17~2_combout  = (\inst19|Mux17~1_combout  & ((\inst19|Mux5~4_combout ) # ((\multiplexer_fwdb10_11|out[2]~3_combout  & \multiplexer_ALUSrcAR|out[2]~20_combout )))) # (!\inst19|Mux17~1_combout  & (!\inst19|Mux5~4_combout  & 
// ((\multiplexer_fwdb10_11|out[2]~3_combout ) # (\multiplexer_ALUSrcAR|out[2]~20_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.datab(\inst19|Mux17~1_combout ),
	.datac(\inst19|Mux5~4_combout ),
	.datad(\multiplexer_ALUSrcAR|out[2]~20_combout ),
	.cin(gnd),
	.combout(\inst19|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux17~2 .lut_mask = 16'hCBC2;
defparam \inst19|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \inst19|OUT~0 (
// Equation(s):
// \inst19|OUT~0_combout  = \multiplexer_fwdb10_11|out[2]~3_combout  $ (((\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[2]~2_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [2])))))

	.dataa(\multiplexer_fwda10_11|out[2]~2_combout ),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\inst20|ALUSrcAR_EX~q ),
	.datad(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~0 .lut_mask = 16'h53AC;
defparam \inst19|OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \inst19|Mux17~0 (
// Equation(s):
// \inst19|Mux17~0_combout  = (\inst19|Mux1~0_combout  & ((\inst20|ALUOp_EX [2] & ((\inst19|OUT~0_combout ))) # (!\inst20|ALUOp_EX [2] & (\inst19|Add1~4_combout ))))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\inst19|Add1~4_combout ),
	.datac(\inst19|OUT~0_combout ),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux17~0 .lut_mask = 16'hE400;
defparam \inst19|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \inst19|Mux17~3 (
// Equation(s):
// \inst19|Mux17~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux17~0_combout ) # ((\inst19|Mux17~2_combout  & !\inst19|Mux1~0_combout ))))

	.dataa(\inst19|Mux17~2_combout ),
	.datab(\inst20|ALUOp_EX [3]),
	.datac(\inst19|Mux17~0_combout ),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux17~3 .lut_mask = 16'h3032;
defparam \inst19|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~64 (
// Equation(s):
// \shifter_inst|ShiftLeft1~64_combout  = (\shifter_inst|ShiftLeft1~44_combout  & ((\shifter_inst|ShiftLeft1~46_combout ) # ((\shifter_inst|ShiftRight1~14_combout  & \multiplexer_fwdb10_11|out[0]~31_combout ))))

	.dataa(\shifter_inst|ShiftLeft1~44_combout ),
	.datab(\shifter_inst|ShiftLeft1~46_combout ),
	.datac(\shifter_inst|ShiftRight1~14_combout ),
	.datad(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~64_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~64 .lut_mask = 16'hA888;
defparam \shifter_inst|ShiftLeft1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~22 (
// Equation(s):
// \shifter_inst|ShiftLeft0~22_combout  = (!\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~16_combout ))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft0~13_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~13_combout ),
	.datab(\shifter_inst|ShiftLeft0~16_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~22 .lut_mask = 16'h00CA;
defparam \shifter_inst|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~64 (
// Equation(s):
// \shifter_inst|ShiftLeft0~64_combout  = (\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~9_combout ) # ((\shifter_inst|ShiftLeft0~8_combout )))) # (!\signExtendedD_IDEX|q [3] & (((\shifter_inst|ShiftLeft0~7_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~9_combout ),
	.datab(\shifter_inst|ShiftLeft0~8_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~64 .lut_mask = 16'hEFE0;
defparam \shifter_inst|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~23 (
// Equation(s):
// \shifter_inst|ShiftLeft0~23_combout  = (\shifter_inst|ShiftLeft0~22_combout ) # ((\shifter_inst|ShiftLeft0~64_combout  & \signExtendedD_IDEX|q [2]))

	.dataa(\shifter_inst|ShiftLeft0~22_combout ),
	.datab(\shifter_inst|ShiftLeft0~64_combout ),
	.datac(gnd),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~23 .lut_mask = 16'hEEAA;
defparam \shifter_inst|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~3 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~3_combout  = (\inst20|ALUOp_EX [0] & (((\inst20|ALUOp_EX [1]) # (\shifter_inst|ShiftLeft0~23_combout )))) # (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~64_combout  & (!\inst20|ALUOp_EX [1])))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\shifter_inst|ShiftLeft1~64_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\shifter_inst|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~3 .lut_mask = 16'hAEA4;
defparam \multiplexer_DRSrc|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \shifter_inst|ShiftRight1~32 (
// Equation(s):
// \shifter_inst|ShiftRight1~32_combout  = (\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[4]~7_combout )) # (!\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[2]~3_combout )))

	.dataa(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~32 .lut_mask = 16'hAFA0;
defparam \shifter_inst|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \shifter_inst|ShiftRight1~41 (
// Equation(s):
// \shifter_inst|ShiftRight1~41_combout  = (\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[5]~9_combout )) # (!\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[3]~5_combout )))))

	.dataa(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~41 .lut_mask = 16'h8C80;
defparam \shifter_inst|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \shifter_inst|ShiftRight1~42 (
// Equation(s):
// \shifter_inst|ShiftRight1~42_combout  = (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~41_combout ) # ((!\signExtendedD_IDEX|q [0] & \shifter_inst|ShiftRight1~32_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\shifter_inst|ShiftRight1~32_combout ),
	.datad(\shifter_inst|ShiftRight1~41_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~42 .lut_mask = 16'h5510;
defparam \shifter_inst|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \shifter_inst|ShiftRight1~43 (
// Equation(s):
// \shifter_inst|ShiftRight1~43_combout  = (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftRight1~42_combout ) # ((\shifter_inst|ShiftRight0~5_combout  & \signExtendedD_IDEX|q [2]))))

	.dataa(\shifter_inst|ShiftRight0~5_combout ),
	.datab(\shifter_inst|ShiftRight1~42_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~43 .lut_mask = 16'h00EC;
defparam \shifter_inst|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \shifter_inst|ShiftRight1~40 (
// Equation(s):
// \shifter_inst|ShiftRight1~40_combout  = (\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~39_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight0~2_combout ))))

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\shifter_inst|ShiftRight0~2_combout ),
	.datad(\shifter_inst|ShiftRight1~39_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~40 .lut_mask = 16'hA820;
defparam \shifter_inst|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \shifter_inst|ShiftRight1~61 (
// Equation(s):
// \shifter_inst|ShiftRight1~61_combout  = (\shifter_inst|ShiftRight1~43_combout ) # (\shifter_inst|ShiftRight1~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\shifter_inst|ShiftRight1~43_combout ),
	.datad(\shifter_inst|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~61_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~61 .lut_mask = 16'hFFF0;
defparam \shifter_inst|ShiftRight1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \shifter_inst|ShiftRight0~30 (
// Equation(s):
// \shifter_inst|ShiftRight0~30_combout  = (\shifter_inst|ShiftRight1~43_combout ) # ((\shifter_inst|ShiftRight0~18_combout  & \signExtendedD_IDEX|q [3]))

	.dataa(\shifter_inst|ShiftRight1~43_combout ),
	.datab(gnd),
	.datac(\shifter_inst|ShiftRight0~18_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~30 .lut_mask = 16'hFAAA;
defparam \shifter_inst|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~4 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~4_combout  = (\multiplexer_DRSrc|out[2]~3_combout  & (((\shifter_inst|ShiftRight0~30_combout ) # (!\inst20|ALUOp_EX [1])))) # (!\multiplexer_DRSrc|out[2]~3_combout  & (\shifter_inst|ShiftRight1~61_combout  & ((\inst20|ALUOp_EX 
// [1]))))

	.dataa(\multiplexer_DRSrc|out[2]~3_combout ),
	.datab(\shifter_inst|ShiftRight1~61_combout ),
	.datac(\shifter_inst|ShiftRight0~30_combout ),
	.datad(\inst20|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~4 .lut_mask = 16'hE4AA;
defparam \multiplexer_DRSrc|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~5 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~5_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & ((\multiplexer_DRSrc|out[2]~4_combout ))) # (!\inst20|DRSrc_EX~q  & (\inst19|Mux17~3_combout ))))

	.dataa(\inst19|Mux17~3_combout ),
	.datab(\DR_EXMEM|q[1]~0_combout ),
	.datac(\inst20|DRSrc_EX~q ),
	.datad(\multiplexer_DRSrc|out[2]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~5 .lut_mask = 16'h3202;
defparam \multiplexer_DRSrc|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \DR_EXMEM|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[2] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneive_lcell_comb \MDR_register|q~14 (
// Equation(s):
// \MDR_register|q~14_combout  = (\inst22|inputEnable_MEM~q  & (!\externalInput[13]~input_o )) # (!\inst22|inputEnable_MEM~q  & ((\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [13])))

	.dataa(gnd),
	.datab(\externalInput[13]~input_o ),
	.datac(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\inst22|inputEnable_MEM~q ),
	.cin(gnd),
	.combout(\MDR_register|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~14 .lut_mask = 16'h33F0;
defparam \MDR_register|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N27
dffeas \MDR_register|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[13] .is_wysiwyg = "true";
defparam \MDR_register|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \inst13|r~10 (
// Equation(s):
// \inst13|r~10_combout  = (\reset2~q  & ((\inst21|memToReg_WB~q  & ((\MDR_register|q [13]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [13]))))

	.dataa(\DR_MEMWB|q [13]),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\reset2~q ),
	.datad(\MDR_register|q [13]),
	.cin(gnd),
	.combout(\inst13|r~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~10 .lut_mask = 16'hE020;
defparam \inst13|r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N31
dffeas \inst13|r[0][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][14]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][13] .is_wysiwyg = "true";
defparam \inst13|r[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N13
dffeas \inst13|r[1][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][13] .is_wysiwyg = "true";
defparam \inst13|r[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneive_lcell_comb \inst13|BR[13]~14 (
// Equation(s):
// \inst13|BR[13]~14_combout  = (\IR|q [8] & ((\IR|q [9]) # ((\inst13|r[1][13]~q )))) # (!\IR|q [8] & (!\IR|q [9] & (\inst13|r[0][13]~q )))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][13]~q ),
	.datad(\inst13|r[1][13]~q ),
	.cin(gnd),
	.combout(\inst13|BR[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[13]~14 .lut_mask = 16'hBA98;
defparam \inst13|BR[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \inst13|r[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][13] .is_wysiwyg = "true";
defparam \inst13|r[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \inst13|r[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][13] .is_wysiwyg = "true";
defparam \inst13|r[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \inst13|BR[13]~15 (
// Equation(s):
// \inst13|BR[13]~15_combout  = (\inst13|BR[13]~14_combout  & ((\inst13|r[3][13]~q ) # ((!\IR|q [9])))) # (!\inst13|BR[13]~14_combout  & (((\inst13|r[2][13]~q  & \IR|q [9]))))

	.dataa(\inst13|BR[13]~14_combout ),
	.datab(\inst13|r[3][13]~q ),
	.datac(\inst13|r[2][13]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[13]~15 .lut_mask = 16'hD8AA;
defparam \inst13|BR[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N17
dffeas \inst13|r[5][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][13] .is_wysiwyg = "true";
defparam \inst13|r[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N7
dffeas \inst13|r[7][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][13] .is_wysiwyg = "true";
defparam \inst13|r[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N15
dffeas \inst13|r[6][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][13] .is_wysiwyg = "true";
defparam \inst13|r[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \inst13|r[4][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][13] .is_wysiwyg = "true";
defparam \inst13|r[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \inst13|BR[13]~12 (
// Equation(s):
// \inst13|BR[13]~12_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][13]~q )) # (!\IR|q [9] & ((\inst13|r[4][13]~q )))))

	.dataa(\inst13|r[6][13]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][13]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[13]~12 .lut_mask = 16'hEE30;
defparam \inst13|BR[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneive_lcell_comb \inst13|BR[13]~13 (
// Equation(s):
// \inst13|BR[13]~13_combout  = (\IR|q [8] & ((\inst13|BR[13]~12_combout  & ((\inst13|r[7][13]~q ))) # (!\inst13|BR[13]~12_combout  & (\inst13|r[5][13]~q )))) # (!\IR|q [8] & (((\inst13|BR[13]~12_combout ))))

	.dataa(\inst13|r[5][13]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[7][13]~q ),
	.datad(\inst13|BR[13]~12_combout ),
	.cin(gnd),
	.combout(\inst13|BR[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[13]~13 .lut_mask = 16'hF388;
defparam \inst13|BR[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \inst13|BR[13]~16 (
// Equation(s):
// \inst13|BR[13]~16_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[13]~13_combout ))) # (!\IR|q [10] & (\inst13|BR[13]~15_combout ))))

	.dataa(\inst13|READ_REG~3_combout ),
	.datab(\inst13|BR[13]~15_combout ),
	.datac(\IR|q [10]),
	.datad(\inst13|BR[13]~13_combout ),
	.cin(gnd),
	.combout(\inst13|BR[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[13]~16 .lut_mask = 16'h5404;
defparam \inst13|BR[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \inst13|BR[13]~17 (
// Equation(s):
// \inst13|BR[13]~17_combout  = (\inst13|BR[13]~16_combout ) # ((\multiplexer_memToReg|out[13]~14_combout  & \inst13|READ_REG~3_combout ))

	.dataa(\multiplexer_memToReg|out[13]~14_combout ),
	.datab(gnd),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\inst13|BR[13]~16_combout ),
	.cin(gnd),
	.combout(\inst13|BR[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[13]~17 .lut_mask = 16'hFFA0;
defparam \inst13|BR[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \BR|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[13]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[13] .is_wysiwyg = "true";
defparam \BR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[13]~28 (
// Equation(s):
// \multiplexer_fwdb10_11|out[13]~28_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [13])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [13]))))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\DR_EXMEM|q [13]),
	.datad(\BR|q [13]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[13]~28 .lut_mask = 16'hD1C0;
defparam \multiplexer_fwdb10_11|out[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[13]~29 (
// Equation(s):
// \multiplexer_fwdb10_11|out[13]~29_combout  = (\multiplexer_fwdb10_11|out[13]~28_combout ) # ((\FwdAFwdB_IDEX|q [0] & (!\FwdAFwdB_IDEX|q [1] & \multiplexer_memToReg|out[13]~14_combout )))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\multiplexer_memToReg|out[13]~14_combout ),
	.datad(\multiplexer_fwdb10_11|out[13]~28_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[13]~29 .lut_mask = 16'hFF20;
defparam \multiplexer_fwdb10_11|out[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \shifter_inst|ShiftRight1~27 (
// Equation(s):
// \shifter_inst|ShiftRight1~27_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[14]~25_combout ))) # (!\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[13]~29_combout ))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~27 .lut_mask = 16'h0E04;
defparam \shifter_inst|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight1~63 (
// Equation(s):
// \shifter_inst|ShiftRight1~63_combout  = (\shifter_inst|ShiftRight1~27_combout ) # ((\signExtendedD_IDEX|q [1] & (!\signExtendedD_IDEX|q [0] & \multiplexer_fwdb10_11|out[15]~27_combout )))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\signExtendedD_IDEX|q [0]),
	.datac(\shifter_inst|ShiftRight1~27_combout ),
	.datad(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~63_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~63 .lut_mask = 16'hF2F0;
defparam \shifter_inst|ShiftRight1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \shifter_inst|ShiftRight1~30 (
// Equation(s):
// \shifter_inst|ShiftRight1~30_combout  = (\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~63_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~29_combout )))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~63_combout ),
	.datac(\shifter_inst|ShiftRight1~29_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~30 .lut_mask = 16'hD800;
defparam \shifter_inst|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \shifter_inst|ShiftRight1~31 (
// Equation(s):
// \shifter_inst|ShiftRight1~31_combout  = (!\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[3]~5_combout )) # (!\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[1]~1_combout )))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~31 .lut_mask = 16'h0D08;
defparam \shifter_inst|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \shifter_inst|ShiftRight1~33 (
// Equation(s):
// \shifter_inst|ShiftRight1~33_combout  = (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~31_combout ) # ((\shifter_inst|ShiftRight1~32_combout  & \signExtendedD_IDEX|q [0]))))

	.dataa(\shifter_inst|ShiftRight1~32_combout ),
	.datab(\shifter_inst|ShiftRight1~31_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~33 .lut_mask = 16'h00EC;
defparam \shifter_inst|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \shifter_inst|ShiftRight1~37 (
// Equation(s):
// \shifter_inst|ShiftRight1~37_combout  = (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftRight1~33_combout ) # ((\signExtendedD_IDEX|q [2] & \shifter_inst|ShiftRight1~36_combout ))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\signExtendedD_IDEX|q [3]),
	.datac(\shifter_inst|ShiftRight1~36_combout ),
	.datad(\shifter_inst|ShiftRight1~33_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~37 .lut_mask = 16'h3320;
defparam \shifter_inst|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \shifter_inst|ShiftRight1~38 (
// Equation(s):
// \shifter_inst|ShiftRight1~38_combout  = (\shifter_inst|ShiftRight1~30_combout ) # (\shifter_inst|ShiftRight1~37_combout )

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight1~30_combout ),
	.datac(\shifter_inst|ShiftRight1~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~38 .lut_mask = 16'hFCFC;
defparam \shifter_inst|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight0~29 (
// Equation(s):
// \shifter_inst|ShiftRight0~29_combout  = (\shifter_inst|ShiftRight1~37_combout ) # ((\shifter_inst|ShiftRight0~26_combout  & \signExtendedD_IDEX|q [3]))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight0~26_combout ),
	.datac(\shifter_inst|ShiftRight1~37_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~29 .lut_mask = 16'hFCF0;
defparam \shifter_inst|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~61 (
// Equation(s):
// \shifter_inst|ShiftLeft0~61_combout  = (\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft1~23_combout )) # (!\signExtendedD_IDEX|q [3] & (((\shifter_inst|ShiftLeft1~41_combout ) # (\shifter_inst|ShiftLeft0~46_combout ))))

	.dataa(\shifter_inst|ShiftLeft1~23_combout ),
	.datab(\shifter_inst|ShiftLeft1~41_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~61 .lut_mask = 16'hAFAC;
defparam \shifter_inst|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~62 (
// Equation(s):
// \shifter_inst|ShiftLeft0~62_combout  = (\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~57_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~61_combout ))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~61_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~62 .lut_mask = 16'hFC0C;
defparam \shifter_inst|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~72 (
// Equation(s):
// \shifter_inst|ShiftLeft1~72_combout  = (!\signExtendedD_IDEX|q [2] & (!\signExtendedD_IDEX|q [3] & \shifter_inst|ShiftLeft1~41_combout ))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft1~41_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~72_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~72 .lut_mask = 16'h0500;
defparam \shifter_inst|ShiftLeft1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~0 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~0_combout  = (\inst20|ALUOp_EX [1] & (\inst20|ALUOp_EX [0])) # (!\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft0~62_combout )) # (!\inst20|ALUOp_EX [0] & ((\shifter_inst|ShiftLeft1~72_combout )))))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\shifter_inst|ShiftLeft0~62_combout ),
	.datad(\shifter_inst|ShiftLeft1~72_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~0 .lut_mask = 16'hD9C8;
defparam \multiplexer_DRSrc|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~1 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~1_combout  = (\inst20|ALUOp_EX [1] & ((\multiplexer_DRSrc|out[1]~0_combout  & ((\shifter_inst|ShiftRight0~29_combout ))) # (!\multiplexer_DRSrc|out[1]~0_combout  & (\shifter_inst|ShiftRight1~38_combout )))) # (!\inst20|ALUOp_EX 
// [1] & (((\multiplexer_DRSrc|out[1]~0_combout ))))

	.dataa(\inst20|ALUOp_EX [1]),
	.datab(\shifter_inst|ShiftRight1~38_combout ),
	.datac(\shifter_inst|ShiftRight0~29_combout ),
	.datad(\multiplexer_DRSrc|out[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~1 .lut_mask = 16'hF588;
defparam \multiplexer_DRSrc|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \inst19|Mux18~0 (
// Equation(s):
// \inst19|Mux18~0_combout  = (\inst20|ALUOp_EX [2] & (\multiplexer_ALUSrcAR|out[1]~1_combout  $ (((\multiplexer_fwdb10_11|out[1]~1_combout ))))) # (!\inst20|ALUOp_EX [2] & (((\inst19|Add1~2_combout ))))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.datac(\inst19|Add1~2_combout ),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux18~0 .lut_mask = 16'h72D8;
defparam \inst19|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \inst19|Mux18~1 (
// Equation(s):
// \inst19|Mux18~1_combout  = (\inst19|Mux5~1_combout  & ((\inst19|Mux5~2_combout  & ((\multiplexer_ALUSrcAR|out[1]~1_combout ))) # (!\inst19|Mux5~2_combout  & (\inst19|Add2~2_combout )))) # (!\inst19|Mux5~1_combout  & (((!\inst19|Mux5~2_combout ))))

	.dataa(\inst19|Add2~2_combout ),
	.datab(\inst19|Mux5~1_combout ),
	.datac(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.datad(\inst19|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst19|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux18~1 .lut_mask = 16'hC0BB;
defparam \inst19|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \inst19|Mux18~2 (
// Equation(s):
// \inst19|Mux18~2_combout  = (\inst19|Mux18~1_combout  & ((\inst19|Mux5~4_combout ) # ((\multiplexer_ALUSrcAR|out[1]~1_combout  & \multiplexer_fwdb10_11|out[1]~1_combout )))) # (!\inst19|Mux18~1_combout  & (!\inst19|Mux5~4_combout  & 
// ((\multiplexer_ALUSrcAR|out[1]~1_combout ) # (\multiplexer_fwdb10_11|out[1]~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.datab(\inst19|Mux18~1_combout ),
	.datac(\inst19|Mux5~4_combout ),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux18~2 .lut_mask = 16'hCBC2;
defparam \inst19|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \inst19|Mux18~3 (
// Equation(s):
// \inst19|Mux18~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & (\inst19|Mux18~0_combout )) # (!\inst19|Mux1~0_combout  & ((\inst19|Mux18~2_combout )))))

	.dataa(\inst19|Mux18~0_combout ),
	.datab(\inst19|Mux18~2_combout ),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux18~3 .lut_mask = 16'h0A0C;
defparam \inst19|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~2 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~2_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & (\multiplexer_DRSrc|out[1]~1_combout )) # (!\inst20|DRSrc_EX~q  & ((\inst19|Mux18~3_combout )))))

	.dataa(\DR_EXMEM|q[1]~0_combout ),
	.datab(\multiplexer_DRSrc|out[1]~1_combout ),
	.datac(\inst19|Mux18~3_combout ),
	.datad(\inst20|DRSrc_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~2 .lut_mask = 16'h4450;
defparam \multiplexer_DRSrc|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \DR_EXMEM|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[1] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \externalInput[0]~input (
	.i(externalInput[0]),
	.ibar(gnd),
	.o(\externalInput[0]~input_o ));
// synopsys translate_off
defparam \externalInput[0]~input .bus_hold = "false";
defparam \externalInput[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \MDR_register|q~15 (
// Equation(s):
// \MDR_register|q~15_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[0]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [0]))

	.dataa(gnd),
	.datab(\inst22|inputEnable_MEM~q ),
	.datac(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\externalInput[0]~input_o ),
	.cin(gnd),
	.combout(\MDR_register|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~15 .lut_mask = 16'h30FC;
defparam \MDR_register|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N15
dffeas \MDR_register|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[0] .is_wysiwyg = "true";
defparam \MDR_register|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \multiplexer_memToReg|out[0]~15 (
// Equation(s):
// \multiplexer_memToReg|out[0]~15_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [0]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [0]))

	.dataa(gnd),
	.datab(\inst21|memToReg_WB~q ),
	.datac(\DR_MEMWB|q [0]),
	.datad(\MDR_register|q [0]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[0]~15 .lut_mask = 16'hFC30;
defparam \multiplexer_memToReg|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[0]~31 (
// Equation(s):
// \multiplexer_fwdb10_11|out[0]~31_combout  = (\multiplexer_fwdb10_11|out[0]~30_combout ) # ((\FwdAFwdB_IDEX|q [0] & (!\FwdAFwdB_IDEX|q [1] & \multiplexer_memToReg|out[0]~15_combout )))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\FwdAFwdB_IDEX|q [1]),
	.datac(\multiplexer_memToReg|out[0]~15_combout ),
	.datad(\multiplexer_fwdb10_11|out[0]~30_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[0]~31 .lut_mask = 16'hFF20;
defparam \multiplexer_fwdb10_11|out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~70 (
// Equation(s):
// \shifter_inst|ShiftLeft1~70_combout  = (\multiplexer_fwdb10_11|out[0]~31_combout  & (\shifter_inst|ShiftLeft1~43_combout  & (!\signExtendedD_IDEX|q [3] & !\signExtendedD_IDEX|q [2])))

	.dataa(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datab(\shifter_inst|ShiftLeft1~43_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~70_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~70 .lut_mask = 16'h0008;
defparam \shifter_inst|ShiftLeft1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~59 (
// Equation(s):
// \shifter_inst|ShiftLeft0~59_combout  = (!\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft1~34_combout )) # (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~42_combout )))))

	.dataa(\signExtendedD_IDEX|q [3]),
	.datab(\shifter_inst|ShiftLeft1~34_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~59 .lut_mask = 16'h0D08;
defparam \shifter_inst|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~60 (
// Equation(s):
// \shifter_inst|ShiftLeft0~60_combout  = (\shifter_inst|ShiftLeft0~59_combout ) # ((\signExtendedD_IDEX|q [2] & \shifter_inst|ShiftLeft0~55_combout ))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~59_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~60 .lut_mask = 16'hFCCC;
defparam \shifter_inst|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[0]~42 (
// Equation(s):
// \multiplexer_DRSrc|out[0]~42_combout  = (!\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [0] & ((\shifter_inst|ShiftLeft0~60_combout ))) # (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~70_combout ))))

	.dataa(\shifter_inst|ShiftLeft1~70_combout ),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\shifter_inst|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[0]~42 .lut_mask = 16'h0E02;
defparam \multiplexer_DRSrc|out[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \shifter_inst|ShiftRight1~17 (
// Equation(s):
// \shifter_inst|ShiftRight1~17_combout  = (\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[3]~5_combout )) # (!\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[1]~1_combout )))))

	.dataa(\signExtendedD_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~17 .lut_mask = 16'hD080;
defparam \shifter_inst|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \shifter_inst|ShiftRight1~18 (
// Equation(s):
// \shifter_inst|ShiftRight1~18_combout  = (!\signExtendedD_IDEX|q [0] & ((\signExtendedD_IDEX|q [1] & (\multiplexer_fwdb10_11|out[2]~3_combout )) # (!\signExtendedD_IDEX|q [1] & ((\multiplexer_fwdb10_11|out[0]~31_combout )))))

	.dataa(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.datab(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~18 .lut_mask = 16'h0A0C;
defparam \shifter_inst|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \shifter_inst|ShiftRight1~19 (
// Equation(s):
// \shifter_inst|ShiftRight1~19_combout  = (\signExtendedD_IDEX|q [3] & (((\shifter_inst|ShiftRight1~16_combout )))) # (!\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftRight1~17_combout ) # ((\shifter_inst|ShiftRight1~18_combout ))))

	.dataa(\shifter_inst|ShiftRight1~17_combout ),
	.datab(\shifter_inst|ShiftRight1~16_combout ),
	.datac(\shifter_inst|ShiftRight1~18_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~19 .lut_mask = 16'hCCFA;
defparam \shifter_inst|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \shifter_inst|ShiftRight1~62 (
// Equation(s):
// \shifter_inst|ShiftRight1~62_combout  = (\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~24_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftRight1~19_combout )))

	.dataa(\shifter_inst|ShiftRight1~24_combout ),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\shifter_inst|ShiftRight1~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~62_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~62 .lut_mask = 16'hB8B8;
defparam \shifter_inst|ShiftRight1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \multiplexer_DRSrc|out[0]~43 (
// Equation(s):
// \multiplexer_DRSrc|out[0]~43_combout  = (\multiplexer_SZCZSrc|out[2]~10_combout  & ((\multiplexer_DRSrc|out[0]~42_combout ) # ((\shifter_inst|ShiftRight1~62_combout  & \inst20|ALUOp_EX [1]))))

	.dataa(\multiplexer_DRSrc|out[0]~42_combout ),
	.datab(\shifter_inst|ShiftRight1~62_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\multiplexer_SZCZSrc|out[2]~10_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[0]~43 .lut_mask = 16'hEA00;
defparam \multiplexer_DRSrc|out[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \inst19|Mux19~0 (
// Equation(s):
// \inst19|Mux19~0_combout  = (!\inst20|ALUOp_EX [1] & ((\inst20|ALUOp_EX [0] & (\inst19|Add2~0_combout )) # (!\inst20|ALUOp_EX [0] & ((\inst19|Add1~0_combout )))))

	.dataa(\inst19|Add2~0_combout ),
	.datab(\inst19|Add1~0_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\inst20|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\inst19|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux19~0 .lut_mask = 16'h0A0C;
defparam \inst19|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \inst19|Mux19~1 (
// Equation(s):
// \inst19|Mux19~1_combout  = (\inst20|ALUOp_EX [0] & (!\inst20|ALUOp_EX [2] & ((\multiplexer_fwdb10_11|out[0]~31_combout ) # (\multiplexer_ALUSrcAR|out[0]~22_combout )))) # (!\inst20|ALUOp_EX [0] & (\multiplexer_ALUSrcAR|out[0]~22_combout  & 
// ((\inst20|ALUOp_EX [2]) # (\multiplexer_fwdb10_11|out[0]~31_combout ))))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\inst20|ALUOp_EX [0]),
	.datac(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datad(\multiplexer_ALUSrcAR|out[0]~22_combout ),
	.cin(gnd),
	.combout(\inst19|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux19~1 .lut_mask = 16'h7640;
defparam \inst19|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \inst19|Mux19~2 (
// Equation(s):
// \inst19|Mux19~2_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux19~0_combout ) # ((\inst20|ALUOp_EX [1] & \inst19|Mux19~1_combout ))))

	.dataa(\inst20|ALUOp_EX [3]),
	.datab(\inst19|Mux19~0_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\inst19|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux19~2 .lut_mask = 16'h5444;
defparam \inst19|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[0]~44 (
// Equation(s):
// \multiplexer_DRSrc|out[0]~44_combout  = (\multiplexer_DRSrc|out[0]~43_combout ) # ((!\inst20|DRSrc_EX~q  & \inst19|Mux19~2_combout ))

	.dataa(\multiplexer_DRSrc|out[0]~43_combout ),
	.datab(\inst20|DRSrc_EX~q ),
	.datac(gnd),
	.datad(\inst19|Mux19~2_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[0]~44 .lut_mask = 16'hBBAA;
defparam \multiplexer_DRSrc|out[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \DR_EXMEM|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[0] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \MDR_register|q~11 (
// Equation(s):
// \MDR_register|q~11_combout  = (\inst22|inputEnable_MEM~q  & (!\externalInput[11]~input_o )) # (!\inst22|inputEnable_MEM~q  & ((\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [11])))

	.dataa(gnd),
	.datab(\inst22|inputEnable_MEM~q ),
	.datac(\externalInput[11]~input_o ),
	.datad(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\MDR_register|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~11 .lut_mask = 16'h3F0C;
defparam \MDR_register|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \MDR_register|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[11] .is_wysiwyg = "true";
defparam \MDR_register|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \multiplexer_memToReg|out[11]~11 (
// Equation(s):
// \multiplexer_memToReg|out[11]~11_combout  = (\inst21|memToReg_WB~q  & (\MDR_register|q [11])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [11])))

	.dataa(gnd),
	.datab(\MDR_register|q [11]),
	.datac(\DR_MEMWB|q [11]),
	.datad(\inst21|memToReg_WB~q ),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[11]~11 .lut_mask = 16'hCCF0;
defparam \multiplexer_memToReg|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneive_lcell_comb \inst13|AR[11]~24 (
// Equation(s):
// \inst13|AR[11]~24_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & ((\inst13|r[5][11]~q ))) # (!\IR|q [11] & (\inst13|r[4][11]~q ))))

	.dataa(\inst13|r[4][11]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[5][11]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|AR[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[11]~24 .lut_mask = 16'hFC22;
defparam \inst13|AR[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneive_lcell_comb \inst13|AR[11]~25 (
// Equation(s):
// \inst13|AR[11]~25_combout  = (\inst13|AR[11]~24_combout  & ((\inst13|r[7][11]~q ) # ((!\IR|q [12])))) # (!\inst13|AR[11]~24_combout  & (((\inst13|r[6][11]~q  & \IR|q [12]))))

	.dataa(\inst13|AR[11]~24_combout ),
	.datab(\inst13|r[7][11]~q ),
	.datac(\inst13|r[6][11]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[11]~25 .lut_mask = 16'hD8AA;
defparam \inst13|AR[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \inst13|AR[11]~26 (
// Equation(s):
// \inst13|AR[11]~26_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[2][11]~q )) # (!\IR|q [12] & ((\inst13|r[0][11]~q )))))

	.dataa(\inst13|r[2][11]~q ),
	.datab(\IR|q [11]),
	.datac(\IR|q [12]),
	.datad(\inst13|r[0][11]~q ),
	.cin(gnd),
	.combout(\inst13|AR[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[11]~26 .lut_mask = 16'hE3E0;
defparam \inst13|AR[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \inst13|AR[11]~27 (
// Equation(s):
// \inst13|AR[11]~27_combout  = (\inst13|AR[11]~26_combout  & (((\inst13|r[3][11]~q )) # (!\IR|q [11]))) # (!\inst13|AR[11]~26_combout  & (\IR|q [11] & (\inst13|r[1][11]~q )))

	.dataa(\inst13|AR[11]~26_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][11]~q ),
	.datad(\inst13|r[3][11]~q ),
	.cin(gnd),
	.combout(\inst13|AR[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[11]~27 .lut_mask = 16'hEA62;
defparam \inst13|AR[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_lcell_comb \inst13|AR[11]~28 (
// Equation(s):
// \inst13|AR[11]~28_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[11]~25_combout )) # (!\IR|q [13] & ((\inst13|AR[11]~27_combout )))))

	.dataa(\inst13|AR[11]~25_combout ),
	.datab(\inst13|AR[11]~27_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[11]~28 .lut_mask = 16'h00AC;
defparam \inst13|AR[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \inst13|AR[11]~29 (
// Equation(s):
// \inst13|AR[11]~29_combout  = (\inst13|AR[11]~28_combout ) # ((\multiplexer_memToReg|out[11]~11_combout  & \inst13|READ_REG~1_combout ))

	.dataa(\multiplexer_memToReg|out[11]~11_combout ),
	.datab(\inst13|AR[11]~28_combout ),
	.datac(\inst13|READ_REG~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|AR[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[11]~29 .lut_mask = 16'hECEC;
defparam \inst13|AR[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \AR|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[11]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[11] .is_wysiwyg = "true";
defparam \AR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \multiplexer_fwda10_11|out[11]~17 (
// Equation(s):
// \multiplexer_fwda10_11|out[11]~17_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [11])))) # (!\FwdAFwdB_IDEX|q [3] & (!\FwdAFwdB_IDEX|q [2] & ((\AR|q [11]))))

	.dataa(\FwdAFwdB_IDEX|q [2]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\DR_EXMEM|q [11]),
	.datad(\AR|q [11]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[11]~17 .lut_mask = 16'hD1C0;
defparam \multiplexer_fwda10_11|out[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \multiplexer_fwda10_11|out[11]~18 (
// Equation(s):
// \multiplexer_fwda10_11|out[11]~18_combout  = (\multiplexer_fwda10_11|out[11]~17_combout ) # ((\multiplexer_memToReg|out[11]~11_combout  & (\FwdAFwdB_IDEX|q [2] & !\FwdAFwdB_IDEX|q [3])))

	.dataa(\multiplexer_memToReg|out[11]~11_combout ),
	.datab(\multiplexer_fwda10_11|out[11]~17_combout ),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\FwdAFwdB_IDEX|q [3]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[11]~18 .lut_mask = 16'hCCEC;
defparam \multiplexer_fwda10_11|out[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \AR_EXMEM|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_fwda10_11|out[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR_EXMEM|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AR_EXMEM|q[11] .is_wysiwyg = "true";
defparam \AR_EXMEM|q[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N1
cycloneive_io_ibuf \externalInput[12]~input (
	.i(externalInput[12]),
	.ibar(gnd),
	.o(\externalInput[12]~input_o ));
// synopsys translate_off
defparam \externalInput[12]~input .bus_hold = "false";
defparam \externalInput[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \MDR_register|q~10 (
// Equation(s):
// \MDR_register|q~10_combout  = (\inst22|inputEnable_MEM~q  & ((!\externalInput[12]~input_o ))) # (!\inst22|inputEnable_MEM~q  & (\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [12]))

	.dataa(\dataMemory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datab(\externalInput[12]~input_o ),
	.datac(\inst22|inputEnable_MEM~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR_register|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_register|q~10 .lut_mask = 16'h3A3A;
defparam \MDR_register|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \MDR_register|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR_register|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_register|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_register|q[12] .is_wysiwyg = "true";
defparam \MDR_register|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \multiplexer_memToReg|out[12]~10 (
// Equation(s):
// \multiplexer_memToReg|out[12]~10_combout  = (\inst21|memToReg_WB~q  & (\MDR_register|q [12])) # (!\inst21|memToReg_WB~q  & ((\DR_MEMWB|q [12])))

	.dataa(gnd),
	.datab(\MDR_register|q [12]),
	.datac(\inst21|memToReg_WB~q ),
	.datad(\DR_MEMWB|q [12]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[12]~10 .lut_mask = 16'hCFC0;
defparam \multiplexer_memToReg|out[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneive_lcell_comb \inst13|BR[12]~20 (
// Equation(s):
// \inst13|BR[12]~20_combout  = (\IR|q [8] & ((\inst13|r[1][12]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][12]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[1][12]~q ),
	.datac(\inst13|r[0][12]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[12]~20 .lut_mask = 16'hAAD8;
defparam \inst13|BR[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \inst13|BR[12]~21 (
// Equation(s):
// \inst13|BR[12]~21_combout  = (\inst13|BR[12]~20_combout  & ((\inst13|r[3][12]~q ) # ((!\IR|q [9])))) # (!\inst13|BR[12]~20_combout  & (((\inst13|r[2][12]~q  & \IR|q [9]))))

	.dataa(\inst13|r[3][12]~q ),
	.datab(\inst13|BR[12]~20_combout ),
	.datac(\inst13|r[2][12]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[12]~21 .lut_mask = 16'hB8CC;
defparam \inst13|BR[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \inst13|BR[12]~18 (
// Equation(s):
// \inst13|BR[12]~18_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][12]~q )) # (!\IR|q [9] & ((\inst13|r[4][12]~q )))))

	.dataa(\inst13|r[6][12]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][12]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[12]~18 .lut_mask = 16'hEE30;
defparam \inst13|BR[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \inst13|BR[12]~19 (
// Equation(s):
// \inst13|BR[12]~19_combout  = (\IR|q [8] & ((\inst13|BR[12]~18_combout  & (\inst13|r[7][12]~q )) # (!\inst13|BR[12]~18_combout  & ((\inst13|r[5][12]~q ))))) # (!\IR|q [8] & (\inst13|BR[12]~18_combout ))

	.dataa(\IR|q [8]),
	.datab(\inst13|BR[12]~18_combout ),
	.datac(\inst13|r[7][12]~q ),
	.datad(\inst13|r[5][12]~q ),
	.cin(gnd),
	.combout(\inst13|BR[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[12]~19 .lut_mask = 16'hE6C4;
defparam \inst13|BR[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \inst13|BR[12]~22 (
// Equation(s):
// \inst13|BR[12]~22_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[12]~19_combout ))) # (!\IR|q [10] & (\inst13|BR[12]~21_combout ))))

	.dataa(\inst13|READ_REG~3_combout ),
	.datab(\inst13|BR[12]~21_combout ),
	.datac(\inst13|BR[12]~19_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|BR[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[12]~22 .lut_mask = 16'h5044;
defparam \inst13|BR[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \inst13|BR[12]~23 (
// Equation(s):
// \inst13|BR[12]~23_combout  = (\inst13|BR[12]~22_combout ) # ((\multiplexer_memToReg|out[12]~10_combout  & \inst13|READ_REG~3_combout ))

	.dataa(gnd),
	.datab(\multiplexer_memToReg|out[12]~10_combout ),
	.datac(\inst13|READ_REG~3_combout ),
	.datad(\inst13|BR[12]~22_combout ),
	.cin(gnd),
	.combout(\inst13|BR[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[12]~23 .lut_mask = 16'hFFC0;
defparam \inst13|BR[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \BR|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[12] .is_wysiwyg = "true";
defparam \BR|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[12]~22 (
// Equation(s):
// \multiplexer_fwdb10_11|out[12]~22_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [12])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & (\BR|q [12])))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\BR|q [12]),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\DR_EXMEM|q [12]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[12]~22 .lut_mask = 16'hF404;
defparam \multiplexer_fwdb10_11|out[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[12]~23 (
// Equation(s):
// \multiplexer_fwdb10_11|out[12]~23_combout  = (\multiplexer_fwdb10_11|out[12]~22_combout ) # ((!\FwdAFwdB_IDEX|q [1] & (\multiplexer_memToReg|out[12]~10_combout  & \FwdAFwdB_IDEX|q [0])))

	.dataa(\FwdAFwdB_IDEX|q [1]),
	.datab(\multiplexer_fwdb10_11|out[12]~22_combout ),
	.datac(\multiplexer_memToReg|out[12]~10_combout ),
	.datad(\FwdAFwdB_IDEX|q [0]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[12]~23 .lut_mask = 16'hDCCC;
defparam \multiplexer_fwdb10_11|out[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~35 (
// Equation(s):
// \shifter_inst|ShiftLeft1~35_combout  = (!\signExtendedD_IDEX|q [1] & ((\signExtendedD_IDEX|q [0] & (\multiplexer_fwdb10_11|out[12]~23_combout )) # (!\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[13]~29_combout )))))

	.dataa(\signExtendedD_IDEX|q [0]),
	.datab(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~35 .lut_mask = 16'h0D08;
defparam \shifter_inst|ShiftLeft1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~37 (
// Equation(s):
// \shifter_inst|ShiftLeft1~37_combout  = (\shifter_inst|ShiftLeft1~35_combout ) # ((\shifter_inst|ShiftLeft1~36_combout ) # ((\shifter_inst|ShiftRight0~0_combout  & \multiplexer_fwdb10_11|out[10]~19_combout )))

	.dataa(\shifter_inst|ShiftLeft1~35_combout ),
	.datab(\shifter_inst|ShiftRight0~0_combout ),
	.datac(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datad(\shifter_inst|ShiftLeft1~36_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~37 .lut_mask = 16'hFFEA;
defparam \shifter_inst|ShiftLeft1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~57 (
// Equation(s):
// \shifter_inst|ShiftLeft0~57_combout  = (\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft1~40_combout ))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft1~37_combout ))

	.dataa(\shifter_inst|ShiftLeft1~37_combout ),
	.datab(gnd),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft1~40_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~57 .lut_mask = 16'hFA0A;
defparam \shifter_inst|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~58 (
// Equation(s):
// \shifter_inst|ShiftLeft0~58_combout  = (\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~53_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~57_combout ))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft0~57_combout ),
	.datac(\shifter_inst|ShiftLeft0~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~58 .lut_mask = 16'hE4E4;
defparam \shifter_inst|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \shifter_inst|ShiftRight0~34 (
// Equation(s):
// \shifter_inst|ShiftRight0~34_combout  = (\shifter_inst|ShiftRight0~11_combout ) # ((\shifter_inst|ShiftRight0~21_combout  & !\signExtendedD_IDEX|q [3]))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight0~11_combout ),
	.datac(\shifter_inst|ShiftRight0~21_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~34 .lut_mask = 16'hCCFC;
defparam \shifter_inst|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \shifter_inst|ShiftRight1~59 (
// Equation(s):
// \shifter_inst|ShiftRight1~59_combout  = (\shifter_inst|ShiftLeft1~44_combout  & ((\shifter_inst|ShiftRight1~27_combout ) # ((\shifter_inst|ShiftRight1~14_combout  & \multiplexer_fwdb10_11|out[15]~27_combout ))))

	.dataa(\shifter_inst|ShiftRight1~14_combout ),
	.datab(\shifter_inst|ShiftRight1~27_combout ),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\shifter_inst|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~59_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~59 .lut_mask = 16'hEC00;
defparam \shifter_inst|ShiftRight1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~65 (
// Equation(s):
// \shifter_inst|ShiftLeft0~65_combout  = (!\signExtendedD_IDEX|q [3] & (!\signExtendedD_IDEX|q [2] & \shifter_inst|ShiftLeft1~37_combout ))

	.dataa(gnd),
	.datab(\signExtendedD_IDEX|q [3]),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft1~37_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~65 .lut_mask = 16'h0300;
defparam \shifter_inst|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~53 (
// Equation(s):
// \shifter_inst|ShiftLeft1~53_combout  = (\signExtendedD_IDEX|q [3] & ((\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft1~41_combout )) # (!\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft1~40_combout )))))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft1~41_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft1~40_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~53_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~53 .lut_mask = 16'hD080;
defparam \shifter_inst|ShiftLeft1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~54 (
// Equation(s):
// \shifter_inst|ShiftLeft1~54_combout  = (\shifter_inst|ShiftLeft0~65_combout ) # ((\shifter_inst|ShiftLeft1~53_combout ) # ((\shifter_inst|ShiftLeft1~23_combout  & \shifter_inst|ShiftLeft1~45_combout )))

	.dataa(\shifter_inst|ShiftLeft0~65_combout ),
	.datab(\shifter_inst|ShiftLeft1~53_combout ),
	.datac(\shifter_inst|ShiftLeft1~23_combout ),
	.datad(\shifter_inst|ShiftLeft1~45_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~54_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~54 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftLeft1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~39 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~39_combout  = (\inst20|ALUOp_EX [0] & (\inst20|ALUOp_EX [1])) # (!\inst20|ALUOp_EX [0] & ((\inst20|ALUOp_EX [1] & (\shifter_inst|ShiftRight1~59_combout )) # (!\inst20|ALUOp_EX [1] & ((\shifter_inst|ShiftLeft1~54_combout )))))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\inst20|ALUOp_EX [1]),
	.datac(\shifter_inst|ShiftRight1~59_combout ),
	.datad(\shifter_inst|ShiftLeft1~54_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~39 .lut_mask = 16'hD9C8;
defparam \multiplexer_DRSrc|out[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~40 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~40_combout  = (\inst20|ALUOp_EX [0] & ((\multiplexer_DRSrc|out[13]~39_combout  & ((\shifter_inst|ShiftRight0~34_combout ))) # (!\multiplexer_DRSrc|out[13]~39_combout  & (\shifter_inst|ShiftLeft0~58_combout )))) # 
// (!\inst20|ALUOp_EX [0] & (((\multiplexer_DRSrc|out[13]~39_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~58_combout ),
	.datab(\shifter_inst|ShiftRight0~34_combout ),
	.datac(\inst20|ALUOp_EX [0]),
	.datad(\multiplexer_DRSrc|out[13]~39_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~40 .lut_mask = 16'hCFA0;
defparam \multiplexer_DRSrc|out[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \inst19|Mux6~0 (
// Equation(s):
// \inst19|Mux6~0_combout  = (\inst20|ALUOp_EX [2] & ((\multiplexer_fwdb10_11|out[13]~29_combout  $ (\multiplexer_ALUSrcAR|out[13]~18_combout )))) # (!\inst20|ALUOp_EX [2] & (\inst19|Add1~26_combout ))

	.dataa(\inst19|Add1~26_combout ),
	.datab(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datac(\inst20|ALUOp_EX [2]),
	.datad(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.cin(gnd),
	.combout(\inst19|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux6~0 .lut_mask = 16'h3ACA;
defparam \inst19|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \inst19|Mux6~1 (
// Equation(s):
// \inst19|Mux6~1_combout  = (\inst19|Mux5~2_combout  & (((\inst19|Mux5~1_combout  & \multiplexer_ALUSrcAR|out[13]~18_combout )))) # (!\inst19|Mux5~2_combout  & ((\inst19|Add2~26_combout ) # ((!\inst19|Mux5~1_combout ))))

	.dataa(\inst19|Add2~26_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\inst19|Mux5~1_combout ),
	.datad(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.cin(gnd),
	.combout(\inst19|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux6~1 .lut_mask = 16'hE323;
defparam \inst19|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \inst19|Mux6~2 (
// Equation(s):
// \inst19|Mux6~2_combout  = (\inst19|Mux5~4_combout  & (((\inst19|Mux6~1_combout )))) # (!\inst19|Mux5~4_combout  & ((\multiplexer_ALUSrcAR|out[13]~18_combout  & ((\multiplexer_fwdb10_11|out[13]~29_combout ) # (!\inst19|Mux6~1_combout ))) # 
// (!\multiplexer_ALUSrcAR|out[13]~18_combout  & (\multiplexer_fwdb10_11|out[13]~29_combout  & !\inst19|Mux6~1_combout ))))

	.dataa(\inst19|Mux5~4_combout ),
	.datab(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.datac(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datad(\inst19|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux6~2 .lut_mask = 16'hEA54;
defparam \inst19|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \inst19|Mux6~3 (
// Equation(s):
// \inst19|Mux6~3_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & (\inst19|Mux6~0_combout )) # (!\inst19|Mux1~0_combout  & ((\inst19|Mux6~2_combout )))))

	.dataa(\inst19|Mux6~0_combout ),
	.datab(\inst19|Mux6~2_combout ),
	.datac(\inst19|Mux1~0_combout ),
	.datad(\inst20|ALUOp_EX [3]),
	.cin(gnd),
	.combout(\inst19|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux6~3 .lut_mask = 16'h00AC;
defparam \inst19|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~41 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~41_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & (\multiplexer_DRSrc|out[13]~40_combout )) # (!\inst20|DRSrc_EX~q  & ((\inst19|Mux6~3_combout )))))

	.dataa(\multiplexer_DRSrc|out[13]~40_combout ),
	.datab(\inst19|Mux6~3_combout ),
	.datac(\inst20|DRSrc_EX~q ),
	.datad(\DR_EXMEM|q[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~41 .lut_mask = 16'h00AC;
defparam \multiplexer_DRSrc|out[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N15
dffeas \DR_EXMEM|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[13] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneive_lcell_comb \DR_MEMWB|q~14 (
// Equation(s):
// \DR_MEMWB|q~14_combout  = (\reset2~q  & \DR_EXMEM|q [13])

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\DR_EXMEM|q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR_MEMWB|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~14 .lut_mask = 16'hA0A0;
defparam \DR_MEMWB|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N25
dffeas \DR_MEMWB|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[13] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \multiplexer_memToReg|out[13]~14 (
// Equation(s):
// \multiplexer_memToReg|out[13]~14_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [13]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [13]))

	.dataa(\DR_MEMWB|q [13]),
	.datab(\inst21|memToReg_WB~q ),
	.datac(gnd),
	.datad(\MDR_register|q [13]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[13]~14 .lut_mask = 16'hEE22;
defparam \multiplexer_memToReg|out[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneive_lcell_comb \inst13|AR[13]~12 (
// Equation(s):
// \inst13|AR[13]~12_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & ((\inst13|r[5][13]~q ))) # (!\IR|q [11] & (\inst13|r[4][13]~q ))))

	.dataa(\inst13|r[4][13]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[5][13]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|AR[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[13]~12 .lut_mask = 16'hFC22;
defparam \inst13|AR[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \inst13|AR[13]~13 (
// Equation(s):
// \inst13|AR[13]~13_combout  = (\inst13|AR[13]~12_combout  & ((\inst13|r[7][13]~q ) # ((!\IR|q [12])))) # (!\inst13|AR[13]~12_combout  & (((\inst13|r[6][13]~q  & \IR|q [12]))))

	.dataa(\inst13|r[7][13]~q ),
	.datab(\inst13|AR[13]~12_combout ),
	.datac(\inst13|r[6][13]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[13]~13 .lut_mask = 16'hB8CC;
defparam \inst13|AR[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneive_lcell_comb \inst13|AR[13]~14 (
// Equation(s):
// \inst13|AR[13]~14_combout  = (\IR|q [12] & (((\IR|q [11]) # (\inst13|r[2][13]~q )))) # (!\IR|q [12] & (\inst13|r[0][13]~q  & (!\IR|q [11])))

	.dataa(\inst13|r[0][13]~q ),
	.datab(\IR|q [12]),
	.datac(\IR|q [11]),
	.datad(\inst13|r[2][13]~q ),
	.cin(gnd),
	.combout(\inst13|AR[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[13]~14 .lut_mask = 16'hCEC2;
defparam \inst13|AR[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneive_lcell_comb \inst13|AR[13]~15 (
// Equation(s):
// \inst13|AR[13]~15_combout  = (\IR|q [11] & ((\inst13|AR[13]~14_combout  & ((\inst13|r[3][13]~q ))) # (!\inst13|AR[13]~14_combout  & (\inst13|r[1][13]~q )))) # (!\IR|q [11] & (\inst13|AR[13]~14_combout ))

	.dataa(\IR|q [11]),
	.datab(\inst13|AR[13]~14_combout ),
	.datac(\inst13|r[1][13]~q ),
	.datad(\inst13|r[3][13]~q ),
	.cin(gnd),
	.combout(\inst13|AR[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[13]~15 .lut_mask = 16'hEC64;
defparam \inst13|AR[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneive_lcell_comb \inst13|AR[13]~16 (
// Equation(s):
// \inst13|AR[13]~16_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & (\inst13|AR[13]~13_combout )) # (!\IR|q [13] & ((\inst13|AR[13]~15_combout )))))

	.dataa(\inst13|READ_REG~1_combout ),
	.datab(\inst13|AR[13]~13_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|AR[13]~15_combout ),
	.cin(gnd),
	.combout(\inst13|AR[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[13]~16 .lut_mask = 16'h4540;
defparam \inst13|AR[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \inst13|AR[13]~17 (
// Equation(s):
// \inst13|AR[13]~17_combout  = (\inst13|AR[13]~16_combout ) # ((\multiplexer_memToReg|out[13]~14_combout  & \inst13|READ_REG~1_combout ))

	.dataa(\inst13|AR[13]~16_combout ),
	.datab(gnd),
	.datac(\multiplexer_memToReg|out[13]~14_combout ),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[13]~17 .lut_mask = 16'hFAAA;
defparam \inst13|AR[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \AR|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[13]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[13] .is_wysiwyg = "true";
defparam \AR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \multiplexer_fwda10_11|out[13]~23 (
// Equation(s):
// \multiplexer_fwda10_11|out[13]~23_combout  = (\FwdAFwdB_IDEX|q [3] & (\DR_EXMEM|q [13])) # (!\FwdAFwdB_IDEX|q [3] & (((!\FwdAFwdB_IDEX|q [2] & \AR|q [13]))))

	.dataa(\DR_EXMEM|q [13]),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\AR|q [13]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[13]~23 .lut_mask = 16'h8B88;
defparam \multiplexer_fwda10_11|out[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \multiplexer_fwda10_11|out[13]~24 (
// Equation(s):
// \multiplexer_fwda10_11|out[13]~24_combout  = (\multiplexer_fwda10_11|out[13]~23_combout ) # ((\multiplexer_memToReg|out[13]~14_combout  & (!\FwdAFwdB_IDEX|q [3] & \FwdAFwdB_IDEX|q [2])))

	.dataa(\multiplexer_memToReg|out[13]~14_combout ),
	.datab(\FwdAFwdB_IDEX|q [3]),
	.datac(\FwdAFwdB_IDEX|q [2]),
	.datad(\multiplexer_fwda10_11|out[13]~23_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[13]~24 .lut_mask = 16'hFF20;
defparam \multiplexer_fwda10_11|out[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[13]~18 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[13]~18_combout  = (\inst20|ALUSrcAR_EX~q  & (\multiplexer_fwda10_11|out[13]~24_combout )) # (!\inst20|ALUSrcAR_EX~q  & ((\signExtendedD_IDEX|q [7])))

	.dataa(\multiplexer_fwda10_11|out[13]~24_combout ),
	.datab(gnd),
	.datac(\inst20|ALUSrcAR_EX~q ),
	.datad(\signExtendedD_IDEX|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[13]~18 .lut_mask = 16'hAFA0;
defparam \multiplexer_ALUSrcAR|out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \inst19|Mux5~3 (
// Equation(s):
// \inst19|Mux5~3_combout  = (\inst19|Mux5~2_combout  & (\multiplexer_ALUSrcAR|out[14]~17_combout  & (\inst19|Mux5~1_combout ))) # (!\inst19|Mux5~2_combout  & (((\inst19|Add2~28_combout ) # (!\inst19|Mux5~1_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.datab(\inst19|Mux5~2_combout ),
	.datac(\inst19|Mux5~1_combout ),
	.datad(\inst19|Add2~28_combout ),
	.cin(gnd),
	.combout(\inst19|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux5~3 .lut_mask = 16'hB383;
defparam \inst19|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \inst19|Mux5~5 (
// Equation(s):
// \inst19|Mux5~5_combout  = (\inst19|Mux5~3_combout  & ((\inst19|Mux5~4_combout ) # ((\multiplexer_ALUSrcAR|out[14]~17_combout  & \multiplexer_fwdb10_11|out[14]~25_combout )))) # (!\inst19|Mux5~3_combout  & (!\inst19|Mux5~4_combout  & 
// ((\multiplexer_ALUSrcAR|out[14]~17_combout ) # (\multiplexer_fwdb10_11|out[14]~25_combout ))))

	.dataa(\inst19|Mux5~3_combout ),
	.datab(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.datac(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.datad(\inst19|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst19|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux5~5 .lut_mask = 16'hAAD4;
defparam \inst19|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \inst19|Mux5~0 (
// Equation(s):
// \inst19|Mux5~0_combout  = (\inst20|ALUOp_EX [2] & (\multiplexer_fwdb10_11|out[14]~25_combout  $ ((\multiplexer_ALUSrcAR|out[14]~17_combout )))) # (!\inst20|ALUOp_EX [2] & (((\inst19|Add1~28_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.datab(\inst20|ALUOp_EX [2]),
	.datac(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.datad(\inst19|Add1~28_combout ),
	.cin(gnd),
	.combout(\inst19|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux5~0 .lut_mask = 16'h7B48;
defparam \inst19|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \inst19|Mux5~6 (
// Equation(s):
// \inst19|Mux5~6_combout  = (!\inst20|ALUOp_EX [3] & ((\inst19|Mux1~0_combout  & ((\inst19|Mux5~0_combout ))) # (!\inst19|Mux1~0_combout  & (\inst19|Mux5~5_combout ))))

	.dataa(\inst19|Mux5~5_combout ),
	.datab(\inst19|Mux5~0_combout ),
	.datac(\inst19|Mux1~0_combout ),
	.datad(\inst20|ALUOp_EX [3]),
	.cin(gnd),
	.combout(\inst19|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux5~6 .lut_mask = 16'h00CA;
defparam \inst19|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \shifter_inst|ShiftRight1~67 (
// Equation(s):
// \shifter_inst|ShiftRight1~67_combout  = (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftRight1~39_combout  & !\signExtendedD_IDEX|q [3]))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftRight1~39_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~67_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~67 .lut_mask = 16'h0404;
defparam \shifter_inst|ShiftRight1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \shifter_inst|ShiftRight0~23 (
// Equation(s):
// \shifter_inst|ShiftRight0~23_combout  = (\shifter_inst|ShiftRight0~11_combout ) # ((\shifter_inst|ShiftRight0~15_combout  & !\signExtendedD_IDEX|q [3]))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight0~15_combout ),
	.datac(\shifter_inst|ShiftRight0~11_combout ),
	.datad(\signExtendedD_IDEX|q [3]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight0~23 .lut_mask = 16'hF0FC;
defparam \shifter_inst|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~47 (
// Equation(s):
// \shifter_inst|ShiftLeft1~47_combout  = (\signExtendedD_IDEX|q [2] & (\signExtendedD_IDEX|q [3] & \shifter_inst|ShiftLeft1~67_combout ))

	.dataa(gnd),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft1~67_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~47 .lut_mask = 16'hC000;
defparam \shifter_inst|ShiftLeft1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~48 (
// Equation(s):
// \shifter_inst|ShiftLeft1~48_combout  = (\signExtendedD_IDEX|q [2] & (((!\signExtendedD_IDEX|q [3] & \shifter_inst|ShiftLeft0~16_combout )))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~10_combout  & (\signExtendedD_IDEX|q [3])))

	.dataa(\signExtendedD_IDEX|q [2]),
	.datab(\shifter_inst|ShiftLeft0~10_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~48_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~48 .lut_mask = 16'h4A40;
defparam \shifter_inst|ShiftLeft1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \shifter_inst|ShiftLeft1~49 (
// Equation(s):
// \shifter_inst|ShiftLeft1~49_combout  = (\shifter_inst|ShiftLeft1~47_combout ) # ((\shifter_inst|ShiftLeft1~48_combout ) # ((\shifter_inst|ShiftLeft1~44_combout  & \shifter_inst|ShiftLeft0~7_combout )))

	.dataa(\shifter_inst|ShiftLeft1~47_combout ),
	.datab(\shifter_inst|ShiftLeft1~48_combout ),
	.datac(\shifter_inst|ShiftLeft1~44_combout ),
	.datad(\shifter_inst|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft1~49_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft1~49 .lut_mask = 16'hFEEE;
defparam \shifter_inst|ShiftLeft1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~19 (
// Equation(s):
// \shifter_inst|ShiftLeft0~19_combout  = (\signExtendedD_IDEX|q [2] & ((\shifter_inst|ShiftLeft0~17_combout ))) # (!\signExtendedD_IDEX|q [2] & (\shifter_inst|ShiftLeft0~64_combout ))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~64_combout ),
	.datac(\shifter_inst|ShiftLeft0~17_combout ),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~19 .lut_mask = 16'hF0CC;
defparam \shifter_inst|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~36 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~36_combout  = (\inst20|ALUOp_EX [0] & (((\inst20|ALUOp_EX [1]) # (\shifter_inst|ShiftLeft0~19_combout )))) # (!\inst20|ALUOp_EX [0] & (\shifter_inst|ShiftLeft1~49_combout  & (!\inst20|ALUOp_EX [1])))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\shifter_inst|ShiftLeft1~49_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\shifter_inst|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~36 .lut_mask = 16'hAEA4;
defparam \multiplexer_DRSrc|out[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~37 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~37_combout  = (\multiplexer_DRSrc|out[14]~36_combout  & (((\shifter_inst|ShiftRight0~23_combout ) # (!\inst20|ALUOp_EX [1])))) # (!\multiplexer_DRSrc|out[14]~36_combout  & (\shifter_inst|ShiftRight1~67_combout  & 
// ((\inst20|ALUOp_EX [1]))))

	.dataa(\shifter_inst|ShiftRight1~67_combout ),
	.datab(\shifter_inst|ShiftRight0~23_combout ),
	.datac(\multiplexer_DRSrc|out[14]~36_combout ),
	.datad(\inst20|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~37 .lut_mask = 16'hCAF0;
defparam \multiplexer_DRSrc|out[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~38 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~38_combout  = (!\DR_EXMEM|q[1]~0_combout  & ((\inst20|DRSrc_EX~q  & ((\multiplexer_DRSrc|out[14]~37_combout ))) # (!\inst20|DRSrc_EX~q  & (\inst19|Mux5~6_combout ))))

	.dataa(\inst20|DRSrc_EX~q ),
	.datab(\inst19|Mux5~6_combout ),
	.datac(\multiplexer_DRSrc|out[14]~37_combout ),
	.datad(\DR_EXMEM|q[1]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~38 .lut_mask = 16'h00E4;
defparam \multiplexer_DRSrc|out[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N19
dffeas \DR_EXMEM|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[14]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_EXMEM|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_EXMEM|q[14] .is_wysiwyg = "true";
defparam \DR_EXMEM|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneive_lcell_comb \DR_MEMWB|q~13 (
// Equation(s):
// \DR_MEMWB|q~13_combout  = (\DR_EXMEM|q [14] & \reset2~q )

	.dataa(gnd),
	.datab(\DR_EXMEM|q [14]),
	.datac(\reset2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR_MEMWB|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \DR_MEMWB|q~13 .lut_mask = 16'hC0C0;
defparam \DR_MEMWB|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N29
dffeas \DR_MEMWB|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DR_MEMWB|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR_MEMWB|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DR_MEMWB|q[14] .is_wysiwyg = "true";
defparam \DR_MEMWB|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \multiplexer_memToReg|out[14]~13 (
// Equation(s):
// \multiplexer_memToReg|out[14]~13_combout  = (\inst21|memToReg_WB~q  & ((\MDR_register|q [14]))) # (!\inst21|memToReg_WB~q  & (\DR_MEMWB|q [14]))

	.dataa(\DR_MEMWB|q [14]),
	.datab(\MDR_register|q [14]),
	.datac(\inst21|memToReg_WB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[14]~13 .lut_mask = 16'hCACA;
defparam \multiplexer_memToReg|out[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneive_lcell_comb \inst13|AR[14]~8 (
// Equation(s):
// \inst13|AR[14]~8_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[2][14]~q )) # (!\IR|q [12] & ((\inst13|r[0][14]~q )))))

	.dataa(\inst13|r[2][14]~q ),
	.datab(\inst13|r[0][14]~q ),
	.datac(\IR|q [11]),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[14]~8 .lut_mask = 16'hFA0C;
defparam \inst13|AR[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneive_lcell_comb \inst13|AR[14]~9 (
// Equation(s):
// \inst13|AR[14]~9_combout  = (\IR|q [11] & ((\inst13|AR[14]~8_combout  & (\inst13|r[3][14]~q )) # (!\inst13|AR[14]~8_combout  & ((\inst13|r[1][14]~q ))))) # (!\IR|q [11] & (((\inst13|AR[14]~8_combout ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[3][14]~q ),
	.datac(\inst13|r[1][14]~q ),
	.datad(\inst13|AR[14]~8_combout ),
	.cin(gnd),
	.combout(\inst13|AR[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[14]~9 .lut_mask = 16'hDDA0;
defparam \inst13|AR[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \inst13|AR[14]~6 (
// Equation(s):
// \inst13|AR[14]~6_combout  = (\IR|q [12] & (\IR|q [11])) # (!\IR|q [12] & ((\IR|q [11] & (\inst13|r[5][14]~q )) # (!\IR|q [11] & ((\inst13|r[4][14]~q )))))

	.dataa(\IR|q [12]),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][14]~q ),
	.datad(\inst13|r[4][14]~q ),
	.cin(gnd),
	.combout(\inst13|AR[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[14]~6 .lut_mask = 16'hD9C8;
defparam \inst13|AR[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \inst13|AR[14]~7 (
// Equation(s):
// \inst13|AR[14]~7_combout  = (\inst13|AR[14]~6_combout  & (((\inst13|r[7][14]~q )) # (!\IR|q [12]))) # (!\inst13|AR[14]~6_combout  & (\IR|q [12] & (\inst13|r[6][14]~q )))

	.dataa(\inst13|AR[14]~6_combout ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][14]~q ),
	.datad(\inst13|r[7][14]~q ),
	.cin(gnd),
	.combout(\inst13|AR[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[14]~7 .lut_mask = 16'hEA62;
defparam \inst13|AR[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \inst13|AR[14]~10 (
// Equation(s):
// \inst13|AR[14]~10_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & ((\inst13|AR[14]~7_combout ))) # (!\IR|q [13] & (\inst13|AR[14]~9_combout ))))

	.dataa(\inst13|AR[14]~9_combout ),
	.datab(\inst13|AR[14]~7_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[14]~10 .lut_mask = 16'h00CA;
defparam \inst13|AR[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \inst13|AR[14]~11 (
// Equation(s):
// \inst13|AR[14]~11_combout  = (\inst13|AR[14]~10_combout ) # ((\inst13|READ_REG~1_combout  & \multiplexer_memToReg|out[14]~13_combout ))

	.dataa(gnd),
	.datab(\inst13|READ_REG~1_combout ),
	.datac(\multiplexer_memToReg|out[14]~13_combout ),
	.datad(\inst13|AR[14]~10_combout ),
	.cin(gnd),
	.combout(\inst13|AR[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[14]~11 .lut_mask = 16'hFFC0;
defparam \inst13|AR[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \AR|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[14]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[14] .is_wysiwyg = "true";
defparam \AR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \multiplexer_fwda10_11|out[14]~21 (
// Equation(s):
// \multiplexer_fwda10_11|out[14]~21_combout  = (\FwdAFwdB_IDEX|q [3] & (((\DR_EXMEM|q [14])))) # (!\FwdAFwdB_IDEX|q [3] & (\AR|q [14] & ((!\FwdAFwdB_IDEX|q [2]))))

	.dataa(\FwdAFwdB_IDEX|q [3]),
	.datab(\AR|q [14]),
	.datac(\DR_EXMEM|q [14]),
	.datad(\FwdAFwdB_IDEX|q [2]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[14]~21 .lut_mask = 16'hA0E4;
defparam \multiplexer_fwda10_11|out[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \multiplexer_fwda10_11|out[14]~22 (
// Equation(s):
// \multiplexer_fwda10_11|out[14]~22_combout  = (\multiplexer_fwda10_11|out[14]~21_combout ) # ((!\FwdAFwdB_IDEX|q [3] & (\FwdAFwdB_IDEX|q [2] & \multiplexer_memToReg|out[14]~13_combout )))

	.dataa(\FwdAFwdB_IDEX|q [3]),
	.datab(\FwdAFwdB_IDEX|q [2]),
	.datac(\multiplexer_memToReg|out[14]~13_combout ),
	.datad(\multiplexer_fwda10_11|out[14]~21_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[14]~22 .lut_mask = 16'hFF40;
defparam \multiplexer_fwda10_11|out[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~6 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~6_combout  = (!\multiplexer_fwda10_11|out[14]~22_combout  & (!\multiplexer_fwda10_11|out[12]~16_combout  & (!\multiplexer_fwda10_11|out[15]~20_combout  & !\multiplexer_fwda10_11|out[13]~24_combout )))

	.dataa(\multiplexer_fwda10_11|out[14]~22_combout ),
	.datab(\multiplexer_fwda10_11|out[12]~16_combout ),
	.datac(\multiplexer_fwda10_11|out[15]~20_combout ),
	.datad(\multiplexer_fwda10_11|out[13]~24_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~6 .lut_mask = 16'h0001;
defparam \multiplexer_SZCZSrc|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~3 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~3_combout  = (!\multiplexer_fwda10_11|out[7]~28_combout  & (!\multiplexer_fwda10_11|out[4]~30_combout  & (!\multiplexer_fwda10_11|out[5]~7_combout  & !\multiplexer_fwda10_11|out[6]~29_combout )))

	.dataa(\multiplexer_fwda10_11|out[7]~28_combout ),
	.datab(\multiplexer_fwda10_11|out[4]~30_combout ),
	.datac(\multiplexer_fwda10_11|out[5]~7_combout ),
	.datad(\multiplexer_fwda10_11|out[6]~29_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~3 .lut_mask = 16'h0001;
defparam \multiplexer_SZCZSrc|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \inst114|Equal10~0 (
// Equation(s):
// \inst114|Equal10~0_combout  = (\IR|q [14] & !\IR|q [15])

	.dataa(gnd),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal10~0 .lut_mask = 16'h0C0C;
defparam \inst114|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneive_lcell_comb \inst114|Equal9~0 (
// Equation(s):
// \inst114|Equal9~0_combout  = (!\IR|q [5] & (\IR|q [4] & (\IR|q [6] & \inst114|Equal8~0_combout )))

	.dataa(\IR|q [5]),
	.datab(\IR|q [4]),
	.datac(\IR|q [6]),
	.datad(\inst114|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst114|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal9~0 .lut_mask = 16'h4000;
defparam \inst114|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \inst20|SZCVSrc_EX~0 (
// Equation(s):
// \inst20|SZCVSrc_EX~0_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & ((\inst114|Equal10~0_combout ) # (\inst114|Equal9~0_combout ))))

	.dataa(\reset2~q ),
	.datab(\inst114|Equal10~0_combout ),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\inst114|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst20|SZCVSrc_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|SZCVSrc_EX~0 .lut_mask = 16'hA080;
defparam \inst20|SZCVSrc_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N27
dffeas \inst20|SZCVSrc_EX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|SZCVSrc_EX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|SZCVSrc_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|SZCVSrc_EX .is_wysiwyg = "true";
defparam \inst20|SZCVSrc_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~2 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~2_combout  = (!\multiplexer_fwda10_11|out[1]~26_combout  & (\inst20|SZCVSrc_EX~q  & !\multiplexer_fwda10_11|out[0]~27_combout ))

	.dataa(gnd),
	.datab(\multiplexer_fwda10_11|out[1]~26_combout ),
	.datac(\inst20|SZCVSrc_EX~q ),
	.datad(\multiplexer_fwda10_11|out[0]~27_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~2 .lut_mask = 16'h0030;
defparam \multiplexer_SZCZSrc|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~4 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~4_combout  = (\multiplexer_SZCZSrc|out[2]~3_combout  & (!\multiplexer_fwda10_11|out[2]~2_combout  & (!\multiplexer_fwda10_11|out[3]~31_combout  & \multiplexer_SZCZSrc|out[2]~2_combout )))

	.dataa(\multiplexer_SZCZSrc|out[2]~3_combout ),
	.datab(\multiplexer_fwda10_11|out[2]~2_combout ),
	.datac(\multiplexer_fwda10_11|out[3]~31_combout ),
	.datad(\multiplexer_SZCZSrc|out[2]~2_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~4 .lut_mask = 16'h0200;
defparam \multiplexer_SZCZSrc|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~5 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~5_combout  = (!\multiplexer_fwda10_11|out[9]~14_combout  & (!\multiplexer_fwda10_11|out[10]~12_combout  & (!\multiplexer_fwda10_11|out[11]~18_combout  & !\multiplexer_fwda10_11|out[8]~9_combout )))

	.dataa(\multiplexer_fwda10_11|out[9]~14_combout ),
	.datab(\multiplexer_fwda10_11|out[10]~12_combout ),
	.datac(\multiplexer_fwda10_11|out[11]~18_combout ),
	.datad(\multiplexer_fwda10_11|out[8]~9_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~5 .lut_mask = 16'h0001;
defparam \multiplexer_SZCZSrc|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~7 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~7_combout  = (\multiplexer_SZCZSrc|out[2]~6_combout  & (\multiplexer_SZCZSrc|out[2]~4_combout  & \multiplexer_SZCZSrc|out[2]~5_combout ))

	.dataa(gnd),
	.datab(\multiplexer_SZCZSrc|out[2]~6_combout ),
	.datac(\multiplexer_SZCZSrc|out[2]~4_combout ),
	.datad(\multiplexer_SZCZSrc|out[2]~5_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~7 .lut_mask = 16'hC000;
defparam \multiplexer_SZCZSrc|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~8 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~8_combout  = (\inst20|DRSrc_EX~q  & (!\inst20|ALUOp_EX [2] & (\inst20|ALUOp_EX [3] & !\inst20|SZCVSrc_EX~q )))

	.dataa(\inst20|DRSrc_EX~q ),
	.datab(\inst20|ALUOp_EX [2]),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst20|SZCVSrc_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~8 .lut_mask = 16'h0020;
defparam \multiplexer_SZCZSrc|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \inst19|Mux1~1 (
// Equation(s):
// \inst19|Mux1~1_combout  = (\inst20|ALUOp_EX [2] & (!\inst19|OUT~0_combout  & (\multiplexer_ALUSrcAR|out[1]~1_combout  $ (!\multiplexer_fwdb10_11|out[1]~1_combout ))))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\inst19|OUT~0_combout ),
	.datac(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~1 .lut_mask = 16'h2002;
defparam \inst19|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \inst19|Mux1~3 (
// Equation(s):
// \inst19|Mux1~3_combout  = (\multiplexer_ALUSrcAR|out[5]~8_combout  & (\multiplexer_fwdb10_11|out[5]~9_combout  & (\multiplexer_fwdb10_11|out[6]~11_combout  $ (!\multiplexer_ALUSrcAR|out[6]~7_combout )))) # (!\multiplexer_ALUSrcAR|out[5]~8_combout  & 
// (!\multiplexer_fwdb10_11|out[5]~9_combout  & (\multiplexer_fwdb10_11|out[6]~11_combout  $ (!\multiplexer_ALUSrcAR|out[6]~7_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datad(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~3 .lut_mask = 16'h8421;
defparam \inst19|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \inst19|Mux1~2 (
// Equation(s):
// \inst19|Mux1~2_combout  = (\multiplexer_ALUSrcAR|out[4]~3_combout  & (\multiplexer_fwdb10_11|out[4]~7_combout  & (\multiplexer_ALUSrcAR|out[3]~5_combout  $ (!\multiplexer_fwdb10_11|out[3]~5_combout )))) # (!\multiplexer_ALUSrcAR|out[4]~3_combout  & 
// (!\multiplexer_fwdb10_11|out[4]~7_combout  & (\multiplexer_ALUSrcAR|out[3]~5_combout  $ (!\multiplexer_fwdb10_11|out[3]~5_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.datab(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datac(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.datad(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~2 .lut_mask = 16'h9009;
defparam \inst19|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \inst19|Mux1~4 (
// Equation(s):
// \inst19|Mux1~4_combout  = (\multiplexer_ALUSrcAR|out[7]~11_combout  & (\multiplexer_fwdb10_11|out[7]~13_combout  & (\multiplexer_fwdb10_11|out[8]~15_combout  $ (!\multiplexer_ALUSrcAR|out[8]~9_combout )))) # (!\multiplexer_ALUSrcAR|out[7]~11_combout  & 
// (!\multiplexer_fwdb10_11|out[7]~13_combout  & (\multiplexer_fwdb10_11|out[8]~15_combout  $ (!\multiplexer_ALUSrcAR|out[8]~9_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.datab(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datac(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.datad(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~4 .lut_mask = 16'h8241;
defparam \inst19|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \inst19|Mux1~5 (
// Equation(s):
// \inst19|Mux1~5_combout  = (\inst19|Mux1~1_combout  & (\inst19|Mux1~3_combout  & (\inst19|Mux1~2_combout  & \inst19|Mux1~4_combout )))

	.dataa(\inst19|Mux1~1_combout ),
	.datab(\inst19|Mux1~3_combout ),
	.datac(\inst19|Mux1~2_combout ),
	.datad(\inst19|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~5 .lut_mask = 16'h8000;
defparam \inst19|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \inst19|Mux1~8 (
// Equation(s):
// \inst19|Mux1~8_combout  = (\multiplexer_ALUSrcAR|out[14]~17_combout  & (\multiplexer_fwdb10_11|out[14]~25_combout  & (\multiplexer_ALUSrcAR|out[15]~16_combout  $ (!\multiplexer_fwdb10_11|out[15]~27_combout )))) # (!\multiplexer_ALUSrcAR|out[14]~17_combout 
//  & (!\multiplexer_fwdb10_11|out[14]~25_combout  & (\multiplexer_ALUSrcAR|out[15]~16_combout  $ (!\multiplexer_fwdb10_11|out[15]~27_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.datab(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~8 .lut_mask = 16'h8241;
defparam \inst19|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \inst19|Mux1~9 (
// Equation(s):
// \inst19|Mux1~9_combout  = (\inst19|Mux1~8_combout  & (\multiplexer_fwdb10_11|out[13]~29_combout  $ (!\multiplexer_ALUSrcAR|out[13]~18_combout )))

	.dataa(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.datad(\inst19|Mux1~8_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~9 .lut_mask = 16'hA500;
defparam \inst19|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \inst19|Mux1~6 (
// Equation(s):
// \inst19|Mux1~6_combout  = (\multiplexer_fwdb10_11|out[9]~17_combout  & (\multiplexer_ALUSrcAR|out[9]~13_combout  & (\multiplexer_fwdb10_11|out[10]~19_combout  $ (!\multiplexer_ALUSrcAR|out[10]~12_combout )))) # (!\multiplexer_fwdb10_11|out[9]~17_combout  
// & (!\multiplexer_ALUSrcAR|out[9]~13_combout  & (\multiplexer_fwdb10_11|out[10]~19_combout  $ (!\multiplexer_ALUSrcAR|out[10]~12_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.datab(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datac(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.datad(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~6 .lut_mask = 16'h8241;
defparam \inst19|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \inst19|Mux1~7 (
// Equation(s):
// \inst19|Mux1~7_combout  = (\multiplexer_ALUSrcAR|out[12]~14_combout  & (\multiplexer_fwdb10_11|out[12]~23_combout  & (\multiplexer_ALUSrcAR|out[11]~15_combout  $ (!\multiplexer_fwdb10_11|out[11]~21_combout )))) # (!\multiplexer_ALUSrcAR|out[12]~14_combout 
//  & (!\multiplexer_fwdb10_11|out[12]~23_combout  & (\multiplexer_ALUSrcAR|out[11]~15_combout  $ (!\multiplexer_fwdb10_11|out[11]~21_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.datab(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datac(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.datad(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~7 .lut_mask = 16'h9009;
defparam \inst19|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \inst19|Mux1~10 (
// Equation(s):
// \inst19|Mux1~10_combout  = (\inst19|Mux1~5_combout  & (\inst19|Mux1~9_combout  & (\inst19|Mux1~6_combout  & \inst19|Mux1~7_combout )))

	.dataa(\inst19|Mux1~5_combout ),
	.datab(\inst19|Mux1~9_combout ),
	.datac(\inst19|Mux1~6_combout ),
	.datad(\inst19|Mux1~7_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~10 .lut_mask = 16'h8000;
defparam \inst19|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \inst19|Mux1~11 (
// Equation(s):
// \inst19|Mux1~11_combout  = (!\inst20|ALUOp_EX [2] & (!\inst19|Add1~6_combout  & (!\inst19|Add1~2_combout  & !\inst19|Add1~4_combout )))

	.dataa(\inst20|ALUOp_EX [2]),
	.datab(\inst19|Add1~6_combout ),
	.datac(\inst19|Add1~2_combout ),
	.datad(\inst19|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~11 .lut_mask = 16'h0001;
defparam \inst19|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \inst19|Mux1~12 (
// Equation(s):
// \inst19|Mux1~12_combout  = (\inst19|Mux1~11_combout  & (!\inst19|Add1~10_combout  & (!\inst19|Add1~12_combout  & !\inst19|Add1~8_combout )))

	.dataa(\inst19|Mux1~11_combout ),
	.datab(\inst19|Add1~10_combout ),
	.datac(\inst19|Add1~12_combout ),
	.datad(\inst19|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~12 .lut_mask = 16'h0002;
defparam \inst19|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \inst19|Mux1~13 (
// Equation(s):
// \inst19|Mux1~13_combout  = (\inst19|Mux1~12_combout  & (!\inst19|Add1~18_combout  & (!\inst19|Add1~14_combout  & !\inst19|Add1~16_combout )))

	.dataa(\inst19|Mux1~12_combout ),
	.datab(\inst19|Add1~18_combout ),
	.datac(\inst19|Add1~14_combout ),
	.datad(\inst19|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~13 .lut_mask = 16'h0002;
defparam \inst19|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \inst19|Mux1~14 (
// Equation(s):
// \inst19|Mux1~14_combout  = (!\inst19|Add1~22_combout  & (!\inst19|Add1~24_combout  & (!\inst19|Add1~20_combout  & \inst19|Mux1~13_combout )))

	.dataa(\inst19|Add1~22_combout ),
	.datab(\inst19|Add1~24_combout ),
	.datac(\inst19|Add1~20_combout ),
	.datad(\inst19|Mux1~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~14 .lut_mask = 16'h0100;
defparam \inst19|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \inst19|Mux1~15 (
// Equation(s):
// \inst19|Mux1~15_combout  = (\inst19|Mux1~14_combout  & (!\inst19|Add1~28_combout  & (!\inst19|Add1~26_combout  & !\inst19|Add1~30_combout )))

	.dataa(\inst19|Mux1~14_combout ),
	.datab(\inst19|Add1~28_combout ),
	.datac(\inst19|Add1~26_combout ),
	.datad(\inst19|Add1~30_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~15 .lut_mask = 16'h0002;
defparam \inst19|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \inst19|Mux1~16 (
// Equation(s):
// \inst19|Mux1~16_combout  = (!\inst19|Add1~0_combout  & (\inst19|Mux1~0_combout  & ((\inst19|Mux1~10_combout ) # (\inst19|Mux1~15_combout ))))

	.dataa(\inst19|Add1~0_combout ),
	.datab(\inst19|Mux1~10_combout ),
	.datac(\inst19|Mux1~15_combout ),
	.datad(\inst19|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~16 .lut_mask = 16'h5400;
defparam \inst19|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \inst19|Mux1~42 (
// Equation(s):
// \inst19|Mux1~42_combout  = (!\inst19|Add2~10_combout  & (!\inst19|Add2~4_combout  & (!\inst19|Add2~6_combout  & !\inst19|Add2~8_combout )))

	.dataa(\inst19|Add2~10_combout ),
	.datab(\inst19|Add2~4_combout ),
	.datac(\inst19|Add2~6_combout ),
	.datad(\inst19|Add2~8_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~42 .lut_mask = 16'h0001;
defparam \inst19|Mux1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \inst19|Mux1~41 (
// Equation(s):
// \inst19|Mux1~41_combout  = (!\inst19|Add2~2_combout  & (!\inst20|ALUOp_EX [1] & (!\inst19|Add2~0_combout  & \inst20|ALUOp_EX [0])))

	.dataa(\inst19|Add2~2_combout ),
	.datab(\inst20|ALUOp_EX [1]),
	.datac(\inst19|Add2~0_combout ),
	.datad(\inst20|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\inst19|Mux1~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~41 .lut_mask = 16'h0100;
defparam \inst19|Mux1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \inst19|Mux1~43 (
// Equation(s):
// \inst19|Mux1~43_combout  = (!\inst19|Add2~14_combout  & (\inst19|Mux1~42_combout  & (\inst19|Mux1~41_combout  & !\inst19|Add2~12_combout )))

	.dataa(\inst19|Add2~14_combout ),
	.datab(\inst19|Mux1~42_combout ),
	.datac(\inst19|Mux1~41_combout ),
	.datad(\inst19|Add2~12_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~43 .lut_mask = 16'h0040;
defparam \inst19|Mux1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \inst19|Mux1~44 (
// Equation(s):
// \inst19|Mux1~44_combout  = (!\inst19|Add2~18_combout  & (!\inst19|Add2~16_combout  & (\inst19|Mux1~43_combout  & !\inst19|Add2~20_combout )))

	.dataa(\inst19|Add2~18_combout ),
	.datab(\inst19|Add2~16_combout ),
	.datac(\inst19|Mux1~43_combout ),
	.datad(\inst19|Add2~20_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~44 .lut_mask = 16'h0010;
defparam \inst19|Mux1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \inst19|Mux1~45 (
// Equation(s):
// \inst19|Mux1~45_combout  = (!\inst19|Add2~24_combout  & (!\inst19|Add2~22_combout  & (!\inst19|Add2~26_combout  & \inst19|Mux1~44_combout )))

	.dataa(\inst19|Add2~24_combout ),
	.datab(\inst19|Add2~22_combout ),
	.datac(\inst19|Add2~26_combout ),
	.datad(\inst19|Mux1~44_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~45 .lut_mask = 16'h0100;
defparam \inst19|Mux1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \inst19|Mux1~37 (
// Equation(s):
// \inst19|Mux1~37_combout  = (\multiplexer_ALUSrcAR|out[13]~18_combout  & (!\multiplexer_fwdb10_11|out[13]~29_combout  & ((!\multiplexer_ALUSrcAR|out[12]~14_combout ) # (!\multiplexer_fwdb10_11|out[12]~23_combout )))) # 
// (!\multiplexer_ALUSrcAR|out[13]~18_combout  & (((!\multiplexer_ALUSrcAR|out[12]~14_combout )) # (!\multiplexer_fwdb10_11|out[12]~23_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.datab(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datac(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.datad(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~37 .lut_mask = 16'h153F;
defparam \inst19|Mux1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \inst19|Mux1~38 (
// Equation(s):
// \inst19|Mux1~38_combout  = (\multiplexer_ALUSrcAR|out[14]~17_combout  & (!\multiplexer_fwdb10_11|out[14]~25_combout  & ((!\multiplexer_fwdb10_11|out[15]~27_combout ) # (!\multiplexer_ALUSrcAR|out[15]~16_combout )))) # 
// (!\multiplexer_ALUSrcAR|out[14]~17_combout  & (((!\multiplexer_fwdb10_11|out[15]~27_combout )) # (!\multiplexer_ALUSrcAR|out[15]~16_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.datab(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~38 .lut_mask = 16'h153F;
defparam \inst19|Mux1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \inst19|Mux1~35 (
// Equation(s):
// \inst19|Mux1~35_combout  = (\multiplexer_ALUSrcAR|out[9]~13_combout  & (!\multiplexer_fwdb10_11|out[9]~17_combout  & ((!\multiplexer_ALUSrcAR|out[8]~9_combout ) # (!\multiplexer_fwdb10_11|out[8]~15_combout )))) # (!\multiplexer_ALUSrcAR|out[9]~13_combout  
// & (((!\multiplexer_ALUSrcAR|out[8]~9_combout )) # (!\multiplexer_fwdb10_11|out[8]~15_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.datab(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datac(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.datad(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~35 .lut_mask = 16'h153F;
defparam \inst19|Mux1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \inst19|Mux1~36 (
// Equation(s):
// \inst19|Mux1~36_combout  = (\multiplexer_fwdb10_11|out[10]~19_combout  & (!\multiplexer_ALUSrcAR|out[10]~12_combout  & ((!\multiplexer_fwdb10_11|out[11]~21_combout ) # (!\multiplexer_ALUSrcAR|out[11]~15_combout )))) # 
// (!\multiplexer_fwdb10_11|out[10]~19_combout  & (((!\multiplexer_fwdb10_11|out[11]~21_combout ) # (!\multiplexer_ALUSrcAR|out[11]~15_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datab(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.datac(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.datad(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~36 .lut_mask = 16'h0777;
defparam \inst19|Mux1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \inst19|Mux1~39 (
// Equation(s):
// \inst19|Mux1~39_combout  = (\inst19|Mux1~37_combout  & (\inst19|Mux1~38_combout  & (\inst19|Mux1~35_combout  & \inst19|Mux1~36_combout )))

	.dataa(\inst19|Mux1~37_combout ),
	.datab(\inst19|Mux1~38_combout ),
	.datac(\inst19|Mux1~35_combout ),
	.datad(\inst19|Mux1~36_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~39 .lut_mask = 16'h8000;
defparam \inst19|Mux1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \inst19|Mux1~29 (
// Equation(s):
// \inst19|Mux1~29_combout  = (!\inst20|ALUOp_EX [0] & (!\inst20|ALUOp_EX [2] & ((!\multiplexer_ALUSrcAR|out[0]~22_combout ) # (!\multiplexer_fwdb10_11|out[0]~31_combout ))))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.datac(\inst20|ALUOp_EX [2]),
	.datad(\multiplexer_ALUSrcAR|out[0]~22_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~29 .lut_mask = 16'h0105;
defparam \inst19|Mux1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \inst19|Mux1~30 (
// Equation(s):
// \inst19|Mux1~30_combout  = (\multiplexer_ALUSrcAR|out[2]~20_combout  & (!\multiplexer_fwdb10_11|out[2]~3_combout  & ((!\multiplexer_ALUSrcAR|out[3]~5_combout ) # (!\multiplexer_fwdb10_11|out[3]~5_combout )))) # (!\multiplexer_ALUSrcAR|out[2]~20_combout  & 
// (((!\multiplexer_ALUSrcAR|out[3]~5_combout )) # (!\multiplexer_fwdb10_11|out[3]~5_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[2]~20_combout ),
	.datab(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.datac(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.datad(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~30 .lut_mask = 16'h153F;
defparam \inst19|Mux1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \inst19|Mux1~31 (
// Equation(s):
// \inst19|Mux1~31_combout  = (\inst19|Mux1~29_combout  & (\inst19|Mux1~30_combout  & ((!\multiplexer_ALUSrcAR|out[1]~1_combout ) # (!\multiplexer_fwdb10_11|out[1]~1_combout ))))

	.dataa(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.datab(\inst19|Mux1~29_combout ),
	.datac(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.datad(\inst19|Mux1~30_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~31 .lut_mask = 16'h4C00;
defparam \inst19|Mux1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \inst19|Mux1~32 (
// Equation(s):
// \inst19|Mux1~32_combout  = (\multiplexer_ALUSrcAR|out[5]~8_combout  & (!\multiplexer_fwdb10_11|out[5]~9_combout  & ((!\multiplexer_ALUSrcAR|out[4]~3_combout ) # (!\multiplexer_fwdb10_11|out[4]~7_combout )))) # (!\multiplexer_ALUSrcAR|out[5]~8_combout  & 
// (((!\multiplexer_ALUSrcAR|out[4]~3_combout ) # (!\multiplexer_fwdb10_11|out[4]~7_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.datab(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datac(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datad(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~32 .lut_mask = 16'h0777;
defparam \inst19|Mux1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \inst19|Mux1~33 (
// Equation(s):
// \inst19|Mux1~33_combout  = (\multiplexer_ALUSrcAR|out[7]~11_combout  & (!\multiplexer_fwdb10_11|out[7]~13_combout  & ((!\multiplexer_ALUSrcAR|out[6]~7_combout ) # (!\multiplexer_fwdb10_11|out[6]~11_combout )))) # (!\multiplexer_ALUSrcAR|out[7]~11_combout  
// & (((!\multiplexer_ALUSrcAR|out[6]~7_combout )) # (!\multiplexer_fwdb10_11|out[6]~11_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.datad(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~33 .lut_mask = 16'h135F;
defparam \inst19|Mux1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \inst19|Mux1~34 (
// Equation(s):
// \inst19|Mux1~34_combout  = (\inst19|Mux1~31_combout  & (\inst19|Mux1~32_combout  & \inst19|Mux1~33_combout ))

	.dataa(gnd),
	.datab(\inst19|Mux1~31_combout ),
	.datac(\inst19|Mux1~32_combout ),
	.datad(\inst19|Mux1~33_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~34 .lut_mask = 16'hC000;
defparam \inst19|Mux1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \inst19|Mux1~23 (
// Equation(s):
// \inst19|Mux1~23_combout  = (!\multiplexer_ALUSrcAR|out[2]~20_combout  & (!\multiplexer_ALUSrcAR|out[3]~5_combout  & (!\multiplexer_ALUSrcAR|out[1]~1_combout  & !\multiplexer_ALUSrcAR|out[0]~22_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[2]~20_combout ),
	.datab(\multiplexer_ALUSrcAR|out[3]~5_combout ),
	.datac(\multiplexer_ALUSrcAR|out[1]~1_combout ),
	.datad(\multiplexer_ALUSrcAR|out[0]~22_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~23 .lut_mask = 16'h0001;
defparam \inst19|Mux1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \inst19|Mux1~25 (
// Equation(s):
// \inst19|Mux1~25_combout  = (!\multiplexer_ALUSrcAR|out[10]~12_combout  & (!\multiplexer_ALUSrcAR|out[8]~9_combout  & !\multiplexer_ALUSrcAR|out[9]~13_combout ))

	.dataa(\multiplexer_ALUSrcAR|out[10]~12_combout ),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcAR|out[8]~9_combout ),
	.datad(\multiplexer_ALUSrcAR|out[9]~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~25 .lut_mask = 16'h0005;
defparam \inst19|Mux1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \inst19|Mux1~26 (
// Equation(s):
// \inst19|Mux1~26_combout  = (!\multiplexer_ALUSrcAR|out[13]~18_combout  & (!\multiplexer_ALUSrcAR|out[11]~15_combout  & !\multiplexer_ALUSrcAR|out[12]~14_combout ))

	.dataa(\multiplexer_ALUSrcAR|out[13]~18_combout ),
	.datab(\multiplexer_ALUSrcAR|out[11]~15_combout ),
	.datac(\multiplexer_ALUSrcAR|out[12]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|Mux1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~26 .lut_mask = 16'h0101;
defparam \inst19|Mux1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \inst19|Mux1~27 (
// Equation(s):
// \inst19|Mux1~27_combout  = (\inst19|Mux1~25_combout  & (!\multiplexer_ALUSrcAR|out[15]~16_combout  & (\inst19|Mux1~26_combout  & !\multiplexer_ALUSrcAR|out[14]~17_combout )))

	.dataa(\inst19|Mux1~25_combout ),
	.datab(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.datac(\inst19|Mux1~26_combout ),
	.datad(\multiplexer_ALUSrcAR|out[14]~17_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~27 .lut_mask = 16'h0020;
defparam \inst19|Mux1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \inst19|Mux1~17 (
// Equation(s):
// \inst19|Mux1~17_combout  = (!\multiplexer_fwdb10_11|out[14]~25_combout  & (!\multiplexer_fwdb10_11|out[15]~27_combout  & (!\multiplexer_fwdb10_11|out[12]~23_combout  & !\multiplexer_fwdb10_11|out[13]~29_combout )))

	.dataa(\multiplexer_fwdb10_11|out[14]~25_combout ),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\multiplexer_fwdb10_11|out[12]~23_combout ),
	.datad(\multiplexer_fwdb10_11|out[13]~29_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~17 .lut_mask = 16'h0001;
defparam \inst19|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \inst19|Mux1~20 (
// Equation(s):
// \inst19|Mux1~20_combout  = (\multiplexer_fwdb10_11|out[2]~3_combout ) # ((\multiplexer_fwdb10_11|out[3]~5_combout ) # (\multiplexer_fwdb10_11|out[1]~1_combout ))

	.dataa(\multiplexer_fwdb10_11|out[2]~3_combout ),
	.datab(gnd),
	.datac(\multiplexer_fwdb10_11|out[3]~5_combout ),
	.datad(\multiplexer_fwdb10_11|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~20 .lut_mask = 16'hFFFA;
defparam \inst19|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \inst19|Mux1~19 (
// Equation(s):
// \inst19|Mux1~19_combout  = (!\multiplexer_fwdb10_11|out[11]~21_combout  & (!\multiplexer_fwdb10_11|out[10]~19_combout  & (!\multiplexer_fwdb10_11|out[8]~15_combout  & !\multiplexer_fwdb10_11|out[9]~17_combout )))

	.dataa(\multiplexer_fwdb10_11|out[11]~21_combout ),
	.datab(\multiplexer_fwdb10_11|out[10]~19_combout ),
	.datac(\multiplexer_fwdb10_11|out[8]~15_combout ),
	.datad(\multiplexer_fwdb10_11|out[9]~17_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~19 .lut_mask = 16'h0001;
defparam \inst19|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \inst19|Mux1~18 (
// Equation(s):
// \inst19|Mux1~18_combout  = (!\multiplexer_fwdb10_11|out[4]~7_combout  & (!\multiplexer_fwdb10_11|out[5]~9_combout  & (!\multiplexer_fwdb10_11|out[6]~11_combout  & !\multiplexer_fwdb10_11|out[7]~13_combout )))

	.dataa(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datab(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datac(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datad(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~18 .lut_mask = 16'h0001;
defparam \inst19|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \inst19|Mux1~21 (
// Equation(s):
// \inst19|Mux1~21_combout  = (!\inst19|Mux1~20_combout  & (\inst19|Mux1~19_combout  & (\inst19|Mux1~18_combout  & !\multiplexer_fwdb10_11|out[0]~31_combout )))

	.dataa(\inst19|Mux1~20_combout ),
	.datab(\inst19|Mux1~19_combout ),
	.datac(\inst19|Mux1~18_combout ),
	.datad(\multiplexer_fwdb10_11|out[0]~31_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~21 .lut_mask = 16'h0040;
defparam \inst19|Mux1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \inst19|Mux1~22 (
// Equation(s):
// \inst19|Mux1~22_combout  = (\inst20|ALUOp_EX [0] & (!\inst20|ALUOp_EX [2] & (\inst19|Mux1~17_combout  & \inst19|Mux1~21_combout ))) # (!\inst20|ALUOp_EX [0] & (\inst20|ALUOp_EX [2]))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\inst20|ALUOp_EX [2]),
	.datac(\inst19|Mux1~17_combout ),
	.datad(\inst19|Mux1~21_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~22 .lut_mask = 16'h6444;
defparam \inst19|Mux1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \inst19|Mux1~24 (
// Equation(s):
// \inst19|Mux1~24_combout  = (!\multiplexer_ALUSrcAR|out[6]~7_combout  & (!\multiplexer_ALUSrcAR|out[4]~3_combout  & (!\multiplexer_ALUSrcAR|out[5]~8_combout  & !\multiplexer_ALUSrcAR|out[7]~11_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[6]~7_combout ),
	.datab(\multiplexer_ALUSrcAR|out[4]~3_combout ),
	.datac(\multiplexer_ALUSrcAR|out[5]~8_combout ),
	.datad(\multiplexer_ALUSrcAR|out[7]~11_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~24 .lut_mask = 16'h0001;
defparam \inst19|Mux1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \inst19|Mux1~28 (
// Equation(s):
// \inst19|Mux1~28_combout  = (\inst19|Mux1~23_combout  & (\inst19|Mux1~27_combout  & (\inst19|Mux1~22_combout  & \inst19|Mux1~24_combout )))

	.dataa(\inst19|Mux1~23_combout ),
	.datab(\inst19|Mux1~27_combout ),
	.datac(\inst19|Mux1~22_combout ),
	.datad(\inst19|Mux1~24_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~28 .lut_mask = 16'h8000;
defparam \inst19|Mux1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \inst19|Mux1~40 (
// Equation(s):
// \inst19|Mux1~40_combout  = (\inst20|ALUOp_EX [1] & ((\inst19|Mux1~28_combout ) # ((\inst19|Mux1~39_combout  & \inst19|Mux1~34_combout ))))

	.dataa(\inst19|Mux1~39_combout ),
	.datab(\inst19|Mux1~34_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\inst19|Mux1~28_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~40 .lut_mask = 16'hF080;
defparam \inst19|Mux1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneive_lcell_comb \inst19|Mux1~46 (
// Equation(s):
// \inst19|Mux1~46_combout  = (\inst19|Mux1~40_combout ) # ((\inst19|Mux1~45_combout  & (!\inst19|Add2~28_combout  & !\inst19|Add2~30_combout )))

	.dataa(\inst19|Mux1~45_combout ),
	.datab(\inst19|Add2~28_combout ),
	.datac(\inst19|Add2~30_combout ),
	.datad(\inst19|Mux1~40_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~46 .lut_mask = 16'hFF02;
defparam \inst19|Mux1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~0 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~0_combout  = (!\inst20|DRSrc_EX~q  & (!\inst20|ALUOp_EX [3] & !\inst20|SZCVSrc_EX~q ))

	.dataa(\inst20|DRSrc_EX~q ),
	.datab(gnd),
	.datac(\inst20|ALUOp_EX [3]),
	.datad(\inst20|SZCVSrc_EX~q ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~0 .lut_mask = 16'h0005;
defparam \multiplexer_SZCZSrc|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~1 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~1_combout  = (\multiplexer_SZCZSrc|out[2]~0_combout  & ((\inst19|Mux1~16_combout ) # (\inst19|Mux1~46_combout )))

	.dataa(gnd),
	.datab(\inst19|Mux1~16_combout ),
	.datac(\inst19|Mux1~46_combout ),
	.datad(\multiplexer_SZCZSrc|out[2]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~1 .lut_mask = 16'hFC00;
defparam \multiplexer_SZCZSrc|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \multiplexer_SZCZSrc|out[2]~9 (
// Equation(s):
// \multiplexer_SZCZSrc|out[2]~9_combout  = (\multiplexer_SZCZSrc|out[2]~7_combout ) # ((\multiplexer_SZCZSrc|out[2]~1_combout ) # ((\inst19|Mux1~48_combout  & \multiplexer_SZCZSrc|out[2]~8_combout )))

	.dataa(\inst19|Mux1~48_combout ),
	.datab(\multiplexer_SZCZSrc|out[2]~7_combout ),
	.datac(\multiplexer_SZCZSrc|out[2]~8_combout ),
	.datad(\multiplexer_SZCZSrc|out[2]~1_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out[2]~9 .lut_mask = 16'hFFEC;
defparam \multiplexer_SZCZSrc|out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \inst114|branch~7 (
// Equation(s):
// \inst114|branch~7_combout  = (\inst114|branch~4_combout ) # ((\inst114|branch~6_combout  & ((\inst114|branch~5_combout ) # (\multiplexer_SZCZSrc|out[2]~9_combout ))))

	.dataa(\inst114|branch~4_combout ),
	.datab(\inst114|branch~6_combout ),
	.datac(\inst114|branch~5_combout ),
	.datad(\multiplexer_SZCZSrc|out[2]~9_combout ),
	.cin(gnd),
	.combout(\inst114|branch~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~7 .lut_mask = 16'hEEEA;
defparam \inst114|branch~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N23
dffeas \PC|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[4]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[4] .is_wysiwyg = "true";
defparam \PC|q[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X58_Y24_N0
cycloneive_ram_block \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|q [11],\PC|q [10],\PC|q [9],\PC|q [8],\PC|q [7],\PC|q [6],\PC|q [5],\PC|q [4],\PC|q [3],\PC|q [2],\PC|q [1],\PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "All_Instructions.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_afl1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000933303F30033002200880220118805510144011000110000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFA0A;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N21
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hE4E4;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneive_lcell_comb \IR|q~37 (
// Equation(s):
// \IR|q~37_combout  = (!\inst114|IFFlush~combout  & (\reset2~q  & \instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(\inst114|IFFlush~combout ),
	.datab(\reset2~q ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|q~37_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~37 .lut_mask = 16'h4040;
defparam \IR|q~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneive_lcell_comb \IR|q~32 (
// Equation(s):
// \IR|q~32_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~4_combout  & (!\inst114|branch~9_combout  & \IR|q~37_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\inst114|branch~9_combout ),
	.datad(\IR|q~37_combout ),
	.cin(gnd),
	.combout(\IR|q~32_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~32 .lut_mask = 16'h0100;
defparam \IR|q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneive_lcell_comb \IR|q[0]~33 (
// Equation(s):
// \IR|q[0]~33_combout  = (\inst114|IFFlush~combout ) # ((\inst114|branch~7_combout ) # ((\sysrunIFID~0_combout ) # (!\reset2~q )))

	.dataa(\inst114|IFFlush~combout ),
	.datab(\inst114|branch~7_combout ),
	.datac(\sysrunIFID~0_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\IR|q[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[0]~33 .lut_mask = 16'hFEFF;
defparam \IR|q[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N17
dffeas \IR|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[3] .is_wysiwyg = "true";
defparam \IR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneive_lcell_comb \PC|q[3]~feeder (
// Equation(s):
// \PC|q[3]~feeder_combout  = \PC|q[3]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[3]~22_combout ),
	.cin(gnd),
	.combout(\PC|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[3]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \PC|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[3]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[3] .is_wysiwyg = "true";
defparam \PC|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneive_lcell_comb \IR|q~38 (
// Equation(s):
// \IR|q~38_combout  = (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\reset2~q  & !\inst114|IFFlush~combout ))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\reset2~q ),
	.datac(\inst114|IFFlush~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|q~38_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~38 .lut_mask = 16'h0808;
defparam \IR|q~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneive_lcell_comb \IR|q~34 (
// Equation(s):
// \IR|q~34_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~4_combout  & (!\inst114|branch~9_combout  & \IR|q~38_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\inst114|branch~9_combout ),
	.datad(\IR|q~38_combout ),
	.cin(gnd),
	.combout(\IR|q~34_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~34 .lut_mask = 16'h0100;
defparam \IR|q~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N3
dffeas \IR|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[2] .is_wysiwyg = "true";
defparam \IR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneive_lcell_comb \PC|q[2]~feeder (
// Equation(s):
// \PC|q[2]~feeder_combout  = \PC|q[2]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[2]~20_combout ),
	.cin(gnd),
	.combout(\PC|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[2]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \PC|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[2]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[2] .is_wysiwyg = "true";
defparam \PC|q[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cycloneive_ram_block \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|q [11],\PC|q [10],\PC|q [9],\PC|q [8],\PC|q [7],\PC|q [6],\PC|q [5],\PC|q [4],\PC|q [3],\PC|q [2],\PC|q [1],\PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "All_Instructions.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_afl1:auto_generated|altsyncram_qob2:altsyncram1|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010081322879184408673868A051805020E73818A09181D8093388A118025F;
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFA0A;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N19
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneive_lcell_comb \IR|q~39 (
// Equation(s):
// \IR|q~39_combout  = (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\reset2~q  & !\inst114|IFFlush~combout ))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\reset2~q ),
	.datac(\inst114|IFFlush~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|q~39_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~39 .lut_mask = 16'h0808;
defparam \IR|q~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneive_lcell_comb \IR|q~35 (
// Equation(s):
// \IR|q~35_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~4_combout  & (!\inst114|branch~9_combout  & \IR|q~39_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\inst114|branch~9_combout ),
	.datad(\IR|q~39_combout ),
	.cin(gnd),
	.combout(\IR|q~35_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~35 .lut_mask = 16'h0100;
defparam \IR|q~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N29
dffeas \IR|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[1] .is_wysiwyg = "true";
defparam \IR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneive_lcell_comb \PC|q[1]~feeder (
// Equation(s):
// \PC|q[1]~feeder_combout  = \PC|q[1]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[1]~18_combout ),
	.cin(gnd),
	.combout(\PC|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[1]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N21
dffeas \PC|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[1]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[1] .is_wysiwyg = "true";
defparam \PC|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneive_lcell_comb \IR|q~40 (
// Equation(s):
// \IR|q~40_combout  = (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\reset2~q  & !\inst114|IFFlush~combout ))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\reset2~q ),
	.datac(\inst114|IFFlush~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|q~40_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~40 .lut_mask = 16'h0808;
defparam \IR|q~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneive_lcell_comb \IR|q~36 (
// Equation(s):
// \IR|q~36_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~4_combout  & (!\inst114|branch~9_combout  & \IR|q~40_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\inst114|branch~9_combout ),
	.datad(\IR|q~40_combout ),
	.cin(gnd),
	.combout(\IR|q~36_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~36 .lut_mask = 16'h0100;
defparam \IR|q~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \IR|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[0] .is_wysiwyg = "true";
defparam \IR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneive_lcell_comb \PC|q[0]~feeder (
// Equation(s):
// \PC|q[0]~feeder_combout  = \PC|q[0]~16_combout 

	.dataa(gnd),
	.datab(\PC|q[0]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[0]~feeder .lut_mask = 16'hCCCC;
defparam \PC|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N15
dffeas \PC|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[0]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[0] .is_wysiwyg = "true";
defparam \PC|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCFC0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N1
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hFC00;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 .lut_mask = 16'hFF40;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N9
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 .lut_mask = 16'hBFFF;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hF111;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N1
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y27_N3
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y27_N5
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N7
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h00AD;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hF0E0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hF888;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hA00D;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h2C00;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0C0E;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0002;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h00EC;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6 .lut_mask = 16'hFFC8;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N7
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h5444;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hCC0A;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h50F0;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N11
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0E04;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N9
dffeas \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hF0EE;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hAAA0;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(gnd),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFA50;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N13
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0002;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 .lut_mask = 16'hAAEA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N27
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 .lut_mask = 16'hF7FF;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'hC0D5;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'hF008;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'hA0AC;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h0AAA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9 .lut_mask = 16'hFAEA;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N25
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h6222;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h00C3;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hAE84;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h4450;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N5
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(gnd),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0F03;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hACA0;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h30F0;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N11
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hCE00;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hF444;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h4450;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N1
dffeas \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneive_lcell_comb \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datad(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hFE32;
defparam \dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hE2C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y28_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h3C03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h0C48;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h5D08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h5118;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h0CAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hD42D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h222A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h0758;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h0ACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h0FA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'h88F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0108;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h4422;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h666D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .lut_mask = 16'hFFC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h1100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h3320;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h3320;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h3202;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hCEC2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h0084;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h5400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h4540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\dataMemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h00CF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0F2F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \instruction_memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneive_lcell_comb \IR|q[4]~14 (
// Equation(s):
// \IR|q[4]~14_combout  = (!\inst6~0_combout  & ((\sysrunIFID~0_combout  & (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4])) # (!\sysrunIFID~0_combout  & ((\IR|q [4])))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\IR|q [4]),
	.datac(\inst6~0_combout ),
	.datad(\sysrunIFID~0_combout ),
	.cin(gnd),
	.combout(\IR|q[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[4]~14 .lut_mask = 16'h0A0C;
defparam \IR|q[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneive_lcell_comb \IR|q[4]~15 (
// Equation(s):
// \IR|q[4]~15_combout  = (!\inst114|branch~9_combout  & (!\inst114|branch~8_combout  & (!\inst114|branch~4_combout  & \IR|q[4]~14_combout )))

	.dataa(\inst114|branch~9_combout ),
	.datab(\inst114|branch~8_combout ),
	.datac(\inst114|branch~4_combout ),
	.datad(\IR|q[4]~14_combout ),
	.cin(gnd),
	.combout(\IR|q[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[4]~15 .lut_mask = 16'h0100;
defparam \IR|q[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N19
dffeas \IR|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[4] .is_wysiwyg = "true";
defparam \IR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneive_lcell_comb \inst114|Equal11~0 (
// Equation(s):
// \inst114|Equal11~0_combout  = (!\IR|q [5] & (!\IR|q [4] & (\IR|q [6] & \inst114|Equal8~0_combout )))

	.dataa(\IR|q [5]),
	.datab(\IR|q [4]),
	.datac(\IR|q [6]),
	.datad(\inst114|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst114|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal11~0 .lut_mask = 16'h1000;
defparam \inst114|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cycloneive_lcell_comb \inst114|inputEnable_IDEX~0 (
// Equation(s):
// \inst114|inputEnable_IDEX~0_combout  = (\reset2~q  & \inst114|Equal11~0_combout )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst114|Equal11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|inputEnable_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|inputEnable_IDEX~0 .lut_mask = 16'hA0A0;
defparam \inst114|inputEnable_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N29
dffeas \inst114|inputEnable_IDEX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|inputEnable_IDEX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|inputEnable_IDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|inputEnable_IDEX .is_wysiwyg = "true";
defparam \inst114|inputEnable_IDEX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneive_lcell_comb \inst114|halt_MEMWB~0 (
// Equation(s):
// \inst114|halt_MEMWB~0_combout  = (\reset2~q  & \inst114|halt_EXMEM~q )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst114|halt_EXMEM~q ),
	.cin(gnd),
	.combout(\inst114|halt_MEMWB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|halt_MEMWB~0 .lut_mask = 16'hAA00;
defparam \inst114|halt_MEMWB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N17
dffeas \inst114|halt_MEMWB (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|halt_MEMWB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|halt_MEMWB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|halt_MEMWB .is_wysiwyg = "true";
defparam \inst114|halt_MEMWB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cycloneive_lcell_comb \inst114|always0~0 (
// Equation(s):
// \inst114|always0~0_combout  = (\inst114|systemRunning~q  & ((\inst114|inputEnable_IDEX~q ) # (\inst114|halt_MEMWB~q )))

	.dataa(gnd),
	.datab(\inst114|inputEnable_IDEX~q ),
	.datac(\inst114|systemRunning~q ),
	.datad(\inst114|halt_MEMWB~q ),
	.cin(gnd),
	.combout(\inst114|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|always0~0 .lut_mask = 16'hF0C0;
defparam \inst114|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cycloneive_lcell_comb \inst114|Add0~0 (
// Equation(s):
// \inst114|Add0~0_combout  = \inst114|counter [0] $ (VCC)
// \inst114|Add0~1  = CARRY(\inst114|counter [0])

	.dataa(\inst114|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst114|Add0~0_combout ),
	.cout(\inst114|Add0~1 ));
// synopsys translate_off
defparam \inst114|Add0~0 .lut_mask = 16'h55AA;
defparam \inst114|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N22
cycloneive_io_ibuf \exec~input (
	.i(exec),
	.ibar(gnd),
	.o(\exec~input_o ));
// synopsys translate_off
defparam \exec~input .bus_hold = "false";
defparam \exec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas exec1(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exec~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec1~q ),
	.prn(vcc));
// synopsys translate_off
defparam exec1.is_wysiwyg = "true";
defparam exec1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneive_lcell_comb \exec2~feeder (
// Equation(s):
// \exec2~feeder_combout  = \exec1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exec1~q ),
	.cin(gnd),
	.combout(\exec2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exec2~feeder .lut_mask = 16'hFF00;
defparam \exec2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N1
dffeas exec2(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\exec2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec2~q ),
	.prn(vcc));
// synopsys translate_off
defparam exec2.is_wysiwyg = "true";
defparam exec2.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cycloneive_lcell_comb \inst114|exec_pre~1 (
// Equation(s):
// \inst114|exec_pre~1_combout  = !\exec2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exec2~q ),
	.cin(gnd),
	.combout(\inst114|exec_pre~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|exec_pre~1 .lut_mask = 16'h00FF;
defparam \inst114|exec_pre~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneive_lcell_comb \inst114|exec_pre~0 (
// Equation(s):
// \inst114|exec_pre~0_combout  = (((!\inst114|inputEnable_IDEX~q  & !\inst114|halt_MEMWB~q )) # (!\inst114|systemRunning~q )) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(\inst114|inputEnable_IDEX~q ),
	.datac(\inst114|systemRunning~q ),
	.datad(\inst114|halt_MEMWB~q ),
	.cin(gnd),
	.combout(\inst114|exec_pre~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|exec_pre~0 .lut_mask = 16'h5F7F;
defparam \inst114|exec_pre~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \inst114|exec_pre (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|exec_pre~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|exec_pre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|exec_pre .is_wysiwyg = "true";
defparam \inst114|exec_pre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneive_lcell_comb \inst114|always0~1 (
// Equation(s):
// \inst114|always0~1_combout  = \exec2~q  $ (\inst114|exec_pre~q )

	.dataa(gnd),
	.datab(\exec2~q ),
	.datac(gnd),
	.datad(\inst114|exec_pre~q ),
	.cin(gnd),
	.combout(\inst114|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|always0~1 .lut_mask = 16'h33CC;
defparam \inst114|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cycloneive_lcell_comb \inst114|counter~16 (
// Equation(s):
// \inst114|counter~16_combout  = (!\inst114|always0~0_combout  & ((\inst114|always0~1_combout  & (\inst114|Add0~0_combout  & !\inst114|Equal0~4_combout )) # (!\inst114|always0~1_combout  & ((\inst114|Equal0~4_combout )))))

	.dataa(\inst114|Add0~0_combout ),
	.datab(\inst114|always0~1_combout ),
	.datac(\inst114|always0~0_combout ),
	.datad(\inst114|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst114|counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~16 .lut_mask = 16'h0308;
defparam \inst114|counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneive_lcell_comb \inst114|counter~17 (
// Equation(s):
// \inst114|counter~17_combout  = (\inst114|counter~16_combout ) # ((\inst114|always0~0_combout  & \inst114|counter [0]))

	.dataa(\inst114|always0~0_combout ),
	.datab(gnd),
	.datac(\inst114|counter [0]),
	.datad(\inst114|counter~16_combout ),
	.cin(gnd),
	.combout(\inst114|counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~17 .lut_mask = 16'hFFA0;
defparam \inst114|counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N11
dffeas \inst114|counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[0] .is_wysiwyg = "true";
defparam \inst114|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneive_lcell_comb \inst114|Add0~2 (
// Equation(s):
// \inst114|Add0~2_combout  = (\inst114|counter [1] & (!\inst114|Add0~1 )) # (!\inst114|counter [1] & ((\inst114|Add0~1 ) # (GND)))
// \inst114|Add0~3  = CARRY((!\inst114|Add0~1 ) # (!\inst114|counter [1]))

	.dataa(gnd),
	.datab(\inst114|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~1 ),
	.combout(\inst114|Add0~2_combout ),
	.cout(\inst114|Add0~3 ));
// synopsys translate_off
defparam \inst114|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst114|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cycloneive_lcell_comb \inst114|counter~15 (
// Equation(s):
// \inst114|counter~15_combout  = (\inst114|Add0~2_combout  & !\inst114|counter[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst114|Add0~2_combout ),
	.datad(\inst114|counter[3]~0_combout ),
	.cin(gnd),
	.combout(\inst114|counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~15 .lut_mask = 16'h00F0;
defparam \inst114|counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N27
dffeas \inst114|counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[1] .is_wysiwyg = "true";
defparam \inst114|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cycloneive_lcell_comb \inst114|Add0~4 (
// Equation(s):
// \inst114|Add0~4_combout  = (\inst114|counter [2] & (\inst114|Add0~3  $ (GND))) # (!\inst114|counter [2] & (!\inst114|Add0~3  & VCC))
// \inst114|Add0~5  = CARRY((\inst114|counter [2] & !\inst114|Add0~3 ))

	.dataa(\inst114|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~3 ),
	.combout(\inst114|Add0~4_combout ),
	.cout(\inst114|Add0~5 ));
// synopsys translate_off
defparam \inst114|Add0~4 .lut_mask = 16'hA50A;
defparam \inst114|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cycloneive_lcell_comb \inst114|counter~14 (
// Equation(s):
// \inst114|counter~14_combout  = (!\inst114|counter[3]~0_combout  & \inst114|Add0~4_combout )

	.dataa(\inst114|counter[3]~0_combout ),
	.datab(gnd),
	.datac(\inst114|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~14 .lut_mask = 16'h5050;
defparam \inst114|counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N7
dffeas \inst114|counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[2] .is_wysiwyg = "true";
defparam \inst114|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneive_lcell_comb \inst114|Add0~6 (
// Equation(s):
// \inst114|Add0~6_combout  = (\inst114|counter [3] & (!\inst114|Add0~5 )) # (!\inst114|counter [3] & ((\inst114|Add0~5 ) # (GND)))
// \inst114|Add0~7  = CARRY((!\inst114|Add0~5 ) # (!\inst114|counter [3]))

	.dataa(\inst114|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~5 ),
	.combout(\inst114|Add0~6_combout ),
	.cout(\inst114|Add0~7 ));
// synopsys translate_off
defparam \inst114|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst114|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cycloneive_lcell_comb \inst114|counter~13 (
// Equation(s):
// \inst114|counter~13_combout  = (\inst114|Add0~6_combout  & !\inst114|counter[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst114|Add0~6_combout ),
	.datad(\inst114|counter[3]~0_combout ),
	.cin(gnd),
	.combout(\inst114|counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~13 .lut_mask = 16'h00F0;
defparam \inst114|counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N17
dffeas \inst114|counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[3] .is_wysiwyg = "true";
defparam \inst114|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cycloneive_lcell_comb \inst114|Add0~8 (
// Equation(s):
// \inst114|Add0~8_combout  = (\inst114|counter [4] & (\inst114|Add0~7  $ (GND))) # (!\inst114|counter [4] & (!\inst114|Add0~7  & VCC))
// \inst114|Add0~9  = CARRY((\inst114|counter [4] & !\inst114|Add0~7 ))

	.dataa(gnd),
	.datab(\inst114|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~7 ),
	.combout(\inst114|Add0~8_combout ),
	.cout(\inst114|Add0~9 ));
// synopsys translate_off
defparam \inst114|Add0~8 .lut_mask = 16'hC30C;
defparam \inst114|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneive_lcell_comb \inst114|counter~4 (
// Equation(s):
// \inst114|counter~4_combout  = (\inst114|Add0~8_combout  & !\inst114|counter[3]~0_combout )

	.dataa(\inst114|Add0~8_combout ),
	.datab(gnd),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~4 .lut_mask = 16'h0A0A;
defparam \inst114|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N23
dffeas \inst114|counter[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[4] .is_wysiwyg = "true";
defparam \inst114|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
cycloneive_lcell_comb \inst114|Add0~10 (
// Equation(s):
// \inst114|Add0~10_combout  = (\inst114|counter [5] & (!\inst114|Add0~9 )) # (!\inst114|counter [5] & ((\inst114|Add0~9 ) # (GND)))
// \inst114|Add0~11  = CARRY((!\inst114|Add0~9 ) # (!\inst114|counter [5]))

	.dataa(\inst114|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~9 ),
	.combout(\inst114|Add0~10_combout ),
	.cout(\inst114|Add0~11 ));
// synopsys translate_off
defparam \inst114|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst114|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
cycloneive_lcell_comb \inst114|counter~3 (
// Equation(s):
// \inst114|counter~3_combout  = (\inst114|Add0~10_combout  & !\inst114|counter[3]~0_combout )

	.dataa(\inst114|Add0~10_combout ),
	.datab(gnd),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~3 .lut_mask = 16'h0A0A;
defparam \inst114|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N5
dffeas \inst114|counter[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[5] .is_wysiwyg = "true";
defparam \inst114|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneive_lcell_comb \inst114|Add0~12 (
// Equation(s):
// \inst114|Add0~12_combout  = (\inst114|counter [6] & (\inst114|Add0~11  $ (GND))) # (!\inst114|counter [6] & (!\inst114|Add0~11  & VCC))
// \inst114|Add0~13  = CARRY((\inst114|counter [6] & !\inst114|Add0~11 ))

	.dataa(gnd),
	.datab(\inst114|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~11 ),
	.combout(\inst114|Add0~12_combout ),
	.cout(\inst114|Add0~13 ));
// synopsys translate_off
defparam \inst114|Add0~12 .lut_mask = 16'hC30C;
defparam \inst114|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cycloneive_lcell_comb \inst114|counter~2 (
// Equation(s):
// \inst114|counter~2_combout  = (\inst114|Add0~12_combout  & !\inst114|counter[3]~0_combout )

	.dataa(\inst114|Add0~12_combout ),
	.datab(gnd),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~2 .lut_mask = 16'h0A0A;
defparam \inst114|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N19
dffeas \inst114|counter[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[6] .is_wysiwyg = "true";
defparam \inst114|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cycloneive_lcell_comb \inst114|Add0~14 (
// Equation(s):
// \inst114|Add0~14_combout  = (\inst114|counter [7] & (!\inst114|Add0~13 )) # (!\inst114|counter [7] & ((\inst114|Add0~13 ) # (GND)))
// \inst114|Add0~15  = CARRY((!\inst114|Add0~13 ) # (!\inst114|counter [7]))

	.dataa(gnd),
	.datab(\inst114|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~13 ),
	.combout(\inst114|Add0~14_combout ),
	.cout(\inst114|Add0~15 ));
// synopsys translate_off
defparam \inst114|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst114|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneive_lcell_comb \inst114|counter~1 (
// Equation(s):
// \inst114|counter~1_combout  = (\inst114|Add0~14_combout  & !\inst114|counter[3]~0_combout )

	.dataa(\inst114|Add0~14_combout ),
	.datab(gnd),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~1 .lut_mask = 16'h0A0A;
defparam \inst114|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N17
dffeas \inst114|counter[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[7] .is_wysiwyg = "true";
defparam \inst114|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cycloneive_lcell_comb \inst114|Equal0~0 (
// Equation(s):
// \inst114|Equal0~0_combout  = (!\inst114|counter [4] & (!\inst114|counter [7] & (!\inst114|counter [5] & !\inst114|counter [6])))

	.dataa(\inst114|counter [4]),
	.datab(\inst114|counter [7]),
	.datac(\inst114|counter [5]),
	.datad(\inst114|counter [6]),
	.cin(gnd),
	.combout(\inst114|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal0~0 .lut_mask = 16'h0001;
defparam \inst114|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneive_lcell_comb \inst114|Add0~16 (
// Equation(s):
// \inst114|Add0~16_combout  = (\inst114|counter [8] & (\inst114|Add0~15  $ (GND))) # (!\inst114|counter [8] & (!\inst114|Add0~15  & VCC))
// \inst114|Add0~17  = CARRY((\inst114|counter [8] & !\inst114|Add0~15 ))

	.dataa(\inst114|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~15 ),
	.combout(\inst114|Add0~16_combout ),
	.cout(\inst114|Add0~17 ));
// synopsys translate_off
defparam \inst114|Add0~16 .lut_mask = 16'hA50A;
defparam \inst114|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
cycloneive_lcell_comb \inst114|counter~5 (
// Equation(s):
// \inst114|counter~5_combout  = (!\inst114|counter[3]~0_combout  & \inst114|Add0~16_combout )

	.dataa(\inst114|counter[3]~0_combout ),
	.datab(gnd),
	.datac(\inst114|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~5 .lut_mask = 16'h5050;
defparam \inst114|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N3
dffeas \inst114|counter[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[8] .is_wysiwyg = "true";
defparam \inst114|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cycloneive_lcell_comb \inst114|Add0~18 (
// Equation(s):
// \inst114|Add0~18_combout  = (\inst114|counter [9] & (!\inst114|Add0~17 )) # (!\inst114|counter [9] & ((\inst114|Add0~17 ) # (GND)))
// \inst114|Add0~19  = CARRY((!\inst114|Add0~17 ) # (!\inst114|counter [9]))

	.dataa(\inst114|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~17 ),
	.combout(\inst114|Add0~18_combout ),
	.cout(\inst114|Add0~19 ));
// synopsys translate_off
defparam \inst114|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst114|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cycloneive_lcell_comb \inst114|counter~6 (
// Equation(s):
// \inst114|counter~6_combout  = (\inst114|Add0~18_combout  & !\inst114|counter[3]~0_combout )

	.dataa(gnd),
	.datab(\inst114|Add0~18_combout ),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~6 .lut_mask = 16'h0C0C;
defparam \inst114|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N21
dffeas \inst114|counter[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[9] .is_wysiwyg = "true";
defparam \inst114|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cycloneive_lcell_comb \inst114|Add0~20 (
// Equation(s):
// \inst114|Add0~20_combout  = (\inst114|counter [10] & (\inst114|Add0~19  $ (GND))) # (!\inst114|counter [10] & (!\inst114|Add0~19  & VCC))
// \inst114|Add0~21  = CARRY((\inst114|counter [10] & !\inst114|Add0~19 ))

	.dataa(\inst114|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~19 ),
	.combout(\inst114|Add0~20_combout ),
	.cout(\inst114|Add0~21 ));
// synopsys translate_off
defparam \inst114|Add0~20 .lut_mask = 16'hA50A;
defparam \inst114|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneive_lcell_comb \inst114|counter~7 (
// Equation(s):
// \inst114|counter~7_combout  = (\inst114|Add0~20_combout  & !\inst114|counter[3]~0_combout )

	.dataa(gnd),
	.datab(\inst114|Add0~20_combout ),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~7 .lut_mask = 16'h0C0C;
defparam \inst114|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N31
dffeas \inst114|counter[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[10] .is_wysiwyg = "true";
defparam \inst114|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cycloneive_lcell_comb \inst114|Add0~22 (
// Equation(s):
// \inst114|Add0~22_combout  = (\inst114|counter [11] & (!\inst114|Add0~21 )) # (!\inst114|counter [11] & ((\inst114|Add0~21 ) # (GND)))
// \inst114|Add0~23  = CARRY((!\inst114|Add0~21 ) # (!\inst114|counter [11]))

	.dataa(gnd),
	.datab(\inst114|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~21 ),
	.combout(\inst114|Add0~22_combout ),
	.cout(\inst114|Add0~23 ));
// synopsys translate_off
defparam \inst114|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst114|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cycloneive_lcell_comb \inst114|counter~8 (
// Equation(s):
// \inst114|counter~8_combout  = (\inst114|Add0~22_combout  & !\inst114|counter[3]~0_combout )

	.dataa(gnd),
	.datab(\inst114|Add0~22_combout ),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~8 .lut_mask = 16'h0C0C;
defparam \inst114|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N25
dffeas \inst114|counter[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[11] .is_wysiwyg = "true";
defparam \inst114|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cycloneive_lcell_comb \inst114|Equal0~1 (
// Equation(s):
// \inst114|Equal0~1_combout  = (!\inst114|counter [10] & (!\inst114|counter [9] & (!\inst114|counter [11] & !\inst114|counter [8])))

	.dataa(\inst114|counter [10]),
	.datab(\inst114|counter [9]),
	.datac(\inst114|counter [11]),
	.datad(\inst114|counter [8]),
	.cin(gnd),
	.combout(\inst114|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal0~1 .lut_mask = 16'h0001;
defparam \inst114|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneive_lcell_comb \inst114|Equal0~3 (
// Equation(s):
// \inst114|Equal0~3_combout  = (!\inst114|counter [0] & (!\inst114|counter [2] & (!\inst114|counter [1] & !\inst114|counter [3])))

	.dataa(\inst114|counter [0]),
	.datab(\inst114|counter [2]),
	.datac(\inst114|counter [1]),
	.datad(\inst114|counter [3]),
	.cin(gnd),
	.combout(\inst114|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal0~3 .lut_mask = 16'h0001;
defparam \inst114|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cycloneive_lcell_comb \inst114|Equal0~4 (
// Equation(s):
// \inst114|Equal0~4_combout  = (\inst114|Equal0~2_combout  & (\inst114|Equal0~0_combout  & (\inst114|Equal0~1_combout  & \inst114|Equal0~3_combout )))

	.dataa(\inst114|Equal0~2_combout ),
	.datab(\inst114|Equal0~0_combout ),
	.datac(\inst114|Equal0~1_combout ),
	.datad(\inst114|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst114|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal0~4 .lut_mask = 16'h8000;
defparam \inst114|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cycloneive_lcell_comb \inst114|counter[3]~0 (
// Equation(s):
// \inst114|counter[3]~0_combout  = ((\inst114|Equal0~4_combout ) # ((\inst114|Equal1~1_combout ) # (!\inst114|always0~1_combout ))) # (!\reset2~q )

	.dataa(\reset2~q ),
	.datab(\inst114|Equal0~4_combout ),
	.datac(\inst114|always0~1_combout ),
	.datad(\inst114|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst114|counter[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter[3]~0 .lut_mask = 16'hFFDF;
defparam \inst114|counter[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneive_lcell_comb \inst114|Add0~24 (
// Equation(s):
// \inst114|Add0~24_combout  = (\inst114|counter [12] & (\inst114|Add0~23  $ (GND))) # (!\inst114|counter [12] & (!\inst114|Add0~23  & VCC))
// \inst114|Add0~25  = CARRY((\inst114|counter [12] & !\inst114|Add0~23 ))

	.dataa(gnd),
	.datab(\inst114|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~23 ),
	.combout(\inst114|Add0~24_combout ),
	.cout(\inst114|Add0~25 ));
// synopsys translate_off
defparam \inst114|Add0~24 .lut_mask = 16'hC30C;
defparam \inst114|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cycloneive_lcell_comb \inst114|counter~9 (
// Equation(s):
// \inst114|counter~9_combout  = (\inst114|Add0~24_combout  & !\inst114|counter[3]~0_combout )

	.dataa(gnd),
	.datab(\inst114|Add0~24_combout ),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~9 .lut_mask = 16'h0C0C;
defparam \inst114|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N29
dffeas \inst114|counter[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[12] .is_wysiwyg = "true";
defparam \inst114|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cycloneive_lcell_comb \inst114|Add0~26 (
// Equation(s):
// \inst114|Add0~26_combout  = (\inst114|counter [13] & (!\inst114|Add0~25 )) # (!\inst114|counter [13] & ((\inst114|Add0~25 ) # (GND)))
// \inst114|Add0~27  = CARRY((!\inst114|Add0~25 ) # (!\inst114|counter [13]))

	.dataa(gnd),
	.datab(\inst114|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~25 ),
	.combout(\inst114|Add0~26_combout ),
	.cout(\inst114|Add0~27 ));
// synopsys translate_off
defparam \inst114|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst114|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
cycloneive_lcell_comb \inst114|counter~10 (
// Equation(s):
// \inst114|counter~10_combout  = (!\inst114|counter[3]~0_combout  & \inst114|Add0~26_combout )

	.dataa(\inst114|counter[3]~0_combout ),
	.datab(gnd),
	.datac(\inst114|Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~10 .lut_mask = 16'h5050;
defparam \inst114|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N15
dffeas \inst114|counter[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[13] .is_wysiwyg = "true";
defparam \inst114|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cycloneive_lcell_comb \inst114|Add0~28 (
// Equation(s):
// \inst114|Add0~28_combout  = (\inst114|counter [14] & (\inst114|Add0~27  $ (GND))) # (!\inst114|counter [14] & (!\inst114|Add0~27  & VCC))
// \inst114|Add0~29  = CARRY((\inst114|counter [14] & !\inst114|Add0~27 ))

	.dataa(gnd),
	.datab(\inst114|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst114|Add0~27 ),
	.combout(\inst114|Add0~28_combout ),
	.cout(\inst114|Add0~29 ));
// synopsys translate_off
defparam \inst114|Add0~28 .lut_mask = 16'hC30C;
defparam \inst114|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
cycloneive_lcell_comb \inst114|counter~11 (
// Equation(s):
// \inst114|counter~11_combout  = (!\inst114|counter[3]~0_combout  & \inst114|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(\inst114|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst114|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~11 .lut_mask = 16'h0F00;
defparam \inst114|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N9
dffeas \inst114|counter[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[14] .is_wysiwyg = "true";
defparam \inst114|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cycloneive_lcell_comb \inst114|Add0~30 (
// Equation(s):
// \inst114|Add0~30_combout  = \inst114|counter [15] $ (\inst114|Add0~29 )

	.dataa(\inst114|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst114|Add0~29 ),
	.combout(\inst114|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Add0~30 .lut_mask = 16'h5A5A;
defparam \inst114|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneive_lcell_comb \inst114|counter~12 (
// Equation(s):
// \inst114|counter~12_combout  = (\inst114|Add0~30_combout  & !\inst114|counter[3]~0_combout )

	.dataa(gnd),
	.datab(\inst114|Add0~30_combout ),
	.datac(\inst114|counter[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|counter~12 .lut_mask = 16'h0C0C;
defparam \inst114|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N27
dffeas \inst114|counter[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|exec_pre~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|counter[15] .is_wysiwyg = "true";
defparam \inst114|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
cycloneive_lcell_comb \inst114|Equal0~2 (
// Equation(s):
// \inst114|Equal0~2_combout  = (!\inst114|counter [15] & (!\inst114|counter [14] & (!\inst114|counter [13] & !\inst114|counter [12])))

	.dataa(\inst114|counter [15]),
	.datab(\inst114|counter [14]),
	.datac(\inst114|counter [13]),
	.datad(\inst114|counter [12]),
	.cin(gnd),
	.combout(\inst114|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal0~2 .lut_mask = 16'h0001;
defparam \inst114|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cycloneive_lcell_comb \inst114|Equal1~0 (
// Equation(s):
// \inst114|Equal1~0_combout  = (\inst114|counter [0] & (\inst114|counter [2] & (\inst114|counter [1] & \inst114|counter [3])))

	.dataa(\inst114|counter [0]),
	.datab(\inst114|counter [2]),
	.datac(\inst114|counter [1]),
	.datad(\inst114|counter [3]),
	.cin(gnd),
	.combout(\inst114|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal1~0 .lut_mask = 16'h8000;
defparam \inst114|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cycloneive_lcell_comb \inst114|Equal1~1 (
// Equation(s):
// \inst114|Equal1~1_combout  = (\inst114|Equal0~2_combout  & (\inst114|Equal0~0_combout  & (\inst114|Equal0~1_combout  & \inst114|Equal1~0_combout )))

	.dataa(\inst114|Equal0~2_combout ),
	.datab(\inst114|Equal0~0_combout ),
	.datac(\inst114|Equal0~1_combout ),
	.datad(\inst114|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst114|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal1~1 .lut_mask = 16'h8000;
defparam \inst114|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneive_lcell_comb \inst114|systemRunning~0 (
// Equation(s):
// \inst114|systemRunning~0_combout  = (\exec2~q ) # (!\inst114|exec_pre~q )

	.dataa(gnd),
	.datab(\exec2~q ),
	.datac(gnd),
	.datad(\inst114|exec_pre~q ),
	.cin(gnd),
	.combout(\inst114|systemRunning~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|systemRunning~0 .lut_mask = 16'hCCFF;
defparam \inst114|systemRunning~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneive_lcell_comb \inst114|systemRunning~1 (
// Equation(s):
// \inst114|systemRunning~1_combout  = (!\inst114|always0~0_combout  & (\inst114|systemRunning~q  $ (((\inst114|Equal1~1_combout  & !\inst114|systemRunning~0_combout )))))

	.dataa(\inst114|always0~0_combout ),
	.datab(\inst114|Equal1~1_combout ),
	.datac(\inst114|systemRunning~q ),
	.datad(\inst114|systemRunning~0_combout ),
	.cin(gnd),
	.combout(\inst114|systemRunning~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|systemRunning~1 .lut_mask = 16'h5014;
defparam \inst114|systemRunning~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \inst114|systemRunning (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|systemRunning~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|systemRunning~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|systemRunning .is_wysiwyg = "true";
defparam \inst114|systemRunning .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneive_lcell_comb \sysrunIFID~0 (
// Equation(s):
// \sysrunIFID~0_combout  = (\inst25|IDFlush~0_combout  & \inst114|systemRunning~q )

	.dataa(gnd),
	.datab(\inst25|IDFlush~0_combout ),
	.datac(gnd),
	.datad(\inst114|systemRunning~q ),
	.cin(gnd),
	.combout(\sysrunIFID~0_combout ),
	.cout());
// synopsys translate_off
defparam \sysrunIFID~0 .lut_mask = 16'hCC00;
defparam \sysrunIFID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneive_lcell_comb \IR|q[5]~18 (
// Equation(s):
// \IR|q[5]~18_combout  = (\inst6~0_combout ) # ((\sysrunIFID~0_combout  & ((\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) # (!\sysrunIFID~0_combout  & (\IR|q [5])))

	.dataa(\IR|q [5]),
	.datab(\sysrunIFID~0_combout ),
	.datac(\inst6~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\IR|q[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[5]~18 .lut_mask = 16'hFEF2;
defparam \IR|q[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneive_lcell_comb \IR|q[5]~19 (
// Equation(s):
// \IR|q[5]~19_combout  = (\inst114|branch~9_combout ) # ((\inst114|branch~8_combout ) # ((\inst114|branch~4_combout ) # (\IR|q[5]~18_combout )))

	.dataa(\inst114|branch~9_combout ),
	.datab(\inst114|branch~8_combout ),
	.datac(\inst114|branch~4_combout ),
	.datad(\IR|q[5]~18_combout ),
	.cin(gnd),
	.combout(\IR|q[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[5]~19 .lut_mask = 16'hFFFE;
defparam \IR|q[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N15
dffeas \IR|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[5] .is_wysiwyg = "true";
defparam \IR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \inst114|halt_IDEX~0 (
// Equation(s):
// \inst114|halt_IDEX~0_combout  = (\IR|q [5] & (\IR|q [4] & (\IR|q [6] & \inst114|Equal8~0_combout )))

	.dataa(\IR|q [5]),
	.datab(\IR|q [4]),
	.datac(\IR|q [6]),
	.datad(\inst114|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst114|halt_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|halt_IDEX~0 .lut_mask = 16'h8000;
defparam \inst114|halt_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cycloneive_lcell_comb \inst114|halt_IDEX~1 (
// Equation(s):
// \inst114|halt_IDEX~1_combout  = (\reset2~q  & \inst114|halt_IDEX~0_combout )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst114|halt_IDEX~0_combout ),
	.cin(gnd),
	.combout(\inst114|halt_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|halt_IDEX~1 .lut_mask = 16'hAA00;
defparam \inst114|halt_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N21
dffeas \inst114|halt_IDEX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|halt_IDEX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|halt_IDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|halt_IDEX .is_wysiwyg = "true";
defparam \inst114|halt_IDEX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneive_lcell_comb \inst114|halt_EXMEM~0 (
// Equation(s):
// \inst114|halt_EXMEM~0_combout  = (\reset2~q  & \inst114|halt_IDEX~q )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst114|halt_IDEX~q ),
	.cin(gnd),
	.combout(\inst114|halt_EXMEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|halt_EXMEM~0 .lut_mask = 16'hAA00;
defparam \inst114|halt_EXMEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N7
dffeas \inst114|halt_EXMEM (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst114|halt_EXMEM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst114|halt_EXMEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst114|halt_EXMEM .is_wysiwyg = "true";
defparam \inst114|halt_EXMEM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneive_lcell_comb \inst114|IFFlush (
// Equation(s):
// \inst114|IFFlush~combout  = (\inst114|halt_EXMEM~q ) # ((\inst114|halt_MEMWB~q ) # ((\inst114|halt_IDEX~0_combout ) # (\inst114|halt_IDEX~q )))

	.dataa(\inst114|halt_EXMEM~q ),
	.datab(\inst114|halt_MEMWB~q ),
	.datac(\inst114|halt_IDEX~0_combout ),
	.datad(\inst114|halt_IDEX~q ),
	.cin(gnd),
	.combout(\inst114|IFFlush~combout ),
	.cout());
// synopsys translate_off
defparam \inst114|IFFlush .lut_mask = 16'hFFFE;
defparam \inst114|IFFlush .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneive_lcell_comb \inst6~0 (
// Equation(s):
// \inst6~0_combout  = (\inst114|IFFlush~combout ) # (!\reset2~q )

	.dataa(\inst114|IFFlush~combout ),
	.datab(gnd),
	.datac(\reset2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6~0 .lut_mask = 16'hAFAF;
defparam \inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneive_lcell_comb \IR|q[13]~20 (
// Equation(s):
// \IR|q[13]~20_combout  = (!\inst6~0_combout  & ((\sysrunIFID~0_combout  & (\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13])) # (!\sysrunIFID~0_combout  & ((\IR|q [13])))))

	.dataa(\inst6~0_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datac(\sysrunIFID~0_combout ),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\IR|q[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[13]~20 .lut_mask = 16'h4540;
defparam \IR|q[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \IR|q[13]~21 (
// Equation(s):
// \IR|q[13]~21_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~4_combout  & (\IR|q[13]~20_combout  & !\inst114|branch~9_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\IR|q[13]~20_combout ),
	.datad(\inst114|branch~9_combout ),
	.cin(gnd),
	.combout(\IR|q[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[13]~21 .lut_mask = 16'h0010;
defparam \IR|q[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N21
dffeas \IR|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[13]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[13] .is_wysiwyg = "true";
defparam \IR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneive_lcell_comb \inst114|notReadRsRd~0 (
// Equation(s):
// \inst114|notReadRsRd~0_combout  = (\IR|q [13] & !\IR|q [14])

	.dataa(\IR|q [13]),
	.datab(gnd),
	.datac(\IR|q [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|notReadRsRd~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|notReadRsRd~0 .lut_mask = 16'h0A0A;
defparam \inst114|notReadRsRd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \inst114|branch~1 (
// Equation(s):
// \inst114|branch~1_combout  = (\inst114|notReadRsRd~0_combout  & (\IR|q [8] & (\IR|q [15] & \inst114|notReadRsRd~1_combout )))

	.dataa(\inst114|notReadRsRd~0_combout ),
	.datab(\IR|q [8]),
	.datac(\IR|q [15]),
	.datad(\inst114|notReadRsRd~1_combout ),
	.cin(gnd),
	.combout(\inst114|branch~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~1 .lut_mask = 16'h8000;
defparam \inst114|branch~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \inst114|branch~9 (
// Equation(s):
// \inst114|branch~9_combout  = (\inst114|branch~5_combout  & (!\IR|q [9] & \inst114|branch~1_combout ))

	.dataa(\inst114|branch~5_combout ),
	.datab(gnd),
	.datac(\IR|q [9]),
	.datad(\inst114|branch~1_combout ),
	.cin(gnd),
	.combout(\inst114|branch~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~9 .lut_mask = 16'h0A00;
defparam \inst114|branch~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \IR|q[9]~26 (
// Equation(s):
// \IR|q[9]~26_combout  = (!\inst6~0_combout  & ((\sysrunIFID~0_combout  & ((\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]))) # (!\sysrunIFID~0_combout  & (\IR|q [9]))))

	.dataa(\inst6~0_combout ),
	.datab(\IR|q [9]),
	.datac(\sysrunIFID~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\IR|q[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[9]~26 .lut_mask = 16'h5404;
defparam \IR|q[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \IR|q[9]~27 (
// Equation(s):
// \IR|q[9]~27_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~9_combout  & (\IR|q[9]~26_combout  & !\inst114|branch~4_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~9_combout ),
	.datac(\IR|q[9]~26_combout ),
	.datad(\inst114|branch~4_combout ),
	.cin(gnd),
	.combout(\IR|q[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[9]~27 .lut_mask = 16'h0010;
defparam \IR|q[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \IR|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[9]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[9] .is_wysiwyg = "true";
defparam \IR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \multiplexer_regDst|out[1]~0 (
// Equation(s):
// \multiplexer_regDst|out[1]~0_combout  = (\IR|q [15] & (\IR|q [9])) # (!\IR|q [15] & ((\IR|q [14] & (\IR|q [9])) # (!\IR|q [14] & ((\IR|q [12])))))

	.dataa(\IR|q [15]),
	.datab(\IR|q [9]),
	.datac(\IR|q [12]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_regDst|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_regDst|out[1]~0 .lut_mask = 16'hCCD8;
defparam \multiplexer_regDst|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \inst16|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_regDst|out[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|q[1] .is_wysiwyg = "true";
defparam \inst16|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N27
dffeas \inst17|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst16|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|q[1] .is_wysiwyg = "true";
defparam \inst17|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \inst2|FwdB[0]~0 (
// Equation(s):
// \inst2|FwdB[0]~0_combout  = (\inst17|q [1] & (\IR|q [9] & (\inst17|q [0] $ (!\IR|q [8])))) # (!\inst17|q [1] & (!\IR|q [9] & (\inst17|q [0] $ (!\IR|q [8]))))

	.dataa(\inst17|q [1]),
	.datab(\IR|q [9]),
	.datac(\inst17|q [0]),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst2|FwdB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FwdB[0]~0 .lut_mask = 16'h9009;
defparam \inst2|FwdB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \inst2|FwdB[0] (
// Equation(s):
// \inst2|FwdB [0] = (\inst2|FwdB[0]~0_combout  & (\inst22|regWrite_MEM~q  & (\IR|q [10] $ (!\inst17|q [2]))))

	.dataa(\IR|q [10]),
	.datab(\inst2|FwdB[0]~0_combout ),
	.datac(\inst17|q [2]),
	.datad(\inst22|regWrite_MEM~q ),
	.cin(gnd),
	.combout(\inst2|FwdB [0]),
	.cout());
// synopsys translate_off
defparam \inst2|FwdB[0] .lut_mask = 16'h8400;
defparam \inst2|FwdB[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneive_lcell_comb \FwdAFwdB_IDEX|q~1 (
// Equation(s):
// \FwdAFwdB_IDEX|q~1_combout  = (\reset2~q  & \inst2|FwdB [0])

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|FwdB [0]),
	.cin(gnd),
	.combout(\FwdAFwdB_IDEX|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \FwdAFwdB_IDEX|q~1 .lut_mask = 16'hAA00;
defparam \FwdAFwdB_IDEX|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N27
dffeas \FwdAFwdB_IDEX|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FwdAFwdB_IDEX|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FwdAFwdB_IDEX|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FwdAFwdB_IDEX|q[0] .is_wysiwyg = "true";
defparam \FwdAFwdB_IDEX|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \inst13|BR[4]~68 (
// Equation(s):
// \inst13|BR[4]~68_combout  = (\IR|q [8] & ((\inst13|r[1][4]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[0][4]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[1][4]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[0][4]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[4]~68 .lut_mask = 16'hCCB8;
defparam \inst13|BR[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneive_lcell_comb \inst13|BR[4]~69 (
// Equation(s):
// \inst13|BR[4]~69_combout  = (\IR|q [9] & ((\inst13|BR[4]~68_combout  & ((\inst13|r[3][4]~q ))) # (!\inst13|BR[4]~68_combout  & (\inst13|r[2][4]~q )))) # (!\IR|q [9] & (\inst13|BR[4]~68_combout ))

	.dataa(\IR|q [9]),
	.datab(\inst13|BR[4]~68_combout ),
	.datac(\inst13|r[2][4]~q ),
	.datad(\inst13|r[3][4]~q ),
	.cin(gnd),
	.combout(\inst13|BR[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[4]~69 .lut_mask = 16'hEC64;
defparam \inst13|BR[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \inst13|BR[4]~66 (
// Equation(s):
// \inst13|BR[4]~66_combout  = (\IR|q [8] & (((\IR|q [9])))) # (!\IR|q [8] & ((\IR|q [9] & (\inst13|r[6][4]~q )) # (!\IR|q [9] & ((\inst13|r[4][4]~q )))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[6][4]~q ),
	.datac(\inst13|r[4][4]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|BR[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[4]~66 .lut_mask = 16'hEE50;
defparam \inst13|BR[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \inst13|BR[4]~67 (
// Equation(s):
// \inst13|BR[4]~67_combout  = (\IR|q [8] & ((\inst13|BR[4]~66_combout  & ((\inst13|r[7][4]~q ))) # (!\inst13|BR[4]~66_combout  & (\inst13|r[5][4]~q )))) # (!\IR|q [8] & (((\inst13|BR[4]~66_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[5][4]~q ),
	.datac(\inst13|r[7][4]~q ),
	.datad(\inst13|BR[4]~66_combout ),
	.cin(gnd),
	.combout(\inst13|BR[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[4]~67 .lut_mask = 16'hF588;
defparam \inst13|BR[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \inst13|BR[4]~70 (
// Equation(s):
// \inst13|BR[4]~70_combout  = (!\inst13|READ_REG~3_combout  & ((\IR|q [10] & ((\inst13|BR[4]~67_combout ))) # (!\IR|q [10] & (\inst13|BR[4]~69_combout ))))

	.dataa(\inst13|READ_REG~3_combout ),
	.datab(\inst13|BR[4]~69_combout ),
	.datac(\inst13|BR[4]~67_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|BR[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[4]~70 .lut_mask = 16'h5044;
defparam \inst13|BR[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \inst13|BR[4]~71 (
// Equation(s):
// \inst13|BR[4]~71_combout  = (\inst13|BR[4]~70_combout ) # ((\inst13|READ_REG~3_combout  & \multiplexer_memToReg|out[4]~2_combout ))

	.dataa(\inst13|READ_REG~3_combout ),
	.datab(\multiplexer_memToReg|out[4]~2_combout ),
	.datac(\inst13|BR[4]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|BR[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|BR[4]~71 .lut_mask = 16'hF8F8;
defparam \inst13|BR[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \BR|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|BR[4]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[4] .is_wysiwyg = "true";
defparam \BR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[4]~6 (
// Equation(s):
// \multiplexer_fwdb10_11|out[4]~6_combout  = (\FwdAFwdB_IDEX|q [1] & (((\DR_EXMEM|q [4])))) # (!\FwdAFwdB_IDEX|q [1] & (!\FwdAFwdB_IDEX|q [0] & ((\BR|q [4]))))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\DR_EXMEM|q [4]),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\BR|q [4]),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[4]~6 .lut_mask = 16'hC5C0;
defparam \multiplexer_fwdb10_11|out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \multiplexer_fwdb10_11|out[4]~7 (
// Equation(s):
// \multiplexer_fwdb10_11|out[4]~7_combout  = (\multiplexer_fwdb10_11|out[4]~6_combout ) # ((\FwdAFwdB_IDEX|q [0] & (\multiplexer_memToReg|out[4]~2_combout  & !\FwdAFwdB_IDEX|q [1])))

	.dataa(\FwdAFwdB_IDEX|q [0]),
	.datab(\multiplexer_memToReg|out[4]~2_combout ),
	.datac(\FwdAFwdB_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[4]~6_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwdb10_11|out[4]~7 .lut_mask = 16'hFF08;
defparam \multiplexer_fwdb10_11|out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~29 (
// Equation(s):
// \shifter_inst|ShiftLeft0~29_combout  = (\signExtendedD_IDEX|q [0] & ((\multiplexer_fwdb10_11|out[4]~7_combout ) # ((!\signExtendedD_IDEX|q [1])))) # (!\signExtendedD_IDEX|q [0] & (((\multiplexer_fwdb10_11|out[5]~9_combout  & \signExtendedD_IDEX|q [1]))))

	.dataa(\multiplexer_fwdb10_11|out[4]~7_combout ),
	.datab(\multiplexer_fwdb10_11|out[5]~9_combout ),
	.datac(\signExtendedD_IDEX|q [0]),
	.datad(\signExtendedD_IDEX|q [1]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~29 .lut_mask = 16'hACF0;
defparam \shifter_inst|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~30 (
// Equation(s):
// \shifter_inst|ShiftLeft0~30_combout  = (\shifter_inst|ShiftLeft0~29_combout  & ((\multiplexer_fwdb10_11|out[6]~11_combout ) # ((\signExtendedD_IDEX|q [1])))) # (!\shifter_inst|ShiftLeft0~29_combout  & (((!\signExtendedD_IDEX|q [1] & 
// \multiplexer_fwdb10_11|out[7]~13_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~29_combout ),
	.datab(\multiplexer_fwdb10_11|out[6]~11_combout ),
	.datac(\signExtendedD_IDEX|q [1]),
	.datad(\multiplexer_fwdb10_11|out[7]~13_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~30 .lut_mask = 16'hADA8;
defparam \shifter_inst|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~39 (
// Equation(s):
// \shifter_inst|ShiftLeft0~39_combout  = (\signExtendedD_IDEX|q [2] & ((\signExtendedD_IDEX|q [3] & ((\shifter_inst|ShiftLeft0~33_combout ))) # (!\signExtendedD_IDEX|q [3] & (\shifter_inst|ShiftLeft0~30_combout ))))

	.dataa(\shifter_inst|ShiftLeft0~30_combout ),
	.datab(\signExtendedD_IDEX|q [2]),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\shifter_inst|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~39 .lut_mask = 16'hC808;
defparam \shifter_inst|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \shifter_inst|ShiftLeft0~40 (
// Equation(s):
// \shifter_inst|ShiftLeft0~40_combout  = (\shifter_inst|ShiftLeft0~39_combout ) # ((!\signExtendedD_IDEX|q [2] & \shifter_inst|ShiftLeft1~66_combout ))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftLeft0~39_combout ),
	.datac(\signExtendedD_IDEX|q [2]),
	.datad(\shifter_inst|ShiftLeft1~66_combout ),
	.cin(gnd),
	.combout(\shifter_inst|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftLeft0~40 .lut_mask = 16'hCFCC;
defparam \shifter_inst|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \shifter_inst|Equal1~1 (
// Equation(s):
// \shifter_inst|Equal1~1_combout  = (!\shifter_inst|ShiftLeft0~40_combout  & (!\shifter_inst|ShiftLeft0~38_combout  & (!\shifter_inst|ShiftLeft1~24_combout  & !\shifter_inst|ShiftLeft0~36_combout )))

	.dataa(\shifter_inst|ShiftLeft0~40_combout ),
	.datab(\shifter_inst|ShiftLeft0~38_combout ),
	.datac(\shifter_inst|ShiftLeft1~24_combout ),
	.datad(\shifter_inst|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal1~1 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \shifter_inst|Equal1~2 (
// Equation(s):
// \shifter_inst|Equal1~2_combout  = (!\shifter_inst|ShiftLeft0~54_combout  & (!\shifter_inst|ShiftLeft0~48_combout  & (!\shifter_inst|ShiftLeft0~51_combout  & !\shifter_inst|ShiftLeft0~44_combout )))

	.dataa(\shifter_inst|ShiftLeft0~54_combout ),
	.datab(\shifter_inst|ShiftLeft0~48_combout ),
	.datac(\shifter_inst|ShiftLeft0~51_combout ),
	.datad(\shifter_inst|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal1~2 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \shifter_inst|Equal1~0 (
// Equation(s):
// \shifter_inst|Equal1~0_combout  = (!\shifter_inst|ShiftLeft0~23_combout  & (!\shifter_inst|ShiftLeft0~19_combout  & (!\shifter_inst|ShiftLeft0~18_combout  & !\shifter_inst|ShiftLeft0~21_combout )))

	.dataa(\shifter_inst|ShiftLeft0~23_combout ),
	.datab(\shifter_inst|ShiftLeft0~19_combout ),
	.datac(\shifter_inst|ShiftLeft0~18_combout ),
	.datad(\shifter_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal1~0 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \shifter_inst|Equal1~3 (
// Equation(s):
// \shifter_inst|Equal1~3_combout  = (!\shifter_inst|ShiftLeft0~62_combout  & (!\shifter_inst|ShiftLeft0~60_combout  & (!\shifter_inst|ShiftLeft0~56_combout  & !\shifter_inst|ShiftLeft0~58_combout )))

	.dataa(\shifter_inst|ShiftLeft0~62_combout ),
	.datab(\shifter_inst|ShiftLeft0~60_combout ),
	.datac(\shifter_inst|ShiftLeft0~56_combout ),
	.datad(\shifter_inst|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal1~3 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \shifter_inst|Equal1~4 (
// Equation(s):
// \shifter_inst|Equal1~4_combout  = (\shifter_inst|Equal1~1_combout  & (\shifter_inst|Equal1~2_combout  & (\shifter_inst|Equal1~0_combout  & \shifter_inst|Equal1~3_combout )))

	.dataa(\shifter_inst|Equal1~1_combout ),
	.datab(\shifter_inst|Equal1~2_combout ),
	.datac(\shifter_inst|Equal1~0_combout ),
	.datad(\shifter_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \shifter_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \shifter_inst|Equal4~2 (
// Equation(s):
// \shifter_inst|Equal4~2_combout  = (!\shifter_inst|ShiftRight0~21_combout  & (!\multiplexer_fwdb10_11|out[15]~27_combout  & !\shifter_inst|ShiftRight0~22_combout ))

	.dataa(\shifter_inst|ShiftRight0~21_combout ),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(gnd),
	.datad(\shifter_inst|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal4~2 .lut_mask = 16'h0011;
defparam \shifter_inst|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \shifter_inst|Equal4~3 (
// Equation(s):
// \shifter_inst|Equal4~3_combout  = (!\shifter_inst|ShiftRight0~23_combout  & (\shifter_inst|Equal4~2_combout  & !\shifter_inst|ShiftRight0~25_combout ))

	.dataa(gnd),
	.datab(\shifter_inst|ShiftRight0~23_combout ),
	.datac(\shifter_inst|Equal4~2_combout ),
	.datad(\shifter_inst|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal4~3 .lut_mask = 16'h0030;
defparam \shifter_inst|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \shifter_inst|Equal4~0 (
// Equation(s):
// \shifter_inst|Equal4~0_combout  = (!\shifter_inst|ShiftRight0~12_combout  & (!\shifter_inst|ShiftRight0~13_combout  & (!\shifter_inst|ShiftRight0~11_combout  & !\shifter_inst|ShiftRight1~46_combout )))

	.dataa(\shifter_inst|ShiftRight0~12_combout ),
	.datab(\shifter_inst|ShiftRight0~13_combout ),
	.datac(\shifter_inst|ShiftRight0~11_combout ),
	.datad(\shifter_inst|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal4~0 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \shifter_inst|Equal4~1 (
// Equation(s):
// \shifter_inst|Equal4~1_combout  = (!\shifter_inst|ShiftRight0~16_combout  & (\shifter_inst|Equal4~0_combout  & (!\shifter_inst|ShiftRight0~19_combout  & !\shifter_inst|ShiftRight0~20_combout )))

	.dataa(\shifter_inst|ShiftRight0~16_combout ),
	.datab(\shifter_inst|Equal4~0_combout ),
	.datac(\shifter_inst|ShiftRight0~19_combout ),
	.datad(\shifter_inst|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal4~1 .lut_mask = 16'h0004;
defparam \shifter_inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \shifter_inst|Equal4~4 (
// Equation(s):
// \shifter_inst|Equal4~4_combout  = (\shifter_inst|Equal4~3_combout  & (!\shifter_inst|ShiftRight0~28_combout  & (\shifter_inst|Equal4~1_combout  & !\shifter_inst|ShiftRight0~27_combout )))

	.dataa(\shifter_inst|Equal4~3_combout ),
	.datab(\shifter_inst|ShiftRight0~28_combout ),
	.datac(\shifter_inst|Equal4~1_combout ),
	.datad(\shifter_inst|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal4~4 .lut_mask = 16'h0020;
defparam \shifter_inst|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \shifter_inst|Equal2~0 (
// Equation(s):
// \shifter_inst|Equal2~0_combout  = (!\shifter_inst|ShiftRight1~26_combout  & ((\signExtendedD_IDEX|q [2] & (!\shifter_inst|ShiftRight1~24_combout )) # (!\signExtendedD_IDEX|q [2] & ((!\shifter_inst|ShiftRight1~19_combout )))))

	.dataa(\shifter_inst|ShiftRight1~24_combout ),
	.datab(\shifter_inst|ShiftRight1~26_combout ),
	.datac(\shifter_inst|ShiftRight1~19_combout ),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal2~0 .lut_mask = 16'h1103;
defparam \shifter_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \shifter_inst|Equal4~5 (
// Equation(s):
// \shifter_inst|Equal4~5_combout  = (!\shifter_inst|ShiftRight0~29_combout  & (\shifter_inst|Equal4~4_combout  & (!\shifter_inst|ShiftRight0~30_combout  & \shifter_inst|Equal2~0_combout )))

	.dataa(\shifter_inst|ShiftRight0~29_combout ),
	.datab(\shifter_inst|Equal4~4_combout ),
	.datac(\shifter_inst|ShiftRight0~30_combout ),
	.datad(\shifter_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal4~5 .lut_mask = 16'h0400;
defparam \shifter_inst|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \shifter_inst|Equal0~2 (
// Equation(s):
// \shifter_inst|Equal0~2_combout  = (!\shifter_inst|ShiftLeft1~72_combout  & (!\shifter_inst|ShiftLeft1~70_combout  & (!\shifter_inst|ShiftLeft1~71_combout  & !\shifter_inst|ShiftLeft1~62_combout )))

	.dataa(\shifter_inst|ShiftLeft1~72_combout ),
	.datab(\shifter_inst|ShiftLeft1~70_combout ),
	.datac(\shifter_inst|ShiftLeft1~71_combout ),
	.datad(\shifter_inst|ShiftLeft1~62_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \shifter_inst|Equal0~3 (
// Equation(s):
// \shifter_inst|Equal0~3_combout  = (!\shifter_inst|ShiftLeft1~65_combout  & (!\shifter_inst|ShiftLeft1~64_combout  & (!\shifter_inst|ShiftLeft1~73_combout  & \shifter_inst|Equal0~2_combout )))

	.dataa(\shifter_inst|ShiftLeft1~65_combout ),
	.datab(\shifter_inst|ShiftLeft1~64_combout ),
	.datac(\shifter_inst|ShiftLeft1~73_combout ),
	.datad(\shifter_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal0~3 .lut_mask = 16'h0100;
defparam \shifter_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \shifter_inst|Equal0~1 (
// Equation(s):
// \shifter_inst|Equal0~1_combout  = (!\shifter_inst|ShiftLeft1~52_combout  & (!\shifter_inst|ShiftLeft1~59_combout  & (!\shifter_inst|ShiftLeft1~56_combout  & !\shifter_inst|ShiftLeft1~54_combout )))

	.dataa(\shifter_inst|ShiftLeft1~52_combout ),
	.datab(\shifter_inst|ShiftLeft1~59_combout ),
	.datac(\shifter_inst|ShiftLeft1~56_combout ),
	.datad(\shifter_inst|ShiftLeft1~54_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \shifter_inst|Equal0~0 (
// Equation(s):
// \shifter_inst|Equal0~0_combout  = (!\shifter_inst|ShiftLeft1~25_combout  & (!\shifter_inst|ShiftLeft1~68_combout  & (!\shifter_inst|ShiftLeft1~69_combout  & !\shifter_inst|ShiftLeft1~49_combout )))

	.dataa(\shifter_inst|ShiftLeft1~25_combout ),
	.datab(\shifter_inst|ShiftLeft1~68_combout ),
	.datac(\shifter_inst|ShiftLeft1~69_combout ),
	.datad(\shifter_inst|ShiftLeft1~49_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \shifter_inst|Equal0~4 (
// Equation(s):
// \shifter_inst|Equal0~4_combout  = (\shifter_inst|Equal0~3_combout  & (\shifter_inst|Equal0~1_combout  & (\shifter_inst|Equal0~0_combout  & !\shifter_inst|ShiftLeft1~24_combout )))

	.dataa(\shifter_inst|Equal0~3_combout ),
	.datab(\shifter_inst|Equal0~1_combout ),
	.datac(\shifter_inst|Equal0~0_combout ),
	.datad(\shifter_inst|ShiftLeft1~24_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal0~4 .lut_mask = 16'h0080;
defparam \shifter_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \shifter_inst|Equal2~2 (
// Equation(s):
// \shifter_inst|Equal2~2_combout  = (!\shifter_inst|ShiftRight1~49_combout  & (!\shifter_inst|ShiftRight1~65_combout  & (!\shifter_inst|ShiftRight1~48_combout  & !\shifter_inst|ShiftRight1~64_combout )))

	.dataa(\shifter_inst|ShiftRight1~49_combout ),
	.datab(\shifter_inst|ShiftRight1~65_combout ),
	.datac(\shifter_inst|ShiftRight1~48_combout ),
	.datad(\shifter_inst|ShiftRight1~64_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal2~2 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \shifter_inst|Equal2~3 (
// Equation(s):
// \shifter_inst|Equal2~3_combout  = (!\shifter_inst|ShiftRight1~55_combout  & (!\shifter_inst|ShiftRight1~54_combout  & (!\shifter_inst|ShiftRight1~67_combout  & !\shifter_inst|ShiftRight1~66_combout )))

	.dataa(\shifter_inst|ShiftRight1~55_combout ),
	.datab(\shifter_inst|ShiftRight1~54_combout ),
	.datac(\shifter_inst|ShiftRight1~67_combout ),
	.datad(\shifter_inst|ShiftRight1~66_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal2~3 .lut_mask = 16'h0001;
defparam \shifter_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \shifter_inst|Equal2~4 (
// Equation(s):
// \shifter_inst|Equal2~4_combout  = (\shifter_inst|Equal2~3_combout  & (!\shifter_inst|ShiftRight1~59_combout  & (!\shifter_inst|ShiftRight1~58_combout  & !\shifter_inst|ShiftRight1~57_combout )))

	.dataa(\shifter_inst|Equal2~3_combout ),
	.datab(\shifter_inst|ShiftRight1~59_combout ),
	.datac(\shifter_inst|ShiftRight1~58_combout ),
	.datad(\shifter_inst|ShiftRight1~57_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal2~4 .lut_mask = 16'h0002;
defparam \shifter_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \shifter_inst|ShiftRight1~68 (
// Equation(s):
// \shifter_inst|ShiftRight1~68_combout  = (\multiplexer_fwdb10_11|out[15]~27_combout  & (\shifter_inst|ShiftLeft1~43_combout  & (!\signExtendedD_IDEX|q [3] & !\signExtendedD_IDEX|q [2])))

	.dataa(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datab(\shifter_inst|ShiftLeft1~43_combout ),
	.datac(\signExtendedD_IDEX|q [3]),
	.datad(\signExtendedD_IDEX|q [2]),
	.cin(gnd),
	.combout(\shifter_inst|ShiftRight1~68_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|ShiftRight1~68 .lut_mask = 16'h0008;
defparam \shifter_inst|ShiftRight1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \shifter_inst|Equal2~1 (
// Equation(s):
// \shifter_inst|Equal2~1_combout  = (!\shifter_inst|ShiftRight1~40_combout  & (!\shifter_inst|ShiftRight1~38_combout  & (!\shifter_inst|ShiftRight1~43_combout  & \shifter_inst|Equal2~0_combout )))

	.dataa(\shifter_inst|ShiftRight1~40_combout ),
	.datab(\shifter_inst|ShiftRight1~38_combout ),
	.datac(\shifter_inst|ShiftRight1~43_combout ),
	.datad(\shifter_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal2~1 .lut_mask = 16'h0100;
defparam \shifter_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \shifter_inst|Equal2~5 (
// Equation(s):
// \shifter_inst|Equal2~5_combout  = (\shifter_inst|Equal2~2_combout  & (\shifter_inst|Equal2~4_combout  & (!\shifter_inst|ShiftRight1~68_combout  & \shifter_inst|Equal2~1_combout )))

	.dataa(\shifter_inst|Equal2~2_combout ),
	.datab(\shifter_inst|Equal2~4_combout ),
	.datac(\shifter_inst|ShiftRight1~68_combout ),
	.datad(\shifter_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\shifter_inst|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter_inst|Equal2~5 .lut_mask = 16'h0800;
defparam \shifter_inst|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \inst19|Mux1~47 (
// Equation(s):
// \inst19|Mux1~47_combout  = (\inst20|ALUOp_EX [0] & (((\inst20|ALUOp_EX [1])))) # (!\inst20|ALUOp_EX [0] & ((\inst20|ALUOp_EX [1] & ((\shifter_inst|Equal2~5_combout ))) # (!\inst20|ALUOp_EX [1] & (\shifter_inst|Equal0~4_combout ))))

	.dataa(\inst20|ALUOp_EX [0]),
	.datab(\shifter_inst|Equal0~4_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\shifter_inst|Equal2~5_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~47 .lut_mask = 16'hF4A4;
defparam \inst19|Mux1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \inst19|Mux1~48 (
// Equation(s):
// \inst19|Mux1~48_combout  = (\inst20|ALUOp_EX [0] & ((\inst19|Mux1~47_combout  & ((\shifter_inst|Equal4~5_combout ))) # (!\inst19|Mux1~47_combout  & (\shifter_inst|Equal1~4_combout )))) # (!\inst20|ALUOp_EX [0] & (((\inst19|Mux1~47_combout ))))

	.dataa(\shifter_inst|Equal1~4_combout ),
	.datab(\shifter_inst|Equal4~5_combout ),
	.datac(\inst20|ALUOp_EX [0]),
	.datad(\inst19|Mux1~47_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~48 .lut_mask = 16'hCFA0;
defparam \inst19|Mux1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \inst114|branch~2 (
// Equation(s):
// \inst114|branch~2_combout  = (\multiplexer_SZCZSrc|out[2]~7_combout ) # ((\multiplexer_SZCZSrc|out[2]~1_combout ) # ((\inst19|Mux1~48_combout  & \multiplexer_SZCZSrc|out[2]~8_combout )))

	.dataa(\inst19|Mux1~48_combout ),
	.datab(\multiplexer_SZCZSrc|out[2]~7_combout ),
	.datac(\multiplexer_SZCZSrc|out[2]~8_combout ),
	.datad(\multiplexer_SZCZSrc|out[2]~1_combout ),
	.cin(gnd),
	.combout(\inst114|branch~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~2 .lut_mask = 16'hFFEC;
defparam \inst114|branch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \inst114|branch~3 (
// Equation(s):
// \inst114|branch~3_combout  = (\inst114|branch~2_combout  & (\inst114|branch~0_combout  & (!\IR|q [9]))) # (!\inst114|branch~2_combout  & (((\IR|q [9] & \inst114|branch~1_combout ))))

	.dataa(\inst114|branch~2_combout ),
	.datab(\inst114|branch~0_combout ),
	.datac(\IR|q [9]),
	.datad(\inst114|branch~1_combout ),
	.cin(gnd),
	.combout(\inst114|branch~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~3 .lut_mask = 16'h5808;
defparam \inst114|branch~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \inst114|branch~4 (
// Equation(s):
// \inst114|branch~4_combout  = (\inst114|branch~3_combout ) # ((\IR|q [13] & \inst114|Equal12~0_combout ))

	.dataa(gnd),
	.datab(\inst114|branch~3_combout ),
	.datac(\IR|q [13]),
	.datad(\inst114|Equal12~0_combout ),
	.cin(gnd),
	.combout(\inst114|branch~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~4 .lut_mask = 16'hFCCC;
defparam \inst114|branch~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \IR|q[10]~28 (
// Equation(s):
// \IR|q[10]~28_combout  = (!\inst6~0_combout  & ((\sysrunIFID~0_combout  & ((\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]))) # (!\sysrunIFID~0_combout  & (\IR|q [10]))))

	.dataa(\inst6~0_combout ),
	.datab(\IR|q [10]),
	.datac(\sysrunIFID~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\IR|q[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[10]~28 .lut_mask = 16'h5404;
defparam \IR|q[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \IR|q[10]~29 (
// Equation(s):
// \IR|q[10]~29_combout  = (!\inst114|branch~8_combout  & (!\inst114|branch~4_combout  & (\IR|q[10]~28_combout  & !\inst114|branch~9_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\IR|q[10]~28_combout ),
	.datad(\inst114|branch~9_combout ),
	.cin(gnd),
	.combout(\IR|q[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[10]~29 .lut_mask = 16'h0010;
defparam \IR|q[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N3
dffeas \IR|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[10]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[10] .is_wysiwyg = "true";
defparam \IR|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \inst25|Equal1~0 (
// Equation(s):
// \inst25|Equal1~0_combout  = (\IR|q [8] & (\inst16|q [0] & (\inst16|q [1] $ (!\IR|q [9])))) # (!\IR|q [8] & (!\inst16|q [0] & (\inst16|q [1] $ (!\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst16|q [1]),
	.datac(\inst16|q [0]),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst25|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal1~0 .lut_mask = 16'h8421;
defparam \inst25|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \inst25|Equal1~1 (
// Equation(s):
// \inst25|Equal1~1_combout  = (\inst25|Equal1~0_combout  & (\IR|q [10] $ (!\inst16|q [2])))

	.dataa(\IR|q [10]),
	.datab(gnd),
	.datac(\inst16|q [2]),
	.datad(\inst25|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst25|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal1~1 .lut_mask = 16'hA500;
defparam \inst25|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \inst25|Equal0~0 (
// Equation(s):
// \inst25|Equal0~0_combout  = (\IR|q [11] & (\inst16|q [0] & (\inst16|q [1] $ (!\IR|q [12])))) # (!\IR|q [11] & (!\inst16|q [0] & (\inst16|q [1] $ (!\IR|q [12]))))

	.dataa(\IR|q [11]),
	.datab(\inst16|q [1]),
	.datac(\inst16|q [0]),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst25|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal0~0 .lut_mask = 16'h8421;
defparam \inst25|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \inst25|Equal0~1 (
// Equation(s):
// \inst25|Equal0~1_combout  = (\inst25|Equal0~0_combout  & (\IR|q [13] $ (!\inst16|q [2])))

	.dataa(gnd),
	.datab(\IR|q [13]),
	.datac(\inst16|q [2]),
	.datad(\inst25|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst25|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal0~1 .lut_mask = 16'hC300;
defparam \inst25|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \inst114|notReadRsRd~3 (
// Equation(s):
// \inst114|notReadRsRd~3_combout  = (\IR|q [11] & (!\IR|q [10] & \IR|q [12])) # (!\IR|q [11] & ((!\IR|q [12])))

	.dataa(\IR|q [10]),
	.datab(\IR|q [11]),
	.datac(\IR|q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|notReadRsRd~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|notReadRsRd~3 .lut_mask = 16'h4343;
defparam \inst114|notReadRsRd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \inst114|notReadRsRd~2 (
// Equation(s):
// \inst114|notReadRsRd~2_combout  = (\IR|q [5] & (\IR|q [14] & (\IR|q [6] & \IR|q [7])))

	.dataa(\IR|q [5]),
	.datab(\IR|q [14]),
	.datac(\IR|q [6]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\inst114|notReadRsRd~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|notReadRsRd~2 .lut_mask = 16'h8000;
defparam \inst114|notReadRsRd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \inst114|notReadRsRd~4 (
// Equation(s):
// \inst114|notReadRsRd~4_combout  = (\IR|q [15] & ((\inst114|notReadRsRd~2_combout ) # ((\inst114|notReadRsRd~3_combout  & \inst114|notReadRsRd~0_combout ))))

	.dataa(\inst114|notReadRsRd~3_combout ),
	.datab(\inst114|notReadRsRd~0_combout ),
	.datac(\IR|q [15]),
	.datad(\inst114|notReadRsRd~2_combout ),
	.cin(gnd),
	.combout(\inst114|notReadRsRd~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|notReadRsRd~4 .lut_mask = 16'hF080;
defparam \inst114|notReadRsRd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneive_lcell_comb \inst25|IDFlush~0 (
// Equation(s):
// \inst25|IDFlush~0_combout  = ((\inst114|notReadRsRd~4_combout ) # ((!\inst25|Equal1~1_combout  & !\inst25|Equal0~1_combout ))) # (!\inst20|memToReg_EX~q )

	.dataa(\inst25|Equal1~1_combout ),
	.datab(\inst25|Equal0~1_combout ),
	.datac(\inst20|memToReg_EX~q ),
	.datad(\inst114|notReadRsRd~4_combout ),
	.cin(gnd),
	.combout(\inst25|IDFlush~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|IDFlush~0 .lut_mask = 16'hFF1F;
defparam \inst25|IDFlush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \inst114|regWrite~0 (
// Equation(s):
// \inst114|regWrite~0_combout  = (\IR|q [14] & (((!\IR|q [4] & !\IR|q [7])) # (!\IR|q [6])))

	.dataa(\IR|q [6]),
	.datab(\IR|q [4]),
	.datac(\IR|q [14]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\inst114|regWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|regWrite~0 .lut_mask = 16'h5070;
defparam \inst114|regWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \inst114|regWrite~1 (
// Equation(s):
// \inst114|regWrite~1_combout  = (!\IR|q [13] & (!\IR|q [12] & !\IR|q [14]))

	.dataa(\IR|q [13]),
	.datab(gnd),
	.datac(\IR|q [12]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\inst114|regWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|regWrite~1 .lut_mask = 16'h0005;
defparam \inst114|regWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \inst114|regWrite~2 (
// Equation(s):
// \inst114|regWrite~2_combout  = ((\IR|q [15] & ((\inst114|regWrite~0_combout ) # (\inst114|regWrite~1_combout )))) # (!\inst114|memRead~0_combout )

	.dataa(\IR|q [15]),
	.datab(\inst114|memRead~0_combout ),
	.datac(\inst114|regWrite~0_combout ),
	.datad(\inst114|regWrite~1_combout ),
	.cin(gnd),
	.combout(\inst114|regWrite~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|regWrite~2 .lut_mask = 16'hBBB3;
defparam \inst114|regWrite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \inst20|regWrite_EX~0 (
// Equation(s):
// \inst20|regWrite_EX~0_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & \inst114|regWrite~2_combout ))

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\inst114|regWrite~2_combout ),
	.cin(gnd),
	.combout(\inst20|regWrite_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|regWrite_EX~0 .lut_mask = 16'hA000;
defparam \inst20|regWrite_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N19
dffeas \inst20|regWrite_EX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|regWrite_EX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|regWrite_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|regWrite_EX .is_wysiwyg = "true";
defparam \inst20|regWrite_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneive_lcell_comb \FwdAFwdB_IDEX|q~2 (
// Equation(s):
// \FwdAFwdB_IDEX|q~2_combout  = (\reset2~q  & (\inst20|regWrite_EX~q  & \inst25|Equal0~1_combout ))

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\inst20|regWrite_EX~q ),
	.datad(\inst25|Equal0~1_combout ),
	.cin(gnd),
	.combout(\FwdAFwdB_IDEX|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \FwdAFwdB_IDEX|q~2 .lut_mask = 16'hA000;
defparam \FwdAFwdB_IDEX|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N5
dffeas \FwdAFwdB_IDEX|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FwdAFwdB_IDEX|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|inputEnable_MEM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FwdAFwdB_IDEX|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FwdAFwdB_IDEX|q[3] .is_wysiwyg = "true";
defparam \FwdAFwdB_IDEX|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneive_lcell_comb \inst13|AR[15]~2 (
// Equation(s):
// \inst13|AR[15]~2_combout  = (\IR|q [12] & (((\IR|q [11]) # (\inst13|r[2][15]~q )))) # (!\IR|q [12] & (\inst13|r[0][15]~q  & (!\IR|q [11])))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[0][15]~q ),
	.datac(\IR|q [11]),
	.datad(\inst13|r[2][15]~q ),
	.cin(gnd),
	.combout(\inst13|AR[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[15]~2 .lut_mask = 16'hAEA4;
defparam \inst13|AR[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneive_lcell_comb \inst13|AR[15]~3 (
// Equation(s):
// \inst13|AR[15]~3_combout  = (\IR|q [11] & ((\inst13|AR[15]~2_combout  & (\inst13|r[3][15]~q )) # (!\inst13|AR[15]~2_combout  & ((\inst13|r[1][15]~q ))))) # (!\IR|q [11] & (((\inst13|AR[15]~2_combout ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[3][15]~q ),
	.datac(\inst13|r[1][15]~q ),
	.datad(\inst13|AR[15]~2_combout ),
	.cin(gnd),
	.combout(\inst13|AR[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[15]~3 .lut_mask = 16'hDDA0;
defparam \inst13|AR[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneive_lcell_comb \inst13|AR[15]~0 (
// Equation(s):
// \inst13|AR[15]~0_combout  = (\IR|q [11] & (((\inst13|r[5][15]~q ) # (\IR|q [12])))) # (!\IR|q [11] & (\inst13|r[4][15]~q  & ((!\IR|q [12]))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[4][15]~q ),
	.datac(\inst13|r[5][15]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|AR[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[15]~0 .lut_mask = 16'hAAE4;
defparam \inst13|AR[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneive_lcell_comb \inst13|AR[15]~1 (
// Equation(s):
// \inst13|AR[15]~1_combout  = (\IR|q [12] & ((\inst13|AR[15]~0_combout  & (\inst13|r[7][15]~q )) # (!\inst13|AR[15]~0_combout  & ((\inst13|r[6][15]~q ))))) # (!\IR|q [12] & (((\inst13|AR[15]~0_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[7][15]~q ),
	.datac(\inst13|r[6][15]~q ),
	.datad(\inst13|AR[15]~0_combout ),
	.cin(gnd),
	.combout(\inst13|AR[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[15]~1 .lut_mask = 16'hDDA0;
defparam \inst13|AR[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \inst13|AR[15]~4 (
// Equation(s):
// \inst13|AR[15]~4_combout  = (!\inst13|READ_REG~1_combout  & ((\IR|q [13] & ((\inst13|AR[15]~1_combout ))) # (!\IR|q [13] & (\inst13|AR[15]~3_combout ))))

	.dataa(\IR|q [13]),
	.datab(\inst13|AR[15]~3_combout ),
	.datac(\inst13|AR[15]~1_combout ),
	.datad(\inst13|READ_REG~1_combout ),
	.cin(gnd),
	.combout(\inst13|AR[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[15]~4 .lut_mask = 16'h00E4;
defparam \inst13|AR[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \inst13|AR[15]~5 (
// Equation(s):
// \inst13|AR[15]~5_combout  = (\inst13|AR[15]~4_combout ) # ((\multiplexer_memToReg|out[15]~12_combout  & \inst13|READ_REG~1_combout ))

	.dataa(\multiplexer_memToReg|out[15]~12_combout ),
	.datab(\inst13|AR[15]~4_combout ),
	.datac(\inst13|READ_REG~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|AR[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|AR[15]~5 .lut_mask = 16'hECEC;
defparam \inst13|AR[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \AR|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|AR[15]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst114|systemRunning~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[15] .is_wysiwyg = "true";
defparam \AR|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \multiplexer_fwda10_11|out[15]~19 (
// Equation(s):
// \multiplexer_fwda10_11|out[15]~19_combout  = (\FwdAFwdB_IDEX|q [3] & (\DR_EXMEM|q [15])) # (!\FwdAFwdB_IDEX|q [3] & (((\AR|q [15] & !\FwdAFwdB_IDEX|q [2]))))

	.dataa(\FwdAFwdB_IDEX|q [3]),
	.datab(\DR_EXMEM|q [15]),
	.datac(\AR|q [15]),
	.datad(\FwdAFwdB_IDEX|q [2]),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[15]~19 .lut_mask = 16'h88D8;
defparam \multiplexer_fwda10_11|out[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \multiplexer_fwda10_11|out[15]~20 (
// Equation(s):
// \multiplexer_fwda10_11|out[15]~20_combout  = (\multiplexer_fwda10_11|out[15]~19_combout ) # ((!\FwdAFwdB_IDEX|q [3] & (\FwdAFwdB_IDEX|q [2] & \multiplexer_memToReg|out[15]~12_combout )))

	.dataa(\FwdAFwdB_IDEX|q [3]),
	.datab(\FwdAFwdB_IDEX|q [2]),
	.datac(\multiplexer_memToReg|out[15]~12_combout ),
	.datad(\multiplexer_fwda10_11|out[15]~19_combout ),
	.cin(gnd),
	.combout(\multiplexer_fwda10_11|out[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_fwda10_11|out[15]~20 .lut_mask = 16'hFF40;
defparam \multiplexer_fwda10_11|out[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \multiplexer_SZCZSrc|out~12 (
// Equation(s):
// \multiplexer_SZCZSrc|out~12_combout  = (\inst20|ALUOp_EX [0] & ((\inst19|Add2~30_combout  & (!\multiplexer_fwdb10_11|out[15]~27_combout  & !\inst19|Add0~30_combout )) # (!\inst19|Add2~30_combout  & (\multiplexer_fwdb10_11|out[15]~27_combout  & 
// \inst19|Add0~30_combout ))))

	.dataa(\inst19|Add2~30_combout ),
	.datab(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datac(\inst20|ALUOp_EX [0]),
	.datad(\inst19|Add0~30_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out~12 .lut_mask = 16'h4020;
defparam \multiplexer_SZCZSrc|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \inst19|Mux1~49 (
// Equation(s):
// \inst19|Mux1~49_combout  = (!\inst20|ALUOp_EX [2] & !\inst20|ALUOp_EX [0])

	.dataa(gnd),
	.datab(\inst20|ALUOp_EX [2]),
	.datac(\inst20|ALUOp_EX [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|Mux1~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~49 .lut_mask = 16'h0303;
defparam \inst19|Mux1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneive_lcell_comb \multiplexer_SZCZSrc|out~11 (
// Equation(s):
// \multiplexer_SZCZSrc|out~11_combout  = (\inst19|Mux1~49_combout  & ((\inst19|Add1~30_combout  & (!\multiplexer_fwdb10_11|out[15]~27_combout  & !\multiplexer_ALUSrcAR|out[15]~16_combout )) # (!\inst19|Add1~30_combout  & 
// (\multiplexer_fwdb10_11|out[15]~27_combout  & \multiplexer_ALUSrcAR|out[15]~16_combout ))))

	.dataa(\inst19|Mux1~49_combout ),
	.datab(\inst19|Add1~30_combout ),
	.datac(\multiplexer_fwdb10_11|out[15]~27_combout ),
	.datad(\multiplexer_ALUSrcAR|out[15]~16_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out~11 .lut_mask = 16'h2008;
defparam \multiplexer_SZCZSrc|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \multiplexer_SZCZSrc|out~13 (
// Equation(s):
// \multiplexer_SZCZSrc|out~13_combout  = (!\inst20|ALUOp_EX [1] & (\multiplexer_SZCZSrc|out[2]~0_combout  & ((\multiplexer_SZCZSrc|out~12_combout ) # (\multiplexer_SZCZSrc|out~11_combout ))))

	.dataa(\multiplexer_SZCZSrc|out~12_combout ),
	.datab(\multiplexer_SZCZSrc|out~11_combout ),
	.datac(\inst20|ALUOp_EX [1]),
	.datad(\multiplexer_SZCZSrc|out[2]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_SZCZSrc|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_SZCZSrc|out~13 .lut_mask = 16'h0E00;
defparam \multiplexer_SZCZSrc|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \inst114|branch~5 (
// Equation(s):
// \inst114|branch~5_combout  = \multiplexer_SZCZSrc|out~13_combout  $ (((\inst20|SZCVSrc_EX~q  & (\multiplexer_fwda10_11|out[15]~20_combout )) # (!\inst20|SZCVSrc_EX~q  & ((\multiplexer_SZCVAluOrShifter|out[3]~2_combout )))))

	.dataa(\multiplexer_fwda10_11|out[15]~20_combout ),
	.datab(\multiplexer_SZCZSrc|out~13_combout ),
	.datac(\inst20|SZCVSrc_EX~q ),
	.datad(\multiplexer_SZCVAluOrShifter|out[3]~2_combout ),
	.cin(gnd),
	.combout(\inst114|branch~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~5 .lut_mask = 16'h636C;
defparam \inst114|branch~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \inst114|branch~8 (
// Equation(s):
// \inst114|branch~8_combout  = (\IR|q [9] & (\inst114|branch~0_combout  & ((\inst114|branch~5_combout ) # (\multiplexer_SZCZSrc|out[2]~9_combout ))))

	.dataa(\inst114|branch~5_combout ),
	.datab(\multiplexer_SZCZSrc|out[2]~9_combout ),
	.datac(\IR|q [9]),
	.datad(\inst114|branch~0_combout ),
	.cin(gnd),
	.combout(\inst114|branch~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|branch~8 .lut_mask = 16'hE000;
defparam \inst114|branch~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \IR|q[15]~10 (
// Equation(s):
// \IR|q[15]~10_combout  = (\inst6~0_combout ) # ((\sysrunIFID~0_combout  & ((\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\sysrunIFID~0_combout  & (\IR|q [15])))

	.dataa(\IR|q [15]),
	.datab(\sysrunIFID~0_combout ),
	.datac(\inst6~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\IR|q[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[15]~10 .lut_mask = 16'hFEF2;
defparam \IR|q[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \IR|q[15]~11 (
// Equation(s):
// \IR|q[15]~11_combout  = (\inst114|branch~8_combout ) # ((\inst114|branch~4_combout ) # ((\IR|q[15]~10_combout ) # (\inst114|branch~9_combout )))

	.dataa(\inst114|branch~8_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\IR|q[15]~10_combout ),
	.datad(\inst114|branch~9_combout ),
	.cin(gnd),
	.combout(\IR|q[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[15]~11 .lut_mask = 16'hFFFE;
defparam \IR|q[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N19
dffeas \IR|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q[15]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[15] .is_wysiwyg = "true";
defparam \IR|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \inst114|Equal6~0 (
// Equation(s):
// \inst114|Equal6~0_combout  = (\IR|q [15] & \IR|q [14])

	.dataa(\IR|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\inst114|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal6~0 .lut_mask = 16'hAA00;
defparam \inst114|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \inst114|SZCVSrc (
// Equation(s):
// \inst114|SZCVSrc~combout  = (\inst114|Equal9~0_combout ) # ((\IR|q [14] & !\IR|q [15]))

	.dataa(gnd),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\inst114|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst114|SZCVSrc~combout ),
	.cout());
// synopsys translate_off
defparam \inst114|SZCVSrc .lut_mask = 16'hFF0C;
defparam \inst114|SZCVSrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \inst114|Equal5~0 (
// Equation(s):
// \inst114|Equal5~0_combout  = (\IR|q [14]) # (\IR|q [15])

	.dataa(gnd),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|Equal5~0 .lut_mask = 16'hFCFC;
defparam \inst114|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneive_lcell_comb \inst20|outputEnable_EX~0 (
// Equation(s):
// \inst20|outputEnable_EX~0_combout  = (\reset2~q  & (\inst25|IDFlush~0_combout  & \inst114|Equal9~0_combout ))

	.dataa(gnd),
	.datab(\reset2~q ),
	.datac(\inst25|IDFlush~0_combout ),
	.datad(\inst114|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst20|outputEnable_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outputEnable_EX~0 .lut_mask = 16'hC000;
defparam \inst20|outputEnable_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \inst20|outputEnable_EX (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst20|outputEnable_EX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|ALUOp_EX[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|outputEnable_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|outputEnable_EX .is_wysiwyg = "true";
defparam \inst20|outputEnable_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneive_lcell_comb inst6(
// Equation(s):
// \inst6~combout  = (\inst114|branch~9_combout ) # ((\inst114|branch~4_combout ) # ((\inst6~0_combout ) # (\inst114|branch~8_combout )))

	.dataa(\inst114|branch~9_combout ),
	.datab(\inst114|branch~4_combout ),
	.datac(\inst6~0_combout ),
	.datad(\inst114|branch~8_combout ),
	.cin(gnd),
	.combout(\inst6~combout ),
	.cout());
// synopsys translate_off
defparam inst6.lut_mask = 16'hFFFE;
defparam inst6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneive_lcell_comb inst5(
// Equation(s):
// \inst5~combout  = ((\inst114|IFFlush~combout ) # (!\inst114|systemRunning~q )) # (!\inst25|IDFlush~0_combout )

	.dataa(gnd),
	.datab(\inst25|IDFlush~0_combout ),
	.datac(\inst114|IFFlush~combout ),
	.datad(\inst114|systemRunning~q ),
	.cin(gnd),
	.combout(\inst5~combout ),
	.cout());
// synopsys translate_off
defparam inst5.lut_mask = 16'hF3FF;
defparam inst5.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneive_lcell_comb \inst114|ALUOp[0]~2 (
// Equation(s):
// \inst114|ALUOp[0]~2_combout  = (\IR|q [15] & (\IR|q [4] & \IR|q [14]))

	.dataa(\IR|q [15]),
	.datab(\IR|q [4]),
	.datac(\IR|q [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst114|ALUOp[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst114|ALUOp[0]~2 .lut_mask = 16'h8080;
defparam \inst114|ALUOp[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneive_lcell_comb \inst19|Mux0~6 (
// Equation(s):
// \inst19|Mux0~6_combout  = (\inst19|Mux0~5_combout  & !\inst20|ALUOp_EX [3])

	.dataa(gnd),
	.datab(\inst19|Mux0~5_combout ),
	.datac(gnd),
	.datad(\inst20|ALUOp_EX [3]),
	.cin(gnd),
	.combout(\inst19|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux0~6 .lut_mask = 16'h00CC;
defparam \inst19|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneive_lcell_comb \inst|q~0 (
// Equation(s):
// \inst|q~0_combout  = (\multiplexer_fwda10_11|out[15]~20_combout  & \reset2~q )

	.dataa(gnd),
	.datab(\multiplexer_fwda10_11|out[15]~20_combout ),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~0 .lut_mask = 16'hCC00;
defparam \inst|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \inst|q[11]~1 (
// Equation(s):
// \inst|q[11]~1_combout  = ((\inst20|outputEnable_EX~q  & \inst114|systemRunning~q )) # (!\reset2~q )

	.dataa(gnd),
	.datab(\reset2~q ),
	.datac(\inst20|outputEnable_EX~q ),
	.datad(\inst114|systemRunning~q ),
	.cin(gnd),
	.combout(\inst|q[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q[11]~1 .lut_mask = 16'hF333;
defparam \inst|q[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \inst|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[15] .is_wysiwyg = "true";
defparam \inst|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_lcell_comb \inst|q~2 (
// Equation(s):
// \inst|q~2_combout  = (\multiplexer_fwda10_11|out[14]~22_combout  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[14]~22_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~2 .lut_mask = 16'hF000;
defparam \inst|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \inst|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[14] .is_wysiwyg = "true";
defparam \inst|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \inst|q~3 (
// Equation(s):
// \inst|q~3_combout  = (\multiplexer_fwda10_11|out[13]~24_combout  & \reset2~q )

	.dataa(\multiplexer_fwda10_11|out[13]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~3 .lut_mask = 16'hAA00;
defparam \inst|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \inst|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[13] .is_wysiwyg = "true";
defparam \inst|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \inst|q~4 (
// Equation(s):
// \inst|q~4_combout  = (\multiplexer_fwda10_11|out[12]~16_combout  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[12]~16_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~4 .lut_mask = 16'hF000;
defparam \inst|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \inst|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[12] .is_wysiwyg = "true";
defparam \inst|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \inst|q~5 (
// Equation(s):
// \inst|q~5_combout  = (\multiplexer_fwda10_11|out[11]~18_combout  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[11]~18_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~5 .lut_mask = 16'hF000;
defparam \inst|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \inst|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[11] .is_wysiwyg = "true";
defparam \inst|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \inst|q~6 (
// Equation(s):
// \inst|q~6_combout  = (\multiplexer_fwda10_11|out[10]~12_combout  & \reset2~q )

	.dataa(gnd),
	.datab(\multiplexer_fwda10_11|out[10]~12_combout ),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~6 .lut_mask = 16'hCC00;
defparam \inst|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \inst|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[10] .is_wysiwyg = "true";
defparam \inst|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \inst|q~7 (
// Equation(s):
// \inst|q~7_combout  = (\multiplexer_fwda10_11|out[9]~14_combout  & \reset2~q )

	.dataa(\multiplexer_fwda10_11|out[9]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~7 .lut_mask = 16'hAA00;
defparam \inst|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \inst|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[9] .is_wysiwyg = "true";
defparam \inst|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \inst|q~8 (
// Equation(s):
// \inst|q~8_combout  = (\multiplexer_fwda10_11|out[8]~9_combout  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[8]~9_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~8 .lut_mask = 16'hF000;
defparam \inst|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N17
dffeas \inst|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[8] .is_wysiwyg = "true";
defparam \inst|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \inst|q~9 (
// Equation(s):
// \inst|q~9_combout  = (\multiplexer_fwda10_11|out[7]~28_combout  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[7]~28_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~9 .lut_mask = 16'hF000;
defparam \inst|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \inst|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[7] .is_wysiwyg = "true";
defparam \inst|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneive_lcell_comb \inst|q~10 (
// Equation(s):
// \inst|q~10_combout  = (\multiplexer_fwda10_11|out[6]~29_combout  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[6]~29_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~10 .lut_mask = 16'hF000;
defparam \inst|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \inst|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[6] .is_wysiwyg = "true";
defparam \inst|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneive_lcell_comb \inst|q~11 (
// Equation(s):
// \inst|q~11_combout  = (\multiplexer_fwda10_11|out[5]~7_combout  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[5]~7_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~11 .lut_mask = 16'hF000;
defparam \inst|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N15
dffeas \inst|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[5] .is_wysiwyg = "true";
defparam \inst|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \inst|q~12 (
// Equation(s):
// \inst|q~12_combout  = (\multiplexer_fwda10_11|out[4]~30_combout  & \reset2~q )

	.dataa(gnd),
	.datab(\multiplexer_fwda10_11|out[4]~30_combout ),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~12 .lut_mask = 16'hCC00;
defparam \inst|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \inst|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[4] .is_wysiwyg = "true";
defparam \inst|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \inst|q~13 (
// Equation(s):
// \inst|q~13_combout  = (\reset2~q  & \multiplexer_fwda10_11|out[3]~31_combout )

	.dataa(\reset2~q ),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[3]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~13 .lut_mask = 16'hA0A0;
defparam \inst|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \inst|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[3] .is_wysiwyg = "true";
defparam \inst|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \inst|q~14 (
// Equation(s):
// \inst|q~14_combout  = (\multiplexer_fwda10_11|out[2]~2_combout  & \reset2~q )

	.dataa(\multiplexer_fwda10_11|out[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~14 .lut_mask = 16'hAA00;
defparam \inst|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \inst|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[2] .is_wysiwyg = "true";
defparam \inst|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneive_lcell_comb \inst|q~15 (
// Equation(s):
// \inst|q~15_combout  = (\multiplexer_fwda10_11|out[1]~26_combout  & \reset2~q )

	.dataa(gnd),
	.datab(\multiplexer_fwda10_11|out[1]~26_combout ),
	.datac(gnd),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~15 .lut_mask = 16'hCC00;
defparam \inst|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \inst|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[1] .is_wysiwyg = "true";
defparam \inst|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneive_lcell_comb \inst|q~16 (
// Equation(s):
// \inst|q~16_combout  = (\multiplexer_fwda10_11|out[0]~27_combout  & \reset2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_fwda10_11|out[0]~27_combout ),
	.datad(\reset2~q ),
	.cin(gnd),
	.combout(\inst|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~16 .lut_mask = 16'hF000;
defparam \inst|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \inst|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[0] .is_wysiwyg = "true";
defparam \inst|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \inst2|FwdA[1] (
// Equation(s):
// \inst2|FwdA [1] = (\inst20|regWrite_EX~q  & (\inst25|Equal0~0_combout  & (\IR|q [13] $ (!\inst16|q [2]))))

	.dataa(\inst20|regWrite_EX~q ),
	.datab(\IR|q [13]),
	.datac(\inst16|q [2]),
	.datad(\inst25|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|FwdA [1]),
	.cout());
// synopsys translate_off
defparam \inst2|FwdA[1] .lut_mask = 16'h8200;
defparam \inst2|FwdA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \inst2|FwdB[1] (
// Equation(s):
// \inst2|FwdB [1] = (\inst20|regWrite_EX~q  & (\inst25|Equal1~0_combout  & (\IR|q [10] $ (!\inst16|q [2]))))

	.dataa(\IR|q [10]),
	.datab(\inst20|regWrite_EX~q ),
	.datac(\inst16|q [2]),
	.datad(\inst25|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|FwdB [1]),
	.cout());
// synopsys translate_off
defparam \inst2|FwdB[1] .lut_mask = 16'h8400;
defparam \inst2|FwdB[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
cycloneive_lcell_comb \incrementer_inst|pc_post[12]~24 (
// Equation(s):
// \incrementer_inst|pc_post[12]~24_combout  = (\PC|q [12] & (\incrementer_inst|pc_post[11]~23  $ (GND))) # (!\PC|q [12] & (!\incrementer_inst|pc_post[11]~23  & VCC))
// \incrementer_inst|pc_post[12]~25  = CARRY((\PC|q [12] & !\incrementer_inst|pc_post[11]~23 ))

	.dataa(\PC|q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[11]~23 ),
	.combout(\incrementer_inst|pc_post[12]~24_combout ),
	.cout(\incrementer_inst|pc_post[12]~25 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[12]~24 .lut_mask = 16'hA50A;
defparam \incrementer_inst|pc_post[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N25
dffeas \PC_IFID|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[12]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[12] .is_wysiwyg = "true";
defparam \PC_IFID|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneive_lcell_comb \PC|q[12]~40 (
// Equation(s):
// \PC|q[12]~40_combout  = ((\IR|q [7] $ (\PC_IFID|q [12] $ (!\PC|q[11]~39 )))) # (GND)
// \PC|q[12]~41  = CARRY((\IR|q [7] & ((\PC_IFID|q [12]) # (!\PC|q[11]~39 ))) # (!\IR|q [7] & (\PC_IFID|q [12] & !\PC|q[11]~39 )))

	.dataa(\IR|q [7]),
	.datab(\PC_IFID|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[11]~39 ),
	.combout(\PC|q[12]~40_combout ),
	.cout(\PC|q[12]~41 ));
// synopsys translate_off
defparam \PC|q[12]~40 .lut_mask = 16'h698E;
defparam \PC|q[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneive_lcell_comb \PC|q[12]~feeder (
// Equation(s):
// \PC|q[12]~feeder_combout  = \PC|q[12]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[12]~40_combout ),
	.cin(gnd),
	.combout(\PC|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[12]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N7
dffeas \PC|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[12]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[12]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[12] .is_wysiwyg = "true";
defparam \PC|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
cycloneive_lcell_comb \incrementer_inst|pc_post[13]~26 (
// Equation(s):
// \incrementer_inst|pc_post[13]~26_combout  = (\PC|q [13] & (!\incrementer_inst|pc_post[12]~25 )) # (!\PC|q [13] & ((\incrementer_inst|pc_post[12]~25 ) # (GND)))
// \incrementer_inst|pc_post[13]~27  = CARRY((!\incrementer_inst|pc_post[12]~25 ) # (!\PC|q [13]))

	.dataa(\PC|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[12]~25 ),
	.combout(\incrementer_inst|pc_post[13]~26_combout ),
	.cout(\incrementer_inst|pc_post[13]~27 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[13]~26 .lut_mask = 16'h5A5F;
defparam \incrementer_inst|pc_post[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N27
dffeas \PC_IFID|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[13]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[13] .is_wysiwyg = "true";
defparam \PC_IFID|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneive_lcell_comb \PC|q[13]~42 (
// Equation(s):
// \PC|q[13]~42_combout  = (\IR|q [7] & ((\PC_IFID|q [13] & (\PC|q[12]~41  & VCC)) # (!\PC_IFID|q [13] & (!\PC|q[12]~41 )))) # (!\IR|q [7] & ((\PC_IFID|q [13] & (!\PC|q[12]~41 )) # (!\PC_IFID|q [13] & ((\PC|q[12]~41 ) # (GND)))))
// \PC|q[13]~43  = CARRY((\IR|q [7] & (!\PC_IFID|q [13] & !\PC|q[12]~41 )) # (!\IR|q [7] & ((!\PC|q[12]~41 ) # (!\PC_IFID|q [13]))))

	.dataa(\IR|q [7]),
	.datab(\PC_IFID|q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[12]~41 ),
	.combout(\PC|q[13]~42_combout ),
	.cout(\PC|q[13]~43 ));
// synopsys translate_off
defparam \PC|q[13]~42 .lut_mask = 16'h9617;
defparam \PC|q[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneive_lcell_comb \PC|q[13]~feeder (
// Equation(s):
// \PC|q[13]~feeder_combout  = \PC|q[13]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[13]~42_combout ),
	.cin(gnd),
	.combout(\PC|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[13]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N5
dffeas \PC|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[13]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[13]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[13] .is_wysiwyg = "true";
defparam \PC|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
cycloneive_lcell_comb \incrementer_inst|pc_post[14]~28 (
// Equation(s):
// \incrementer_inst|pc_post[14]~28_combout  = (\PC|q [14] & (\incrementer_inst|pc_post[13]~27  $ (GND))) # (!\PC|q [14] & (!\incrementer_inst|pc_post[13]~27  & VCC))
// \incrementer_inst|pc_post[14]~29  = CARRY((\PC|q [14] & !\incrementer_inst|pc_post[13]~27 ))

	.dataa(gnd),
	.datab(\PC|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\incrementer_inst|pc_post[13]~27 ),
	.combout(\incrementer_inst|pc_post[14]~28_combout ),
	.cout(\incrementer_inst|pc_post[14]~29 ));
// synopsys translate_off
defparam \incrementer_inst|pc_post[14]~28 .lut_mask = 16'hC30C;
defparam \incrementer_inst|pc_post[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N29
dffeas \PC_IFID|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[14]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[14] .is_wysiwyg = "true";
defparam \PC_IFID|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneive_lcell_comb \PC|q[14]~44 (
// Equation(s):
// \PC|q[14]~44_combout  = ((\IR|q [7] $ (\PC_IFID|q [14] $ (!\PC|q[13]~43 )))) # (GND)
// \PC|q[14]~45  = CARRY((\IR|q [7] & ((\PC_IFID|q [14]) # (!\PC|q[13]~43 ))) # (!\IR|q [7] & (\PC_IFID|q [14] & !\PC|q[13]~43 )))

	.dataa(\IR|q [7]),
	.datab(\PC_IFID|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[13]~43 ),
	.combout(\PC|q[14]~44_combout ),
	.cout(\PC|q[14]~45 ));
// synopsys translate_off
defparam \PC|q[14]~44 .lut_mask = 16'h698E;
defparam \PC|q[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneive_lcell_comb \PC|q[14]~feeder (
// Equation(s):
// \PC|q[14]~feeder_combout  = \PC|q[14]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[14]~44_combout ),
	.cin(gnd),
	.combout(\PC|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[14]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N3
dffeas \PC|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[14]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[14]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[14] .is_wysiwyg = "true";
defparam \PC|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
cycloneive_lcell_comb \incrementer_inst|pc_post[15]~30 (
// Equation(s):
// \incrementer_inst|pc_post[15]~30_combout  = \incrementer_inst|pc_post[14]~29  $ (\PC|q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q [15]),
	.cin(\incrementer_inst|pc_post[14]~29 ),
	.combout(\incrementer_inst|pc_post[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \incrementer_inst|pc_post[15]~30 .lut_mask = 16'h0FF0;
defparam \incrementer_inst|pc_post[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N31
dffeas \PC_IFID|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\incrementer_inst|pc_post[15]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sysrunIFID~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_IFID|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IFID|q[15] .is_wysiwyg = "true";
defparam \PC_IFID|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneive_lcell_comb \PC|q[15]~46 (
// Equation(s):
// \PC|q[15]~46_combout  = \IR|q [7] $ (\PC|q[14]~45  $ (\PC_IFID|q [15]))

	.dataa(gnd),
	.datab(\IR|q [7]),
	.datac(gnd),
	.datad(\PC_IFID|q [15]),
	.cin(\PC|q[14]~45 ),
	.combout(\PC|q[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[15]~46 .lut_mask = 16'hC33C;
defparam \PC|q[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneive_lcell_comb \PC|q[15]~feeder (
// Equation(s):
// \PC|q[15]~feeder_combout  = \PC|q[15]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q[15]~46_combout ),
	.cin(gnd),
	.combout(\PC|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[15]~feeder .lut_mask = 16'hFF00;
defparam \PC|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \PC|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q[15]~feeder_combout ),
	.asdata(\incrementer_inst|pc_post[15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset2~q ),
	.sload(!\inst114|branch~7_combout ),
	.ena(\PC|q[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[15] .is_wysiwyg = "true";
defparam \PC|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
