[2025-09-16 20:35:24] START suite=cs trace=classification_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2609920 heartbeat IPC: 3.832 cumulative IPC: 3.832 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4832413 heartbeat IPC: 4.499 cumulative IPC: 4.139 (Simulation time: 00 hr 00 min 59 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4832413 cumulative IPC: 4.139 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4832413 cumulative IPC: 4.139 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13495227 heartbeat IPC: 1.154 cumulative IPC: 1.154 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 26388002 heartbeat IPC: 0.7756 cumulative IPC: 0.9278 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 38682700 heartbeat IPC: 0.8134 cumulative IPC: 0.8863 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 51349620 heartbeat IPC: 0.7895 cumulative IPC: 0.8599 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 64348887 heartbeat IPC: 0.7693 cumulative IPC: 0.8401 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 77701241 heartbeat IPC: 0.7489 cumulative IPC: 0.8234 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 91460763 heartbeat IPC: 0.7268 cumulative IPC: 0.808 (Simulation time: 00 hr 09 min 37 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 105471068 heartbeat IPC: 0.7138 cumulative IPC: 0.7949 (Simulation time: 00 hr 11 min 00 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 116657680 heartbeat IPC: 0.8939 cumulative IPC: 0.8048 (Simulation time: 00 hr 12 min 01 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 122257081 cumulative IPC: 0.8179 (Simulation time: 00 hr 12 min 59 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 122257081 cumulative IPC: 0.8179 (Simulation time: 00 hr 12 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8179 instructions: 100000003 cycles: 122257081
CPU 0 Branch Prediction Accuracy: 99.92% MPKI: 0.00321 Average ROB Occupancy at Mispredict: 5.958e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00118
BRANCH_INDIRECT: 0.00113
BRANCH_CONDITIONAL: 0.0009
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 504010
LQ_STALL: 12464
SQ_STALL: 99506


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 250.36867
REPLAY_LOAD: 110.755554
NON_REPLAY_LOAD: 11.630335

== Total ==
ADDR_TRANS: 103903
REPLAY_LOAD: 74760
NON_REPLAY_LOAD: 325347

== Counts ==
ADDR_TRANS: 415
REPLAY_LOAD: 675
NON_REPLAY_LOAD: 27974

cpu0->cpu0_STLB TOTAL        ACCESS:     537015 HIT:     372022 MISS:     164993 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     537015 HIT:     372022 MISS:     164993 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 160 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1146980 HIT:     353168 MISS:     793812 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     670859 HIT:     178599 MISS:     492260 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      44110 HIT:      28869 MISS:      15241 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      67655 HIT:      67378 MISS:        277 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     364356 HIT:      78322 MISS:     286034 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 76.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5972774 HIT:    5961585 MISS:      11189 MSHR_MERGE:       3779
cpu0->cpu0_L1I LOAD         ACCESS:    5972774 HIT:    5961585 MISS:      11189 MSHR_MERGE:       3779
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 62.33 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10978386 HIT:    9596750 MISS:    1381636 MSHR_MERGE:     309719
cpu0->cpu0_L1D LOAD         ACCESS:    8952270 HIT:    8081173 MISS:     871097 MSHR_MERGE:     207648
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1640277 HIT:    1494359 MISS:     145918 MSHR_MERGE:     101806
cpu0->cpu0_L1D TRANSLATION  ACCESS:     385839 HIT:      21218 MISS:     364621 MSHR_MERGE:        265
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 64.55 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4861724 HIT:    4859526 MISS:       2198 MSHR_MERGE:       1272
cpu0->cpu0_ITLB LOAD         ACCESS:    4861724 HIT:    4859526 MISS:       2198 MSHR_MERGE:       1272
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 110.7 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10518940 HIT:    9860017 MISS:     658923 MSHR_MERGE:     122834
cpu0->cpu0_DTLB LOAD         ACCESS:   10518940 HIT:    9860017 MISS:     658923 MSHR_MERGE:     122834
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 53.14 cycles
cpu0->LLC TOTAL        ACCESS:     823457 HIT:     328102 MISS:     495355 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     492259 HIT:     174102 MISS:     318157 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      15241 HIT:        252 MISS:      14989 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      29923 HIT:      29803 MISS:        120 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     286034 HIT:     123945 MISS:     162089 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11745
  ROW_BUFFER_MISS:     483490
  AVG DBUS CONGESTED CYCLE: 7.271
Channel 0 WQ ROW_BUFFER_HIT:       6358
  ROW_BUFFER_MISS:      20594
  FULL:          0
Channel 0 REFRESHES ISSUED:      10188

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       260075        55923        44484        47940
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          937         6397        12585        26623
  STLB miss resolved @ L2C                0         2630        22170        35403        69519
  STLB miss resolved @ LLC                0         2341        21880        62879        73506
  STLB miss resolved @ MEM                0         1086        10857        52030       144934

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                488           40          547          131          250
---------------------------------------------------------------
  STLB miss resolved @ L1D                4            0            1           14           59
  STLB miss resolved @ L2C                2            1            0            4           12
  STLB miss resolved @ LLC                5            1            1           33           32
  STLB miss resolved @ MEM               24            1            5           51          457
[2025-09-16 20:48:23] END   suite=cs trace=classification_phase2_core3 (rc=0)
