# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top --top-module mlp_top --vpi --public-flat-rw --prefix Vtop -o mlp_top -LDFLAGS -Wl,-rpath,/Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/libs -L/Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --timing -Wno-PINCONNECTEMPTY -Wno-UNUSEDSIGNAL -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -CFLAGS -std=c++17 /Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mmu.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/weight_fifo.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/dual_weight_fifo.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_align.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_mem.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_func.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/normalizer.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/loss_block.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_pipeline.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/unified_buffer.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mlp_top.sv"
S      1252 127948447  1767143773           0  1767143773           0 "7fLIyV0DXtgK01DL8B0TWjvrsnCQTPV3pHYcTQwd" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator.sv"
S      1807 128122062  1767208393           0  1767208393           0 "7dYXTASQpHuMqAJH2NcMnr5VuWaUMHihxONqAgCa" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_align.sv"
S      3373 128122064  1767208393           0  1767208393           0 "YZbKlq5mmF0txeq8nIhka67PU1FrFQ7mXnDHDaZk" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_mem.sv"
S      1260 128122020  1767208379           0  1767208379           0 "msal44WmB7ApjA6eArO8Xue3rOq4hVwFZG83FZ5g" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_func.sv"
S      5194 128176360  1767230991           0  1767230991           0 "RMibgReliDGwUjC8YBSwG18nY6NS7Z1yJKBp3MII" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_pipeline.sv"
S      2274 128129976  1767209663           0  1767209663           0 "0Kh9WJNtmWg8PjpGMFxaw5uv3vaYNcKKewBqUplo" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/dual_weight_fifo.sv"
S       753 128122068  1767208393           0  1767208393           0 "GxrvlUAT4iOk6TMniIoajDR0xYoEILqpwiFchBSu" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/loss_block.sv"
S     15461 128240260  1767235843           0  1767235843           0 "VdtB6bvJsAbEHlwUvXYOkeBQbuGSAJKxAx97YaFd" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mlp_top.sv"
S      2444 127948455  1767143773           0  1767143773           0 "B6dAj4Yit6IOO4VBAylE4soAJp41LC8s4d8Fae4h" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mmu.sv"
S      2585 128176358  1767230991           0  1767230991           0 "H4etsBaRPQkVSx77qUCE1GXLSJhHbe36uX4dzwyx" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/normalizer.sv"
S      1237 128122018  1767208378           0  1767208378           0 "apWFBCi4tdtaJneiB8TLMMCgWymAaAuUOhBuIX47" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv"
S      3016 128205599  1767229939           0  1767229939           0 "G8f3z90SdWFLQP64lMl2jDrtHN5VRpCAFFO4p99k" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/unified_buffer.sv"
S       979 128129977  1767209663           0  1767209663           0 "D74HgjTteqQA04BUWK8c0ANjL2lVqbVJGrKaJNea" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/weight_fifo.sv"
T      3868 128244317  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop.cpp"
T      4124 128244316  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop.h"
T      2441 128244324  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop.mk"
T       669 128244315  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop__Dpi.cpp"
T       520 128244314  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop__Dpi.h"
T     73274 128244312  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop__Syms.cpp"
T      2181 128244313  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop__Syms.h"
T     27207 128244319  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop___024root.h"
T    146857 128244322  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop___024root__0.cpp"
T     62081 128244321  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop___024root__0__Slow.cpp"
T      1958 128244320  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop___024root__Slow.cpp"
T       773 128244318  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop__pch.h"
T      2724 128244325  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop__ver.d"
T         0        0  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop__verFiles.dat"
T      1659 128244323  1767236915           0  1767236915           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mlp_top/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
