+====================+===================+=============================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                         |
+====================+===================+=============================================================================================================================================+
| dclk               | dclk              | u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D                                                                                 |
| dclk               | dclk              | u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D |
| clk_100            | clk_100           | u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D                                                                                 |
| clk_100            | clk_100           | u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
