#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014f30d8cda0 .scope module, "RAMtb" "RAMtb" 2 3;
 .timescale -12 -12;
v0000014f30d8b130_0 .var "clk", 0 0;
v0000014f30d814f0_0 .var "rdAddr", 3 0;
v0000014f30d81590_0 .net "rdData", 7 0, v0000014f30d8abe0_0;  1 drivers
v0000014f30d81630_0 .var "wrAddr", 3 0;
v0000014f30d816d0_0 .var "wrData", 7 0;
v0000014f30d81770_0 .var "wrEn", 0 0;
S_0000014f30d8adc0 .scope module, "DUT" "RAM" 2 8, 3 1 0, S_0000014f30d8cda0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wrEn";
    .port_info 2 /INPUT 4 "wrAddr";
    .port_info 3 /INPUT 8 "wrData";
    .port_info 4 /INPUT 4 "rdAddr";
    .port_info 5 /OUTPUT 8 "rdData";
v0000014f30d81d30_0 .net "clk", 0 0, v0000014f30d8b130_0;  1 drivers
v0000014f30d8cf30 .array "mem", 0 15, 7 0;
v0000014f30de3f60_0 .net "rdAddr", 3 0, v0000014f30d814f0_0;  1 drivers
v0000014f30d8abe0_0 .var "rdData", 7 0;
v0000014f30d8af50_0 .net "wrAddr", 3 0, v0000014f30d81630_0;  1 drivers
v0000014f30d8aff0_0 .net "wrData", 7 0, v0000014f30d816d0_0;  1 drivers
v0000014f30d8b090_0 .net "wrEn", 0 0, v0000014f30d81770_0;  1 drivers
E_0000014f30dc5870 .event posedge, v0000014f30d81d30_0;
    .scope S_0000014f30d8adc0;
T_0 ;
    %wait E_0000014f30dc5870;
    %load/vec4 v0000014f30d8b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000014f30d8aff0_0;
    %load/vec4 v0000014f30d8af50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014f30d8cf30, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014f30d8adc0;
T_1 ;
    %wait E_0000014f30dc5870;
    %load/vec4 v0000014f30de3f60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000014f30d8cf30, 4;
    %assign/vec4 v0000014f30d8abe0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014f30d8cda0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d8b130_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000014f30d8cda0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0000014f30d8b130_0;
    %inv;
    %store/vec4 v0000014f30d8b130_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000014f30d8cda0;
T_4 ;
    %vpi_call 2 26 "$monitor", "%t,wrEn=%b,wrAddr=%b,wrData=%b,rdAddr=%b,rdData=%b", $time, v0000014f30d81770_0, v0000014f30d81630_0, v0000014f30d816d0_0, v0000014f30d814f0_0, v0000014f30d81590_0 {0 0 0};
    %vpi_call 2 27 "$dumpfile", "RAM.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000014f30d8cda0;
T_5 ;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 29, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 35, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000014f30d81630_0, 0, 4;
    %pushi/vec4 37, 0, 8;
    %store/vec4 v0000014f30d816d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f30d81770_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000014f30d814f0_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RAMtb.v";
    "./RAM.v";
