Fitter report for R32V2020
Wed May 29 16:41:36 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed May 29 16:41:35 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; R32V2020                                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,878 / 6,272 ( 62 % )                      ;
;     Total combinational functions  ; 3,083 / 6,272 ( 49 % )                      ;
;     Dedicated logic registers      ; 1,876 / 6,272 ( 30 % )                      ;
; Total registers                    ; 1876                                        ;
; Total pins                         ; 44 / 92 ( 48 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 107,136 / 276,480 ( 39 % )                  ;
; Embedded Multiplier 9-bit elements ; 6 / 30 ( 20 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Maximum processors allowed for parallel compilation                ; 4                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.7%      ;
;     Processor 3            ;   4.4%      ;
;     Processor 4            ;   4.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                  ; Destination Port ; Destination Port Name ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; REG_32:InstructionROMDataOutputLatch|q[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[0]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[1]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[2]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[3]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[4]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[5]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[6]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[7]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[8]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[9]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[10] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[11] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[12] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[13] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[14] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[15] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[16] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[17] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[18] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[19] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[20] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[21] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[22] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[23] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[24] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[25] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[26] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[27] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[28] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[29] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[30] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|q_a[31] ; PORTADATAOUT     ;                       ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                               ;
+--------------+----------------+--------------+-------------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To        ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+-------------------+---------------+----------------+
; Location     ;                ;              ; Anode_Activate[0] ; PIN_137       ; QSF Assignment ;
; Location     ;                ;              ; Anode_Activate[1] ; PIN_135       ; QSF Assignment ;
; Location     ;                ;              ; Anode_Activate[2] ; PIN_136       ; QSF Assignment ;
; Location     ;                ;              ; Anode_Activate[3] ; PIN_133       ; QSF Assignment ;
; Location     ;                ;              ; BUZZER            ; PIN_85        ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_50          ; PIN_24        ; QSF Assignment ;
; Location     ;                ;              ; LED3              ; PIN_3         ; QSF Assignment ;
; Location     ;                ;              ; LED_out[0]        ; PIN_2         ; QSF Assignment ;
; Location     ;                ;              ; LED_out[1]        ; PIN_138       ; QSF Assignment ;
; Location     ;                ;              ; LED_out[2]        ; PIN_142       ; QSF Assignment ;
; Location     ;                ;              ; LED_out[3]        ; PIN_141       ; QSF Assignment ;
; Location     ;                ;              ; LED_out[4]        ; PIN_1         ; QSF Assignment ;
; Location     ;                ;              ; LED_out[5]        ; PIN_144       ; QSF Assignment ;
; Location     ;                ;              ; LED_out[6]        ; PIN_143       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[0]      ; PIN_101       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[10]     ; PIN_114       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[11]     ; PIN_115       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[12]     ; PIN_119       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[13]     ; PIN_120       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[14]     ; PIN_121       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[15]     ; PIN_124       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[16]     ; PIN_125       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[17]     ; PIN_126       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[1]      ; PIN_100       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[2]      ; PIN_103       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[3]      ; PIN_104       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[4]      ; PIN_105       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[5]      ; PIN_106       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[6]      ; PIN_110       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[7]      ; PIN_111       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[8]      ; PIN_112       ; QSF Assignment ;
; Location     ;                ;              ; VideoVect[9]      ; PIN_113       ; QSF Assignment ;
; Location     ;                ;              ; ps2Clk            ; PIN_99        ; QSF Assignment ;
; Location     ;                ;              ; ps2Data           ; PIN_98        ; QSF Assignment ;
; Location     ;                ;              ; rxd               ; PIN_87        ; QSF Assignment ;
; Location     ;                ;              ; switch0           ; PIN_88        ; QSF Assignment ;
; Location     ;                ;              ; switch1           ; PIN_91        ; QSF Assignment ;
; Location     ;                ;              ; switch2           ; PIN_90        ; QSF Assignment ;
; Location     ;                ;              ; txd               ; PIN_86        ; QSF Assignment ;
; I/O Standard ; top            ;              ; ps2Clk            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ps2Data           ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+-------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5335 ) ; 0.00 % ( 0 / 5335 )        ; 0.00 % ( 0 / 5335 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5335 ) ; 0.00 % ( 0 / 5335 )        ; 0.00 % ( 0 / 5335 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3420 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 355 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1550 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/output_files/R32V2020.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,878 / 6,272 ( 62 % )     ;
;     -- Combinational with no register       ; 2002                       ;
;     -- Register only                        ; 795                        ;
;     -- Combinational with a register        ; 1081                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1935                       ;
;     -- 3 input functions                    ; 777                        ;
;     -- <=2 input functions                  ; 371                        ;
;     -- Register only                        ; 795                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2729                       ;
;     -- arithmetic mode                      ; 354                        ;
;                                             ;                            ;
; Total registers*                            ; 1,876 / 6,684 ( 28 % )     ;
;     -- Dedicated logic registers            ; 1,876 / 6,272 ( 30 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 303 / 392 ( 77 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 44 / 92 ( 48 % )           ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 15 / 30 ( 50 % )           ;
; Total block memory bits                     ; 107,136 / 276,480 ( 39 % ) ;
; Total block memory implementation bits      ; 138,240 / 276,480 ( 50 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 30 ( 20 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 9                          ;
;     -- Global clocks                        ; 9 / 10 ( 90 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 10.9% / 10.6% / 11.2%      ;
; Peak interconnect usage (total/H/V)         ; 25.6% / 25.0% / 26.5%      ;
; Maximum fan-out                             ; 844                        ;
; Highest non-global fan-out                  ; 787                        ;
; Total fan-out                               ; 17209                      ;
; Average fan-out                             ; 3.06                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ; Low                            ;
;                                             ;                      ;                    ;                                ;                                ;
; Total logic elements                        ; 2543 / 6272 ( 41 % ) ; 232 / 6272 ( 4 % ) ; 1103 / 6272 ( 18 % )           ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1802                 ; 94                 ; 106                            ; 0                              ;
;     -- Register only                        ; 118                  ; 15                 ; 662                            ; 0                              ;
;     -- Combinational with a register        ; 623                  ; 123                ; 335                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 1738                 ; 87                 ; 110                            ; 0                              ;
;     -- 3 input functions                    ; 483                  ; 86                 ; 208                            ; 0                              ;
;     -- <=2 input functions                  ; 204                  ; 44                 ; 123                            ; 0                              ;
;     -- Register only                        ; 118                  ; 15                 ; 662                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;                                ;
;     -- normal mode                          ; 2157                 ; 208                ; 364                            ; 0                              ;
;     -- arithmetic mode                      ; 268                  ; 9                  ; 77                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total registers                             ; 741                  ; 138                ; 997                            ; 0                              ;
;     -- Dedicated logic registers            ; 741 / 6272 ( 12 % )  ; 138 / 6272 ( 2 % ) ; 997 / 6272 ( 16 % )            ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 206 / 392 ( 53 % )   ; 19 / 392 ( 5 % )   ; 86 / 392 ( 22 % )              ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 44                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 30 ( 20 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 49280                ; 0                  ; 57856                          ; 0                              ;
; Total RAM block bits                        ; 73728                ; 0                  ; 64512                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 8 / 30 ( 26 % )      ; 0 / 30 ( 0 % )     ; 7 / 30 ( 23 % )                ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 7 / 12 ( 58 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                 ;
;                                             ;                      ;                    ;                                ;                                ;
; Connections                                 ;                      ;                    ;                                ;                                ;
;     -- Input Connections                    ; 299                  ; 208                ; 1304                           ; 2                              ;
;     -- Registered Input Connections         ; 185                  ; 147                ; 1088                           ; 0                              ;
;     -- Output Connections                   ; 1467                 ; 288                ; 35                             ; 23                             ;
;     -- Registered Output Connections        ; 48                   ; 288                ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;                                ;
;     -- Total Connections                    ; 13650                ; 1476               ; 4606                           ; 31                             ;
;     -- Registered Connections               ; 5379                 ; 1027               ; 2502                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; External Connections                        ;                      ;                    ;                                ;                                ;
;     -- Top                                  ; 278                  ; 332                ; 1131                           ; 25                             ;
;     -- sld_hub:auto_hub                     ; 332                  ; 20                 ; 144                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1131                 ; 144                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 25                   ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;                                ;
;     -- Input Ports                          ; 47                   ; 111                ; 296                            ; 2                              ;
;     -- Output Ports                         ; 55                   ; 128                ; 129                            ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 70                             ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 81                 ; 115                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 2                  ; 95                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 32                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 71                 ; 117                            ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 76                 ; 131                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 65                 ; 117                            ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; i_CLOCK_50  ; 23    ; 1        ; 0            ; 11           ; 7            ; 574                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; i_SerRxd    ; 51    ; 3        ; 16           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; i_ps2Clk    ; 119   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; i_ps2Data   ; 55    ; 4        ; 18           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; i_switch[0] ; 24    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; i_switch[1] ; 25    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; i_switch[2] ; 54    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; n_reset     ; 89    ; 5        ; 34           ; 12           ; 14           ; 486                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; o_Anode_Activate[0] ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_Anode_Activate[1] ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_Anode_Activate[2] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_Anode_Activate[3] ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_BUZZER            ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED[0]            ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED[1]            ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED[2]            ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED[3]            ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[0]        ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[1]        ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[2]        ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[3]        ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[4]        ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[5]        ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[6]        ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_SerRts            ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_SerTxd            ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[0]      ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[10]     ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[11]     ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[12]     ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[13]     ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[14]     ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[15]     ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[16]     ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[17]     ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[1]      ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[2]      ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[3]      ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[4]      ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[5]      ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[6]      ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[7]      ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[8]      ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_VideoVect[9]      ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; o_VideoVect[7]          ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; o_LED_out[0]            ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; o_Anode_Activate[0]     ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; o_Anode_Activate[1]     ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; o_Anode_Activate[3]     ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )   ; 3.3V          ; --           ;
; 2        ; 2 / 8 ( 25 % )    ; 3.3V          ; --           ;
; 3        ; 3 / 11 ( 27 % )   ; 3.3V          ; --           ;
; 4        ; 8 / 14 ( 57 % )   ; 3.3V          ; --           ;
; 5        ; 9 / 13 ( 69 % )   ; 3.3V          ; --           ;
; 6        ; 1 / 10 ( 10 % )   ; 3.3V          ; --           ;
; 7        ; 8 / 13 ( 62 % )   ; 3.3V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; i_CLOCK_50                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 25         ; 2        ; i_switch[0]                                               ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ; 26         ; 2        ; i_switch[1]                                               ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; o_VideoVect[6]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; o_SerRts                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 70         ; 3        ; i_SerRxd                                                  ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; i_switch[2]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; i_ps2Data                                                 ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; o_SerTxd                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; o_VideoVect[11]                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; o_VideoVect[10]                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; o_VideoVect[13]                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 99         ; 4        ; o_VideoVect[9]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 100        ; 4        ; o_VideoVect[16]                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ; 102        ; 5        ; o_VideoVect[12]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 74       ; 103        ; 5        ; o_VideoVect[17]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; o_VideoVect[8]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; o_VideoVect[14]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; o_VideoVect[5]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; o_VideoVect[15]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; o_VideoVect[4]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 86       ; 120        ; 5        ; o_VideoVect[7]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; n_reset                                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; o_VideoVect[1]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; o_VideoVect[0]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; i_ps2Clk                                                  ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; o_BUZZER                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; o_LED[3]                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; o_LED[2]                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; o_Anode_Activate[2]                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; o_LED_out[1]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; o_LED[0]                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; o_LED[1]                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; o_LED_out[5]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; o_LED_out[0]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; o_Anode_Activate[0]                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; o_LED_out[4]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; o_LED_out[6]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; o_Anode_Activate[1]                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; o_Anode_Activate[3]                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; o_LED_out[3]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 142      ; 201        ; 8        ; o_LED_out[2]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 202        ; 8        ; o_VideoVect[3]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; 144      ; 203        ; 8        ; o_VideoVect[2]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; Peripherals|clockGen|altpll_component|auto_generated|pll1                                                                               ;
; PLL mode                      ; Normal                                                                                                                                  ;
; Compensate clock              ; clock0                                                                                                                                  ;
; Compensated input/output pins ; --                                                                                                                                      ;
; Switchover type               ; --                                                                                                                                      ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                ;
; Input frequency 1             ; --                                                                                                                                      ;
; Nominal PFD frequency         ; 10.0 MHz                                                                                                                                ;
; Nominal VCO frequency         ; 640.0 MHz                                                                                                                               ;
; VCO post scale K counter      ; 2                                                                                                                                       ;
; VCO frequency control         ; Auto                                                                                                                                    ;
; VCO phase shift step          ; 195 ps                                                                                                                                  ;
; VCO multiply                  ; --                                                                                                                                      ;
; VCO divide                    ; --                                                                                                                                      ;
; Freq min lock                 ; 27.0 MHz                                                                                                                                ;
; Freq max lock                 ; 50.8 MHz                                                                                                                                ;
; M VCO Tap                     ; 0                                                                                                                                       ;
; M Initial                     ; 1                                                                                                                                       ;
; M value                       ; 64                                                                                                                                      ;
; N value                       ; 5                                                                                                                                       ;
; Charge pump current           ; setting 1                                                                                                                               ;
; Loop filter resistance        ; setting 16                                                                                                                              ;
; Loop filter capacitance       ; setting 0                                                                                                                               ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                                                                                      ;
; Bandwidth type                ; Medium                                                                                                                                  ;
; Real time reconfigurable      ; Off                                                                                                                                     ;
; Scan chain MIF file           ; --                                                                                                                                      ;
; Preserve PLL counter order    ; Off                                                                                                                                     ;
; PLL location                  ; PLL_1                                                                                                                                   ;
; Inclk0 signal                 ; i_CLOCK_50                                                                                                                              ;
; Inclk1 signal                 ; --                                                                                                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                           ;
; Inclk1 signal type            ; --                                                                                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------+
; Name                                                                                                                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------+
; PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 64   ; 125 ; 25.6 MHz         ; 0 (0 ps)    ; 1.80 (195 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+---------------------+-----------------------------+
; Pin Name            ; Reason                      ;
+---------------------+-----------------------------+
; o_LED[0]            ; Missing drive strength      ;
; o_LED[1]            ; Missing drive strength      ;
; o_LED[2]            ; Missing drive strength      ;
; o_LED[3]            ; Missing drive strength      ;
; o_BUZZER            ; Missing drive strength      ;
; o_SerTxd            ; Missing drive strength      ;
; o_SerRts            ; Missing drive strength      ;
; o_VideoVect[0]      ; Missing drive strength      ;
; o_VideoVect[1]      ; Missing drive strength      ;
; o_VideoVect[2]      ; Missing drive strength      ;
; o_VideoVect[3]      ; Missing drive strength      ;
; o_VideoVect[4]      ; Missing drive strength      ;
; o_VideoVect[5]      ; Missing drive strength      ;
; o_VideoVect[6]      ; Missing drive strength      ;
; o_VideoVect[7]      ; Missing drive strength      ;
; o_VideoVect[8]      ; Missing drive strength      ;
; o_VideoVect[9]      ; Missing drive strength      ;
; o_VideoVect[10]     ; Missing drive strength      ;
; o_VideoVect[11]     ; Missing drive strength      ;
; o_VideoVect[12]     ; Missing drive strength      ;
; o_VideoVect[13]     ; Missing drive strength      ;
; o_VideoVect[14]     ; Missing drive strength      ;
; o_VideoVect[15]     ; Missing drive strength      ;
; o_VideoVect[16]     ; Missing drive strength      ;
; o_VideoVect[17]     ; Missing drive strength      ;
; o_Anode_Activate[0] ; Missing drive strength      ;
; o_Anode_Activate[1] ; Missing drive strength      ;
; o_Anode_Activate[2] ; Missing drive strength      ;
; o_Anode_Activate[3] ; Missing drive strength      ;
; o_LED_out[0]        ; Missing drive strength      ;
; o_LED_out[1]        ; Missing drive strength      ;
; o_LED_out[2]        ; Missing drive strength      ;
; o_LED_out[3]        ; Missing drive strength      ;
; o_LED_out[4]        ; Missing drive strength      ;
; o_LED_out[5]        ; Missing drive strength      ;
; o_LED_out[6]        ; Missing drive strength      ;
; o_LED[0]            ; Missing location assignment ;
; o_LED[1]            ; Missing location assignment ;
; o_LED[2]            ; Missing location assignment ;
; o_LED[3]            ; Missing location assignment ;
; o_BUZZER            ; Missing location assignment ;
; o_SerTxd            ; Missing location assignment ;
; o_SerRts            ; Missing location assignment ;
; o_VideoVect[0]      ; Missing location assignment ;
; o_VideoVect[1]      ; Missing location assignment ;
; o_VideoVect[2]      ; Missing location assignment ;
; o_VideoVect[3]      ; Missing location assignment ;
; o_VideoVect[4]      ; Missing location assignment ;
; o_VideoVect[5]      ; Missing location assignment ;
; o_VideoVect[6]      ; Missing location assignment ;
; o_VideoVect[7]      ; Missing location assignment ;
; o_VideoVect[8]      ; Missing location assignment ;
; o_VideoVect[9]      ; Missing location assignment ;
; o_VideoVect[10]     ; Missing location assignment ;
; o_VideoVect[11]     ; Missing location assignment ;
; o_VideoVect[12]     ; Missing location assignment ;
; o_VideoVect[13]     ; Missing location assignment ;
; o_VideoVect[14]     ; Missing location assignment ;
; o_VideoVect[15]     ; Missing location assignment ;
; o_VideoVect[16]     ; Missing location assignment ;
; o_VideoVect[17]     ; Missing location assignment ;
; o_Anode_Activate[0] ; Missing location assignment ;
; o_Anode_Activate[1] ; Missing location assignment ;
; o_Anode_Activate[2] ; Missing location assignment ;
; o_Anode_Activate[3] ; Missing location assignment ;
; o_LED_out[0]        ; Missing location assignment ;
; o_LED_out[1]        ; Missing location assignment ;
; o_LED_out[2]        ; Missing location assignment ;
; o_LED_out[3]        ; Missing location assignment ;
; o_LED_out[4]        ; Missing location assignment ;
; o_LED_out[5]        ; Missing location assignment ;
; o_LED_out[6]        ; Missing location assignment ;
; i_CLOCK_50          ; Missing location assignment ;
; i_switch[0]         ; Missing location assignment ;
; i_switch[1]         ; Missing location assignment ;
; i_switch[2]         ; Missing location assignment ;
; i_ps2Data           ; Missing location assignment ;
; i_SerRxd            ; Missing location assignment ;
; i_ps2Clk            ; Missing location assignment ;
+---------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 3878 (2)    ; 1876 (0)                  ; 0 (0)         ; 107136      ; 15   ; 6            ; 0       ; 3         ; 44   ; 0            ; 2002 (2)     ; 795 (0)           ; 1081 (0)         ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |BlockRam_Data:Data_RAM|                                                                                                             ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; |top|BlockRam_Data:Data_RAM                                                                                                                                                                                                                                                                                                                     ; BlockRam_Data                     ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_gsr3:auto_generated|                                                                                               ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_gsr3                   ; work         ;
;             |altsyncram_9bp2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1                                                                                                                                                                                                                          ; altsyncram_9bp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 94 (78)     ; 63 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (23)      ; 7 (7)             ; 56 (48)          ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |BlockRam_Stack:Stack_RAM|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRam_Stack:Stack_RAM                                                                                                                                                                                                                                                                                                                   ; BlockRam_Stack                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_d7p3:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_d7p3                   ; work         ;
;    |BlockRom_Instruction:Instr_ROM|                                                                                                     ; 95 (0)      ; 64 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 57 (0)           ; |top|BlockRom_Instruction:Instr_ROM                                                                                                                                                                                                                                                                                                             ; BlockRom_Instruction              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 95 (0)      ; 64 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 57 (0)           ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_qp24:auto_generated|                                                                                               ; 95 (0)      ; 64 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 57 (0)           ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated                                                                                                                                                                                                                                              ; altsyncram_qp24                   ; work         ;
;             |altsyncram_o833:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1                                                                                                                                                                                                                  ; altsyncram_o833                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 95 (79)     ; 64 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (23)      ; 7 (7)             ; 57 (49)          ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |PeripheralInterface:Peripherals|                                                                                                    ; 1137 (36)   ; 212 (19)                  ; 0 (0)         ; 16512       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 923 (15)     ; 48 (1)            ; 166 (20)         ; |top|PeripheralInterface:Peripherals                                                                                                                                                                                                                                                                                                            ; PeripheralInterface               ; work         ;
;       |Loadable_7S4D_LED:SevenSegDisplay|                                                                                               ; 39 (39)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 29 (29)          ; |top|PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay                                                                                                                                                                                                                                                                          ; Loadable_7S4D_LED                 ; work         ;
;       |Mem_Mapped_SVGA:SVGA|                                                                                                            ; 821 (1)     ; 23 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 798 (1)      ; 0 (0)             ; 23 (0)           ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA                                                                                                                                                                                                                                                                                       ; Mem_Mapped_SVGA                   ; work         ;
;          |DisplayRam2k:DisplayRAM|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM                                                                                                                                                                                                                                                               ; DisplayRam2k                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_b0q3:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated                                                                                                                                                                                                ; altsyncram_b0q3                   ; work         ;
;          |Video_SVGA_64x32:Video_SVGA_64x32|                                                                                            ; 820 (820)   ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 797 (797)    ; 0 (0)             ; 23 (23)          ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32                                                                                                                                                                                                                                                     ; Video_SVGA_64x32                  ; work         ;
;       |REG_16:SevenSegmentDisplayLatch|                                                                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |top|PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;       |REG_8:LedLatch|                                                                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|REG_8:LedLatch                                                                                                                                                                                                                                                                                             ; REG_8                             ; work         ;
;       |VideoClk_SVGA_800x600:clockGen|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen                                                                                                                                                                                                                                                                             ; VideoClk_SVGA_800x600             ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;             |VideoClk_SVGA_800x600_altpll:auto_generated|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated                                                                                                                                                                                                         ; VideoClk_SVGA_800x600_altpll      ; work         ;
;       |bufferedUART:UART|                                                                                                               ; 182 (182)   ; 94 (94)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 25 (25)           ; 69 (69)          ; |top|PeripheralInterface:Peripherals|bufferedUART:UART                                                                                                                                                                                                                                                                                          ; bufferedUART                      ; work         ;
;          |altsyncram:rxBuffer_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_3ce1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3ce1                   ; work         ;
;       |ps2_intf:ps2Keyboard|                                                                                                            ; 47 (47)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 16 (16)           ; 19 (19)          ; |top|PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard                                                                                                                                                                                                                                                                                       ; ps2_intf                          ; work         ;
;    |R32V2020:RISC_CPU|                                                                                                                  ; 1231 (134)  ; 402 (0)                   ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 815 (126)    ; 56 (0)            ; 360 (29)         ; |top|R32V2020:RISC_CPU                                                                                                                                                                                                                                                                                                                          ; R32V2020                          ; work         ;
;       |ALU:ALU|                                                                                                                         ; 386 (356)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 379 (349)    ; 0 (0)             ; 7 (7)            ; |top|R32V2020:RISC_CPU|ALU:ALU                                                                                                                                                                                                                                                                                                                  ; ALU                               ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                                   ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                           ; mult_7dt                          ; work         ;
;       |CCRControl:flowControl|                                                                                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|CCRControl:flowControl                                                                                                                                                                                                                                                                                                   ; CCRControl                        ; work         ;
;       |OneHotStateMachine:StateMachine|                                                                                                 ; 16 (16)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 9 (9)            ; |top|R32V2020:RISC_CPU|OneHotStateMachine:StateMachine                                                                                                                                                                                                                                                                                          ; OneHotStateMachine                ; work         ;
;       |OpCodeDecoder:opcodeDecoder|                                                                                                     ; 16 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (13)      ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder                                                                                                                                                                                                                                                                                              ; OpCodeDecoder                     ; work         ;
;          |OpCode_Cat_Decoder:opc_Cat_Decoder|                                                                                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder                                                                                                                                                                                                                                                           ; OpCode_Cat_Decoder                ; work         ;
;       |RegisterFile:RegisterFile|                                                                                                       ; 677 (30)    ; 392 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 279 (29)     ; 55 (0)            ; 343 (2)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile                                                                                                                                                                                                                                                                                                ; RegisterFile                      ; work         ;
;          |COUNT_32:dataRamAddress|                                                                                                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress                                                                                                                                                                                                                                                                        ; COUNT_32                          ; work         ;
;          |COUNT_32:peripheralAddress|                                                                                                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 24 (24)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress                                                                                                                                                                                                                                                                     ; COUNT_32                          ; work         ;
;          |COUNT_32:programCounter|                                                                                                      ; 48 (48)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 15 (15)           ; 17 (17)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter                                                                                                                                                                                                                                                                        ; COUNT_32                          ; work         ;
;          |COUNT_32:stackAddress|                                                                                                        ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 27 (27)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress                                                                                                                                                                                                                                                                          ; COUNT_32                          ; work         ;
;          |MUX_16x32:muxA|                                                                                                               ; 265 (265)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 0 (0)             ; 115 (115)        ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA                                                                                                                                                                                                                                                                                 ; MUX_16x32                         ; work         ;
;          |MUX_16x32:muxB|                                                                                                               ; 265 (265)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 181 (181)        ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB                                                                                                                                                                                                                                                                                 ; MUX_16x32                         ; work         ;
;          |REG_16:r10Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 13 (13)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r10Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r11Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r11Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r12Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r12Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r13Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 12 (12)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r13Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r14Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 13 (13)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r14Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r15Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 10 (10)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r15Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 12 (12)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r8Lower|                                                                                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r8Upper|                                                                                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r9Lower|                                                                                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r9Upper|                                                                                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_32:conditionCodeRegister|                                                                                                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister                                                                                                                                                                                                                                                                   ; REG_32                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 232 (1)     ; 138 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (1)       ; 15 (0)            ; 123 (0)          ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 231 (0)     ; 138 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 15 (0)            ; 123 (0)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 231 (0)     ; 138 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 15 (0)            ; 123 (0)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 231 (8)     ; 138 (7)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (1)       ; 15 (4)            ; 123 (0)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 226 (0)     ; 131 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 11 (0)            ; 123 (0)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 226 (178)   ; 131 (102)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (73)      ; 11 (10)           ; 123 (97)         ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 10 (10)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 18 (18)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1103 (116)  ; 997 (114)                 ; 0 (0)         ; 57856       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (2)      ; 662 (114)         ; 335 (0)          ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 987 (0)     ; 883 (0)                   ; 0 (0)         ; 57856       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 548 (0)           ; 335 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 987 (563)   ; 883 (530)                 ; 0 (0)         ; 57856       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (33)     ; 548 (474)         ; 335 (56)         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 60 (58)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 39 (39)           ; 20 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 57856       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_v724:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 57856       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v724:auto_generated                                                                                                                                                 ; altsyncram_v724                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 9 (9)             ; 46 (46)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 21 (1)      ; 21 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 4 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 2 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (1)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 192 (12)    ; 173 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (12)      ; 0 (0)             ; 173 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_0ii:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ii:auto_generated                                                             ; cntr_0ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 113 (113)   ; 113 (113)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 113 (113)        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; o_LED[0]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED[1]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED[2]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED[3]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_BUZZER            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_SerTxd            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_SerRts            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_Anode_Activate[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_Anode_Activate[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_Anode_Activate[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_Anode_Activate[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i_CLOCK_50          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; n_reset             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_switch[0]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_switch[1]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_switch[2]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; i_ps2Data           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_SerRxd            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_ps2Clk            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                            ;
+-----------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                         ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------+-------------------+---------+
; i_CLOCK_50                                                                  ;                   ;         ;
; n_reset                                                                     ;                   ;         ;
; i_switch[0]                                                                 ;                   ;         ;
; i_switch[1]                                                                 ;                   ;         ;
; i_switch[2]                                                                 ;                   ;         ;
;      - R32V2020:RISC_CPU|w_dataIntoRegisterFile[2]~31                       ; 1                 ; 6       ;
; i_ps2Data                                                                   ;                   ;         ;
;      - PeripheralInterface:Peripherals|w_kbdDataStatus[0]                   ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|ps2_dat_in~0    ; 0                 ; 6       ;
; i_SerRxd                                                                    ;                   ;         ;
;      - PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered~0      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter~8         ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|bufferedUART:UART|process_2~0        ; 0                 ; 6       ;
; i_ps2Clk                                                                    ;                   ;         ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[7]~0 ; 1                 ; 6       ;
+-----------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                              ; LCCOMB_X24_Y18_N0  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                 ; LCCOMB_X22_Y17_N18 ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                 ; LCCOMB_X24_Y18_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                 ; LCCOMB_X23_Y18_N30 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~12                                                                                                                                                                                                                      ; LCCOMB_X23_Y18_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~2                                                                                                                                                                                                                      ; LCCOMB_X22_Y18_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2                                                                                                                                                                          ; LCCOMB_X21_Y16_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~6                                                                                                                                                                     ; LCCOMB_X21_Y16_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N26 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                         ; LCCOMB_X22_Y14_N18 ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                         ; LCCOMB_X21_Y14_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                         ; LCCOMB_X22_Y14_N30 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~11                                                                                                                                                                                                              ; LCCOMB_X19_Y13_N28 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]~2                                                                                                                                                                                                              ; LCCOMB_X22_Y13_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                                                                  ; LCCOMB_X28_Y18_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3                                                                                                                                                             ; LCCOMB_X28_Y18_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|LessThan0~2                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y12_N30 ; 20      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|LessThan1~2                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y12_N22 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|comb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y10_N0  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                         ; PLL_1              ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|LessThan4~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y4_N26  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                                                                                                                                                                                                ; FF_X22_Y8_N25      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                                                                                                                                                                                                ; FF_X22_Y8_N25      ; 40      ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y6_N26  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~22                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y4_N8   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~24                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y4_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]~15                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y6_N28  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]~3                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y6_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter~8                                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y3_N8   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]~19                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y6_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle~4                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y6_N14  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[0]~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y6_N14  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]~10                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y6_N26  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit~2                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y6_N20  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txd~4                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y6_N16  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|comb~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y10_N4  ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; PeripheralInterface:Peripherals|comb~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y10_N26 ; 12      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; PeripheralInterface:Peripherals|comb~4                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y13_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|comb~5                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y13_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|process_0~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y10_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[0]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y10_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[0]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y10_N30 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|w_serialClkEn                                                                                                                                                                                                                                                                                                               ; FF_X23_Y3_N31      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[3]                                                                                                                                                                                                                                                                                                  ; FF_X17_Y10_N5      ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|o_WrRegFile~4                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y14_N20 ; 33      ; Latch enable               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[0]                                                                                                                                                                                                                                                                             ; FF_X7_Y18_N17      ; 28      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q~34                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y11_N16 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|Equal0~6                                                                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y10_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~1                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y13_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~10                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y10_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~11                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y13_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~12                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y13_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~13                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y13_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~14                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y13_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~15                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y13_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~16                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y10_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~17                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y10_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~18                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y13_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~2                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y13_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~3                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y13_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~4                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y13_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~5                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y10_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~6                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y10_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~7                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y14_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~8                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y10_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~9                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y10_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|o_clkInstrRomData                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y10_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|o_writeStackRamEn~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y14_N6  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|o_writeToDataRamEnable~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y14_N4  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|w_holdHaltCatchFire                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y14_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 583     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i_CLOCK_50                                                                                                                                                                                                                                                                                                                                                  ; PIN_23             ; 573     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; i_CLOCK_50                                                                                                                                                                                                                                                                                                                                                  ; PIN_23             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; n_reset                                                                                                                                                                                                                                                                                                                                                     ; PIN_89             ; 479     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X24_Y17_N9      ; 77      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X21_Y15_N28 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X21_Y15_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X25_Y16_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X23_Y15_N17     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                            ; LCCOMB_X24_Y16_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X23_Y15_N15     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X24_Y15_N9      ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14                           ; LCCOMB_X24_Y16_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X24_Y15_N15     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23                           ; LCCOMB_X24_Y16_N16 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                              ; FF_X25_Y15_N21     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                              ; FF_X25_Y15_N11     ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                              ; LCCOMB_X25_Y14_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13              ; LCCOMB_X26_Y15_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14              ; LCCOMB_X25_Y16_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~10                                ; LCCOMB_X24_Y18_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X24_Y18_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X24_Y16_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12                    ; LCCOMB_X24_Y16_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22                    ; LCCOMB_X24_Y16_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~22      ; LCCOMB_X22_Y16_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~12 ; LCCOMB_X23_Y16_N26 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23 ; LCCOMB_X22_Y16_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X24_Y17_N3      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X24_Y17_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X24_Y17_N23     ; 61      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X24_Y18_N3      ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0          ; LCCOMB_X21_Y15_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X24_Y17_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X25_Y17_N9      ; 54      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X25_Y16_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X24_Y11_N10 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X24_Y11_N20 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X25_Y12_N17     ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X25_Y12_N14 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X25_Y13_N6  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X25_Y13_N16 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X24_Y14_N21     ; 225     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~1                                                                                                                                                                                               ; LCCOMB_X26_Y13_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X25_Y12_N22 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X25_Y12_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X26_Y8_N20  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X24_Y8_N28  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ii:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X22_Y7_N30  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X26_Y8_N24  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X25_Y8_N2   ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X24_Y8_N30  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~8                                                                                                                                                                                                              ; LCCOMB_X25_Y19_N4  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~9                                                                                                                                                                                                              ; LCCOMB_X25_Y19_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X25_Y19_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X26_Y17_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]~34                                                                                                                                                                                                                          ; LCCOMB_X26_Y13_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X26_Y13_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X25_Y13_N28 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ~GND                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y6_N0   ; 700     ; Clock                      ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 23      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                        ; FF_X22_Y8_N25      ; 40      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; PeripheralInterface:Peripherals|comb~0                                                                                                              ; LCCOMB_X21_Y10_N4  ; 16      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; PeripheralInterface:Peripherals|comb~1                                                                                                              ; LCCOMB_X21_Y10_N26 ; 12      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|o_WrRegFile~4                                                                                         ; LCCOMB_X14_Y14_N20 ; 33      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                        ; JTAG_X1_Y12_N0     ; 583     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; i_CLOCK_50                                                                                                                                          ; PIN_23             ; 573     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; n_reset                                                                                                                                             ; PIN_89             ; 479     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                               ; FF_X24_Y14_N21     ; 225     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+------+--------------------------+
; Name ; Fan-Out                  ;
+------+--------------------------+
; ~GND ; 787                      ;
+------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                        ; Location                                                                                                ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ALTSYNCRAM                                                                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; yes                     ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; None                                                       ; M9K_X15_Y16_N0, M9K_X15_Y17_N0                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                                       ; M9K_X15_Y15_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port   ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; yes                     ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; ../../Programs/C015-Screen_Clear/C015-Screen_Clear_ins.HEX ; M9K_X15_Y11_N0, M9K_X15_Y12_N0                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                                                       ; M9K_X27_Y11_N0, M9K_X27_Y12_N0                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                                       ; M9K_X15_Y4_N0                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v724:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 113          ; 512          ; 113          ; yes                    ; no                      ; yes                    ; no                      ; 57856 ; 512                         ; 113                         ; 512                         ; 113                         ; 57856               ; 7    ; None                                                       ; M9K_X15_Y8_N0, M9K_X15_Y7_N0, M9K_X15_Y5_N0, M9K_X27_Y5_N0, M9K_X27_Y6_N0, M9K_X27_Y7_N0, M9K_X15_Y6_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ALTSYNCRAM                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11000000000000000000000000101110) (812156870) (-1073741778) (-3-15-15-15-15-15-13-2)    ;(00100000010100000000000000000000) (-270967296) (542113792) (20500000)   ;(00100000100000000000000000000000) (-254967296) (545259520) (20800000)   ;(01000000100000000000000001001000) (-2107483538) (1082130504) (40800048)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000110011) (812156877) (-1073741773) (-3-15-15-15-15-15-12-13)   ;(01000000100000000000000001100101) (-2107483503) (1082130533) (40800065)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;
;8;(11000000000000000000000000110000) (812156872) (-1073741776) (-3-15-15-15-15-15-130)    ;(01000000100000000000000001101100) (-2107483494) (1082130540) (4080006C)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000101101) (812156869) (-1073741779) (-3-15-15-15-15-15-13-3)   ;(01000000100000000000000001101100) (-2107483494) (1082130540) (4080006C)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000101010) (812156866) (-1073741782) (-3-15-15-15-15-15-13-6)   ;(01000000100000000000000001101111) (-2107483491) (1082130543) (4080006F)   ;
;16;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)    ;(11000000000000000000000000100111) (812156861) (-1073741785) (-3-15-15-15-15-15-13-9)   ;(01000000100000000000000000101100) (-2107483594) (1082130476) (4080002C)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000100100) (812156858) (-1073741788) (-3-15-15-15-15-15-13-12)   ;(01000000100000000000000000100000) (-2107483608) (1082130464) (40800020)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000100001) (812156855) (-1073741791) (-3-15-15-15-15-15-13-15)   ;
;24;(01000000100000000000000001010111) (-2107483521) (1082130519) (40800057)    ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000011110) (812156850) (-1073741794) (-3-15-15-15-15-15-14-2)   ;(01000000100000000000000001101111) (-2107483491) (1082130543) (4080006F)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000011011) (812156847) (-1073741797) (-3-15-15-15-15-15-14-5)   ;(01000000100000000000000001110010) (-2107483486) (1082130546) (40800072)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;
;32;(11000000000000000000000000011000) (812156842) (-1073741800) (-3-15-15-15-15-15-14-8)    ;(01000000100000000000000001101100) (-2107483494) (1082130540) (4080006C)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000010101) (812156839) (-1073741803) (-3-15-15-15-15-15-14-11)   ;(01000000100000000000000001100100) (-2107483504) (1082130532) (40800064)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000010010) (812156836) (-1073741806) (-3-15-15-15-15-15-14-14)   ;(01000000100000000000000000100001) (-2107483607) (1082130465) (40800021)   ;
;40;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)    ;(11000000000000000000000000001111) (812156831) (-1073741809) (-3-15-15-15-15-15-15-1)   ;(01000000100000000000000000100000) (-2107483608) (1082130464) (40800020)   ;(00100000100101110001000000000000) (-249357296) (546770944) (20971000)   ;(11000000000000000000000000001100) (812156828) (-1073741812) (-3-15-15-15-15-15-15-4)   ;(00000001000000000000000000000000) (100000000) (16777216) (1000000)   ;(00100000010100000000000000000000) (-270967296) (542113792) (20500000)   ;(00100000100000000000000000000000) (-254967296) (545259520) (20800000)   ;
;48;(01000000100000000000000000100000) (-2107483608) (1082130464) (40800020)    ;(00100000100100000000000000000000) (-250967296) (546308096) (20900000)   ;(01000000100100000000011111111110) (-2103479872) (1083181054) (409007FE)   ;(10000001010100001000000000000000) (-1211249056) (-2125430784) (-7-14-10-15-8000)   ;(00100000010101010001000000000000) (-269757296) (542445568) (20551000)   ;(00100000100110010010000000000000) (-248747296) (546906112) (20992000)   ;(11001000111111111111111111111101) (1889934589) (-922746883) (-3-700000-3)   ;(11000000111111111111111111001010) (889934526) (-1056964662) (-3-150000-3-6)   ;
;56;(10000001010100001000000000000000) (-1211249056) (-2125430784) (-7-14-10-15-8000)    ;(00100000010101010001000000000000) (-269757296) (542445568) (20551000)   ;(00100000011110010001000000000000) (-258757296) (544804864) (20791000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X20_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,881 / 32,401 ( 15 % ) ;
; C16 interconnects     ; 19 / 1,326 ( 1 % )      ;
; C4 interconnects      ; 2,505 / 21,816 ( 11 % ) ;
; Direct links          ; 555 / 32,401 ( 2 % )    ;
; Global clocks         ; 9 / 10 ( 90 % )         ;
; Local interconnects   ; 2,517 / 10,320 ( 24 % ) ;
; R24 interconnects     ; 40 / 1,289 ( 3 % )      ;
; R4 interconnects      ; 3,060 / 28,186 ( 11 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.80) ; Number of LABs  (Total = 303) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 8                             ;
; 3                                           ; 6                             ;
; 4                                           ; 9                             ;
; 5                                           ; 8                             ;
; 6                                           ; 7                             ;
; 7                                           ; 6                             ;
; 8                                           ; 7                             ;
; 9                                           ; 3                             ;
; 10                                          ; 7                             ;
; 11                                          ; 8                             ;
; 12                                          ; 6                             ;
; 13                                          ; 14                            ;
; 14                                          ; 18                            ;
; 15                                          ; 34                            ;
; 16                                          ; 151                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.63) ; Number of LABs  (Total = 303) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 132                           ;
; 1 Clock                            ; 207                           ;
; 1 Clock enable                     ; 62                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 9                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 67                            ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.89) ; Number of LABs  (Total = 303) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 4                             ;
; 2                                            ; 9                             ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 3                             ;
; 6                                            ; 8                             ;
; 7                                            ; 3                             ;
; 8                                            ; 7                             ;
; 9                                            ; 4                             ;
; 10                                           ; 4                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 5                             ;
; 14                                           ; 11                            ;
; 15                                           ; 11                            ;
; 16                                           ; 62                            ;
; 17                                           ; 9                             ;
; 18                                           ; 12                            ;
; 19                                           ; 5                             ;
; 20                                           ; 15                            ;
; 21                                           ; 8                             ;
; 22                                           ; 12                            ;
; 23                                           ; 7                             ;
; 24                                           ; 17                            ;
; 25                                           ; 9                             ;
; 26                                           ; 9                             ;
; 27                                           ; 8                             ;
; 28                                           ; 5                             ;
; 29                                           ; 10                            ;
; 30                                           ; 5                             ;
; 31                                           ; 3                             ;
; 32                                           ; 18                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.05) ; Number of LABs  (Total = 303) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 4                             ;
; 1                                               ; 41                            ;
; 2                                               ; 28                            ;
; 3                                               ; 40                            ;
; 4                                               ; 36                            ;
; 5                                               ; 31                            ;
; 6                                               ; 18                            ;
; 7                                               ; 20                            ;
; 8                                               ; 14                            ;
; 9                                               ; 7                             ;
; 10                                              ; 15                            ;
; 11                                              ; 8                             ;
; 12                                              ; 6                             ;
; 13                                              ; 3                             ;
; 14                                              ; 4                             ;
; 15                                              ; 3                             ;
; 16                                              ; 14                            ;
; 17                                              ; 1                             ;
; 18                                              ; 4                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 2                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.39) ; Number of LABs  (Total = 303) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 19                            ;
; 3                                            ; 15                            ;
; 4                                            ; 20                            ;
; 5                                            ; 12                            ;
; 6                                            ; 8                             ;
; 7                                            ; 14                            ;
; 8                                            ; 13                            ;
; 9                                            ; 16                            ;
; 10                                           ; 12                            ;
; 11                                           ; 10                            ;
; 12                                           ; 8                             ;
; 13                                           ; 12                            ;
; 14                                           ; 14                            ;
; 15                                           ; 12                            ;
; 16                                           ; 8                             ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 7                             ;
; 20                                           ; 15                            ;
; 21                                           ; 8                             ;
; 22                                           ; 5                             ;
; 23                                           ; 9                             ;
; 24                                           ; 4                             ;
; 25                                           ; 6                             ;
; 26                                           ; 2                             ;
; 27                                           ; 1                             ;
; 28                                           ; 3                             ;
; 29                                           ; 10                            ;
; 30                                           ; 4                             ;
; 31                                           ; 3                             ;
; 32                                           ; 3                             ;
; 33                                           ; 3                             ;
; 34                                           ; 1                             ;
; 35                                           ; 1                             ;
; 36                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 1            ; 0            ; 1            ; 0            ; 0            ; 48        ; 1            ; 0            ; 48        ; 48        ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 48        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 47           ; 48           ; 47           ; 48           ; 48           ; 0         ; 47           ; 48           ; 0         ; 0         ; 48           ; 48           ; 48           ; 48           ; 40           ; 48           ; 48           ; 40           ; 48           ; 48           ; 48           ; 48           ; 48           ; 48           ; 48           ; 48           ; 48           ; 0         ; 48           ; 48           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; o_LED[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_BUZZER            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_SerTxd            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_SerRts            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_Anode_Activate[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_Anode_Activate[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_Anode_Activate[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_Anode_Activate[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_CLOCK_50          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; n_reset             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_switch[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_switch[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_switch[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_ps2Data           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_SerRxd            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_ps2Clk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 5.9               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                              ; Destination Register                                                                                                                                      ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a20~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a19~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a18~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a17~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a16~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a21~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a22~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a31~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a30~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a29~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a28~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a27~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a26~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a25~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a24~portb_datain_reg0 ; 0.210             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_qp24:auto_generated|altsyncram_o833:altsyncram1|ram_block3a23~portb_datain_reg0 ; 0.210             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 28 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device EP4CE6E22C8 for design "R32V2020"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 64, clock division of 125, and phase shift of 0 degrees (0 ps) for PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v Line: 46
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 43 pins of 44 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'R32V2020.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[18] is being clocked by i_CLOCK_50
Warning (332060): Node: REG_32:InstructionROMDataOutputLatch|q[24] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch R32V2020:RISC_CPU|ALU:ALU|w_ALUResult[6] is being clocked by REG_32:InstructionROMDataOutputLatch|q[24]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node i_CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|o_WrRegFile~4  File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 61
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|o_WrRegFile~5 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 61
Info (176353): Automatically promoted node PeripheralInterface:Peripherals|comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node PeripheralInterface:Peripherals|comb~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|process_1~0
Info (176353): Automatically promoted node n_reset~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node R32V2020:RISC_CPU|o_clkInstrRomData File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/R32V2020.vhd Line: 17
        Info (176357): Destination node R32V2020:RISC_CPU|w_holdHaltCatchFire~0 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/R32V2020.vhd Line: 121
        Info (176357): Destination node R32V2020:RISC_CPU|o_clkInstrRomAddr File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/R32V2020.vhd Line: 16
        Info (176357): Destination node R32V2020:RISC_CPU|o_writeToDataRamEnable~0 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/R32V2020.vhd Line: 26
        Info (176357): Destination node R32V2020:RISC_CPU|o_writeStackRamEn~0 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/R32V2020.vhd Line: 21
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 407
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_data_in_reg[110] File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 407
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node PeripheralInterface:Peripherals|bufferedUART:UART|func_reset  File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[2] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[3] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[4] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[6] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[5] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|txd~0 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 41
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[0] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[1] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~22 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 80
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 42 (unused VREF, 3.3V VCCIO, 6 input, 36 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVCMOS.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "Anode_Activate[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Anode_Activate[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Anode_Activate[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Anode_Activate[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUZZER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_out[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_out[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_out[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_out[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_out[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_out[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_out[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VideoVect[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ps2Clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ps2Data" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rxd" is assigned to location or region, but does not exist in design
    Warning (15706): Node "switch0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "switch1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "switch2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "txd" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.99 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin i_CLOCK_50 uses I/O standard 3.3-V LVCMOS at 23 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 11
    Info (169178): Pin n_reset uses I/O standard 3.3-V LVCMOS at 89 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 10
    Info (169178): Pin i_switch[0] uses I/O standard 3.3-V LVCMOS at 24 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 13
    Info (169178): Pin i_switch[1] uses I/O standard 3.3-V LVCMOS at 25 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 13
    Info (169178): Pin i_switch[2] uses I/O standard 3.3-V LVCMOS at 54 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 13
    Info (169178): Pin i_ps2Data uses I/O standard 3.3-V LVCMOS at 55 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 27
    Info (169178): Pin i_SerRxd uses I/O standard 3.3-V LVCMOS at 51 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 17
    Info (169178): Pin i_ps2Clk uses I/O standard 3.3-V LVCMOS at 119 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 26
Info (144001): Generated suppressed messages file C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/output_files/R32V2020.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 5569 megabytes
    Info: Processing ended: Wed May 29 16:41:37 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/output_files/R32V2020.fit.smsg.


