
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_otp_pkg.sv prim_pad_wrapper_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv pinmux_reg_pkg.sv pinmux_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv usbdev_pkg.sv pinmux.sv pinmux_jtag_buf.sv pinmux_reg_top.sv pinmux_strap_sampling.sv pinmux_wkup.sv prim_alert_sender.sv prim_buf.sv prim_clock_buf.sv prim_clock_mux2.sv prim_diff_decode.sv prim_filter.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_pad_attr.sv prim_lc_sync.sv prim_mubi4_sync.sv prim_pad_attr.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv usbdev_aon_wake.sv
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux" "*.svh"]] 
# }
# synth_design -top pinmux \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top pinmux -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 154795
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_clock_mux2 with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_clock_mux2.sv:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_pad_attr with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_pad_attr.sv:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2721.875 ; gain = 0.000 ; free physical = 265961 ; free virtual = 440824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pinmux' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_alert_sender.sv:32]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_pad_attr' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_pad_attr.sv:16]
	Parameter PadType bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_pad_attr' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_pad_attr.sv:7]
	Parameter PadType bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_pad_attr' (8#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_pad_attr.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_pad_attr' (9#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_pad_attr.sv:16]
INFO: [Synth 8-6157] synthesizing module 'pinmux_wkup' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_wkup.sv:5]
INFO: [Synth 8-6157] synthesizing module 'prim_filter' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_filter.sv:13]
	Parameter Cycles bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_filter' (10#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_filter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_wkup.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'pinmux_wkup' (11#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_wkup.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pinmux_reg_top' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (12#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (13#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (14#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (15#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (17#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (18#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001011 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (20#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_err.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (22#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetVal bound to: 1'b0 
	Parameter BitMask bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc' (23#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetVal bound to: 5'b00000 
	Parameter BitMask bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized0' (23#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetVal bound to: 8'b00000000 
	Parameter BitMask bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized1' (23#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (24#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000001101 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_reg_top.sv:17050]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_reg_top.sv:18743]
INFO: [Synth 8-6155] done synthesizing module 'pinmux_reg_top' (26#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'pinmux_strap_sampling' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_strap_sampling.sv:5]
	Parameter TargetCfg[tck_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[tms_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[trst_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[tdi_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[tdo_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[tap_strap0_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[tap_strap1_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[dft_strap0_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[dft_strap1_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[usb_dp_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[usb_dn_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[usb_dp_pullup_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[usb_dn_pullup_idx] bound to: 0 - type: integer 
	Parameter TargetCfg[dio_pad_type][15] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][14] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][13] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][12] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][11] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][10] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][9] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][8] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][7] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][6] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][5] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][4] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][3] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][2] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][1] bound to: 3'b000 
	Parameter TargetCfg[dio_pad_type][0] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][31] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][30] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][29] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][28] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][27] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][26] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][25] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][24] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][23] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][22] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][21] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][20] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][19] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][18] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][17] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][16] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][15] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][14] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][13] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][12] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][11] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][10] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][9] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][8] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][7] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][6] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][5] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][4] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][3] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][2] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][1] bound to: 3'b000 
	Parameter TargetCfg[mio_pad_type][0] bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000001 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync' (27#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (27#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (27#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (27#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (28#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_buf.sv:16]
	Parameter Width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (28#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_buf.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_strap_sampling.sv:178]
INFO: [Synth 8-6157] synthesizing module 'pinmux_jtag_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_jtag_buf.sv:5]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_clock_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_clock_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_buf' (29#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_clock_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_buf' (30#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_clock_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'pinmux_jtag_buf' (31#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_jtag_buf.sv:5]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_mux2' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_clock_mux2.sv:16]
	Parameter NoFpgaBufG bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_mux2' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_clock_mux2.sv:6]
	Parameter NoFpgaBufG bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_mux2' (32#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_generic_clock_mux2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_mux2' (33#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_clock_mux2.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'pinmux_strap_sampling' (34#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux_strap_sampling.sv:5]
INFO: [Synth 8-6157] synthesizing module 'usbdev_aon_wake' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/usbdev_aon_wake.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_filter__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_filter.sv:13]
	Parameter Cycles bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_filter__parameterized0' (34#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/prim_filter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/usbdev_aon_wake.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'usbdev_aon_wake' (35#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/usbdev_aon_wake.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'pinmux' (36#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/pinmux.sv:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.875 ; gain = 0.000 ; free physical = 266400 ; free virtual = 441265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.875 ; gain = 0.000 ; free physical = 266360 ; free virtual = 441225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2729.750 ; gain = 7.875 ; free physical = 266354 ; free virtual = 441219
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
INFO: [Synth 8-802] inferred FSM for state register 'astate_q_reg' in module 'usbdev_aon_wake'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 AwkIdle |                            00001 |                              000
              AwkTrigUon |                            00010 |                              011
             AwkWokenUon |                            00100 |                              001
             AwkTrigUoff |                            01000 |                              010
                AwkWoken |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'astate_q_reg' using encoding 'one-hot' in module 'usbdev_aon_wake'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 265502 ; free virtual = 440367
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[1].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[2].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[3].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[4].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[5].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[6].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[7].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[8].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[9].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[10].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[11].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[12].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[13].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[14].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_dio_attr[15].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[0].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[1].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[2].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[3].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[4].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[5].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[6].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[7].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[8].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[9].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[10].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[11].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[12].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[13].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[14].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[15].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[16].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[17].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[18].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[19].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[20].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[21].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[22].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[23].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[24].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[25].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[26].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[27].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[28].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[29].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[30].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'gen_dio_attr[0].u_prim_pad_attr' (prim_pad_attr) to 'gen_mio_attr[31].u_prim_pad_attr'
INFO: [Synth 8-223] decloning instance 'prim_lc_sync:/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'prim_lc_sync:/gen_buffs[1].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'prim_lc_sync:/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'prim_lc_sync:/gen_buffs[1].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'prim_lc_sync:/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'prim_lc_sync:/gen_buffs[1].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'prim_lc_sync:/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'prim_lc_sync:/gen_buffs[1].gen_bits[3].u_prim_buf'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 8     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 101   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 73    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 61    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 102   
	                1 Bit    Registers := 1351  
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 25    
	   2 Input    5 Bit        Muxes := 11    
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 25    
	  11 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 415   
	   4 Input    1 Bit        Muxes := 107   
	   3 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266886 ; free virtual = 441775
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266833 ; free virtual = 441723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266511 ; free virtual = 441401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266196 ; free virtual = 441092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266186 ; free virtual = 441082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266178 ; free virtual = 441074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266172 ; free virtual = 441068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266180 ; free virtual = 441076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266183 ; free virtual = 441079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     6|
|3     |LUT2  |   109|
|4     |LUT3  |   119|
|5     |LUT4  |   141|
|6     |LUT5  |   205|
|7     |LUT6  |   429|
|8     |MUXF7 |     1|
|9     |FDCE  |   731|
|10    |FDPE  |    16|
|11    |IBUF  |   183|
|12    |OBUF  |   857|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------------+--------------------------------------------+------+
|      |Instance                                |Module                                      |Cells |
+------+----------------------------------------+--------------------------------------------+------+
|1     |top                                     |                                            |  2799|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                           |    45|
|3     |    i_decode_ack                        |prim_diff_decode                            |    23|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_266         |    10|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_271 |    10|
|6     |          u_sync_1                      |prim_generic_flop__parameterized0_272       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized0_273       |     9|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_267                         |     8|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_268                 |     8|
|10    |          u_sync_1                      |prim_generic_flop_269                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_270                       |     7|
|12    |    i_decode_ping                       |prim_diff_decode_260                        |    15|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0             |     4|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0     |     4|
|15    |          u_sync_1                      |prim_generic_flop__parameterized0           |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized0_265       |     3|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync_261                         |     7|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_262                 |     7|
|19    |          u_sync_1                      |prim_generic_flop_263                       |     1|
|20    |          u_sync_2                      |prim_generic_flop_264                       |     6|
|21    |  u_pinmux_strap_sampling               |pinmux_strap_sampling                       |    43|
|22    |    u_prim_lc_sync_dft                  |prim_lc_sync                                |    23|
|23    |      u_prim_flop_2sync                 |prim_flop_2sync__parameterized1_256         |    23|
|24    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized1_257 |    23|
|25    |          u_sync_1                      |prim_generic_flop__parameterized1_258       |     4|
|26    |          u_sync_2                      |prim_generic_flop__parameterized1_259       |    19|
|27    |    u_prim_lc_sync_rv                   |prim_lc_sync_254                            |    13|
|28    |      u_prim_flop_2sync                 |prim_flop_2sync__parameterized1             |    13|
|29    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized1     |    13|
|30    |          u_sync_1                      |prim_generic_flop__parameterized1           |     4|
|31    |          u_sync_2                      |prim_generic_flop__parameterized1_255       |     9|
|32    |  u_reg                                 |pinmux_reg_top                              |  1349|
|33    |    u_wkup_detector_en_0_cdc            |prim_reg_cdc                                |    15|
|34    |      u_prim_sync                       |prim_sync_reqack_84                         |    13|
|35    |        ack_sync                        |prim_flop_2sync_85                          |     6|
|36    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_90                  |     6|
|37    |            u_sync_1                    |prim_generic_flop_91                        |     1|
|38    |            u_sync_2                    |prim_generic_flop_92                        |     5|
|39    |        req_sync                        |prim_flop_2sync_86                          |     2|
|40    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_87                  |     2|
|41    |            u_sync_1                    |prim_generic_flop_88                        |     1|
|42    |            u_sync_2                    |prim_generic_flop_89                        |     1|
|43    |    u_wkup_detector_en_1_cdc            |prim_reg_cdc_17                             |    15|
|44    |      u_prim_sync                       |prim_sync_reqack_75                         |    13|
|45    |        ack_sync                        |prim_flop_2sync_76                          |     6|
|46    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_81                  |     6|
|47    |            u_sync_1                    |prim_generic_flop_82                        |     1|
|48    |            u_sync_2                    |prim_generic_flop_83                        |     5|
|49    |        req_sync                        |prim_flop_2sync_77                          |     2|
|50    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_78                  |     2|
|51    |            u_sync_1                    |prim_generic_flop_79                        |     1|
|52    |            u_sync_2                    |prim_generic_flop_80                        |     1|
|53    |    u_wkup_detector_en_2_cdc            |prim_reg_cdc_18                             |    15|
|54    |      u_prim_sync                       |prim_sync_reqack_66                         |    13|
|55    |        ack_sync                        |prim_flop_2sync_67                          |     6|
|56    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_72                  |     6|
|57    |            u_sync_1                    |prim_generic_flop_73                        |     1|
|58    |            u_sync_2                    |prim_generic_flop_74                        |     5|
|59    |        req_sync                        |prim_flop_2sync_68                          |     2|
|60    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_69                  |     2|
|61    |            u_sync_1                    |prim_generic_flop_70                        |     1|
|62    |            u_sync_2                    |prim_generic_flop_71                        |     1|
|63    |    u_wkup_detector_en_4_cdc            |prim_reg_cdc_20                             |    15|
|64    |      u_prim_sync                       |prim_sync_reqack_48                         |    13|
|65    |        ack_sync                        |prim_flop_2sync_49                          |     6|
|66    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_54                  |     6|
|67    |            u_sync_1                    |prim_generic_flop_55                        |     1|
|68    |            u_sync_2                    |prim_generic_flop_56                        |     5|
|69    |        req_sync                        |prim_flop_2sync_50                          |     2|
|70    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_51                  |     2|
|71    |            u_sync_1                    |prim_generic_flop_52                        |     1|
|72    |            u_sync_2                    |prim_generic_flop_53                        |     1|
|73    |    u_wkup_detector_en_5_cdc            |prim_reg_cdc_21                             |    15|
|74    |      u_prim_sync                       |prim_sync_reqack_39                         |    13|
|75    |        ack_sync                        |prim_flop_2sync_40                          |     6|
|76    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_45                  |     6|
|77    |            u_sync_1                    |prim_generic_flop_46                        |     1|
|78    |            u_sync_2                    |prim_generic_flop_47                        |     5|
|79    |        req_sync                        |prim_flop_2sync_41                          |     2|
|80    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_42                  |     2|
|81    |            u_sync_1                    |prim_generic_flop_43                        |     1|
|82    |            u_sync_2                    |prim_generic_flop_44                        |     1|
|83    |    u_wkup_detector_en_6_cdc            |prim_reg_cdc_22                             |    15|
|84    |      u_prim_sync                       |prim_sync_reqack_30                         |    13|
|85    |        ack_sync                        |prim_flop_2sync_31                          |     6|
|86    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_36                  |     6|
|87    |            u_sync_1                    |prim_generic_flop_37                        |     1|
|88    |            u_sync_2                    |prim_generic_flop_38                        |     5|
|89    |        req_sync                        |prim_flop_2sync_32                          |     2|
|90    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_33                  |     2|
|91    |            u_sync_1                    |prim_generic_flop_34                        |     1|
|92    |            u_sync_2                    |prim_generic_flop_35                        |     1|
|93    |    u_wkup_detector_en_7_cdc            |prim_reg_cdc_23                             |    15|
|94    |      u_prim_sync                       |prim_sync_reqack_24                         |    13|
|95    |        ack_sync                        |prim_flop_2sync                             |     6|
|96    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_27                  |     6|
|97    |            u_sync_1                    |prim_generic_flop_28                        |     1|
|98    |            u_sync_2                    |prim_generic_flop_29                        |     5|
|99    |        req_sync                        |prim_flop_2sync_25                          |     2|
|100   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync                     |     2|
|101   |            u_sync_1                    |prim_generic_flop                           |     1|
|102   |            u_sync_2                    |prim_generic_flop_26                        |     1|
|103   |    u_aon_tgl                           |prim_sync_reqack                            |    11|
|104   |      ack_sync                          |prim_flop_2sync_246                         |     3|
|105   |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_251                 |     3|
|106   |          u_sync_1                      |prim_generic_flop_252                       |     1|
|107   |          u_sync_2                      |prim_generic_flop_253                       |     2|
|108   |      req_sync                          |prim_flop_2sync_247                         |     4|
|109   |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_248                 |     4|
|110   |          u_sync_1                      |prim_generic_flop_249                       |     1|
|111   |          u_sync_2                      |prim_generic_flop_250                       |     3|
|112   |    u_chk                               |tlul_cmd_intg_chk                           |   117|
|113   |    u_reg_if                            |tlul_adapter_reg                            |   249|
|114   |    u_wkup_cause_cdc                    |prim_reg_cdc__parameterized1                |    34|
|115   |      u_prim_sync                       |prim_sync_reqack_237                        |    21|
|116   |        ack_sync                        |prim_flop_2sync_238                         |    14|
|117   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_243                 |    14|
|118   |            u_sync_1                    |prim_generic_flop_244                       |     1|
|119   |            u_sync_2                    |prim_generic_flop_245                       |    13|
|120   |        req_sync                        |prim_flop_2sync_239                         |     2|
|121   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_240                 |     2|
|122   |            u_sync_1                    |prim_generic_flop_241                       |     1|
|123   |            u_sync_2                    |prim_generic_flop_242                       |     1|
|124   |    u_wkup_detector_0_cdc               |prim_reg_cdc__parameterized0                |    25|
|125   |      u_prim_sync                       |prim_sync_reqack_228                        |    18|
|126   |        ack_sync                        |prim_flop_2sync_229                         |    11|
|127   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_234                 |    11|
|128   |            u_sync_1                    |prim_generic_flop_235                       |     1|
|129   |            u_sync_2                    |prim_generic_flop_236                       |    10|
|130   |        req_sync                        |prim_flop_2sync_230                         |     2|
|131   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_231                 |     2|
|132   |            u_sync_1                    |prim_generic_flop_232                       |     1|
|133   |            u_sync_2                    |prim_generic_flop_233                       |     1|
|134   |    u_wkup_detector_1_cdc               |prim_reg_cdc__parameterized0_2              |    24|
|135   |      u_prim_sync                       |prim_sync_reqack_219                        |    18|
|136   |        ack_sync                        |prim_flop_2sync_220                         |    11|
|137   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_225                 |    11|
|138   |            u_sync_1                    |prim_generic_flop_226                       |     1|
|139   |            u_sync_2                    |prim_generic_flop_227                       |    10|
|140   |        req_sync                        |prim_flop_2sync_221                         |     2|
|141   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_222                 |     2|
|142   |            u_sync_1                    |prim_generic_flop_223                       |     1|
|143   |            u_sync_2                    |prim_generic_flop_224                       |     1|
|144   |    u_wkup_detector_2_cdc               |prim_reg_cdc__parameterized0_3              |    24|
|145   |      u_prim_sync                       |prim_sync_reqack_210                        |    18|
|146   |        ack_sync                        |prim_flop_2sync_211                         |    11|
|147   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_216                 |    11|
|148   |            u_sync_1                    |prim_generic_flop_217                       |     1|
|149   |            u_sync_2                    |prim_generic_flop_218                       |    10|
|150   |        req_sync                        |prim_flop_2sync_212                         |     2|
|151   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_213                 |     2|
|152   |            u_sync_1                    |prim_generic_flop_214                       |     1|
|153   |            u_sync_2                    |prim_generic_flop_215                       |     1|
|154   |    u_wkup_detector_3_cdc               |prim_reg_cdc__parameterized0_4              |    24|
|155   |      u_prim_sync                       |prim_sync_reqack_201                        |    18|
|156   |        ack_sync                        |prim_flop_2sync_202                         |    11|
|157   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_207                 |    11|
|158   |            u_sync_1                    |prim_generic_flop_208                       |     1|
|159   |            u_sync_2                    |prim_generic_flop_209                       |    10|
|160   |        req_sync                        |prim_flop_2sync_203                         |     2|
|161   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_204                 |     2|
|162   |            u_sync_1                    |prim_generic_flop_205                       |     1|
|163   |            u_sync_2                    |prim_generic_flop_206                       |     1|
|164   |    u_wkup_detector_4_cdc               |prim_reg_cdc__parameterized0_5              |    24|
|165   |      u_prim_sync                       |prim_sync_reqack_192                        |    18|
|166   |        ack_sync                        |prim_flop_2sync_193                         |    11|
|167   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_198                 |    11|
|168   |            u_sync_1                    |prim_generic_flop_199                       |     1|
|169   |            u_sync_2                    |prim_generic_flop_200                       |    10|
|170   |        req_sync                        |prim_flop_2sync_194                         |     2|
|171   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_195                 |     2|
|172   |            u_sync_1                    |prim_generic_flop_196                       |     1|
|173   |            u_sync_2                    |prim_generic_flop_197                       |     1|
|174   |    u_wkup_detector_5_cdc               |prim_reg_cdc__parameterized0_6              |    22|
|175   |      u_prim_sync                       |prim_sync_reqack_183                        |    16|
|176   |        ack_sync                        |prim_flop_2sync_184                         |     9|
|177   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_189                 |     9|
|178   |            u_sync_1                    |prim_generic_flop_190                       |     1|
|179   |            u_sync_2                    |prim_generic_flop_191                       |     8|
|180   |        req_sync                        |prim_flop_2sync_185                         |     2|
|181   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_186                 |     2|
|182   |            u_sync_1                    |prim_generic_flop_187                       |     1|
|183   |            u_sync_2                    |prim_generic_flop_188                       |     1|
|184   |    u_wkup_detector_6_cdc               |prim_reg_cdc__parameterized0_7              |    25|
|185   |      u_prim_sync                       |prim_sync_reqack_174                        |    16|
|186   |        ack_sync                        |prim_flop_2sync_175                         |     9|
|187   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_180                 |     9|
|188   |            u_sync_1                    |prim_generic_flop_181                       |     1|
|189   |            u_sync_2                    |prim_generic_flop_182                       |     8|
|190   |        req_sync                        |prim_flop_2sync_176                         |     2|
|191   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_177                 |     2|
|192   |            u_sync_1                    |prim_generic_flop_178                       |     1|
|193   |            u_sync_2                    |prim_generic_flop_179                       |     1|
|194   |    u_wkup_detector_7_cdc               |prim_reg_cdc__parameterized0_8              |    22|
|195   |      u_prim_sync                       |prim_sync_reqack_165                        |    16|
|196   |        ack_sync                        |prim_flop_2sync_166                         |     9|
|197   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_171                 |     9|
|198   |            u_sync_1                    |prim_generic_flop_172                       |     1|
|199   |            u_sync_2                    |prim_generic_flop_173                       |     8|
|200   |        req_sync                        |prim_flop_2sync_167                         |     2|
|201   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_168                 |     2|
|202   |            u_sync_1                    |prim_generic_flop_169                       |     1|
|203   |            u_sync_2                    |prim_generic_flop_170                       |     1|
|204   |    u_wkup_detector_cnt_th_0_cdc        |prim_reg_cdc__parameterized1_9              |    34|
|205   |      u_prim_sync                       |prim_sync_reqack_156                        |    21|
|206   |        ack_sync                        |prim_flop_2sync_157                         |    14|
|207   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_162                 |    14|
|208   |            u_sync_1                    |prim_generic_flop_163                       |     1|
|209   |            u_sync_2                    |prim_generic_flop_164                       |    13|
|210   |        req_sync                        |prim_flop_2sync_158                         |     2|
|211   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_159                 |     2|
|212   |            u_sync_1                    |prim_generic_flop_160                       |     1|
|213   |            u_sync_2                    |prim_generic_flop_161                       |     1|
|214   |    u_wkup_detector_cnt_th_1_cdc        |prim_reg_cdc__parameterized1_10             |    30|
|215   |      u_prim_sync                       |prim_sync_reqack_147                        |    21|
|216   |        ack_sync                        |prim_flop_2sync_148                         |    14|
|217   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_153                 |    14|
|218   |            u_sync_1                    |prim_generic_flop_154                       |     1|
|219   |            u_sync_2                    |prim_generic_flop_155                       |    13|
|220   |        req_sync                        |prim_flop_2sync_149                         |     2|
|221   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_150                 |     2|
|222   |            u_sync_1                    |prim_generic_flop_151                       |     1|
|223   |            u_sync_2                    |prim_generic_flop_152                       |     1|
|224   |    u_wkup_detector_cnt_th_2_cdc        |prim_reg_cdc__parameterized1_11             |    33|
|225   |      u_prim_sync                       |prim_sync_reqack_138                        |    21|
|226   |        ack_sync                        |prim_flop_2sync_139                         |    14|
|227   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_144                 |    14|
|228   |            u_sync_1                    |prim_generic_flop_145                       |     1|
|229   |            u_sync_2                    |prim_generic_flop_146                       |    13|
|230   |        req_sync                        |prim_flop_2sync_140                         |     2|
|231   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_141                 |     2|
|232   |            u_sync_1                    |prim_generic_flop_142                       |     1|
|233   |            u_sync_2                    |prim_generic_flop_143                       |     1|
|234   |    u_wkup_detector_cnt_th_3_cdc        |prim_reg_cdc__parameterized1_12             |    30|
|235   |      u_prim_sync                       |prim_sync_reqack_129                        |    21|
|236   |        ack_sync                        |prim_flop_2sync_130                         |    14|
|237   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_135                 |    14|
|238   |            u_sync_1                    |prim_generic_flop_136                       |     1|
|239   |            u_sync_2                    |prim_generic_flop_137                       |    13|
|240   |        req_sync                        |prim_flop_2sync_131                         |     2|
|241   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_132                 |     2|
|242   |            u_sync_1                    |prim_generic_flop_133                       |     1|
|243   |            u_sync_2                    |prim_generic_flop_134                       |     1|
|244   |    u_wkup_detector_cnt_th_4_cdc        |prim_reg_cdc__parameterized1_13             |    30|
|245   |      u_prim_sync                       |prim_sync_reqack_120                        |    21|
|246   |        ack_sync                        |prim_flop_2sync_121                         |    14|
|247   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_126                 |    14|
|248   |            u_sync_1                    |prim_generic_flop_127                       |     1|
|249   |            u_sync_2                    |prim_generic_flop_128                       |    13|
|250   |        req_sync                        |prim_flop_2sync_122                         |     2|
|251   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_123                 |     2|
|252   |            u_sync_1                    |prim_generic_flop_124                       |     1|
|253   |            u_sync_2                    |prim_generic_flop_125                       |     1|
|254   |    u_wkup_detector_cnt_th_5_cdc        |prim_reg_cdc__parameterized1_14             |    30|
|255   |      u_prim_sync                       |prim_sync_reqack_111                        |    21|
|256   |        ack_sync                        |prim_flop_2sync_112                         |    14|
|257   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_117                 |    14|
|258   |            u_sync_1                    |prim_generic_flop_118                       |     1|
|259   |            u_sync_2                    |prim_generic_flop_119                       |    13|
|260   |        req_sync                        |prim_flop_2sync_113                         |     2|
|261   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_114                 |     2|
|262   |            u_sync_1                    |prim_generic_flop_115                       |     1|
|263   |            u_sync_2                    |prim_generic_flop_116                       |     1|
|264   |    u_wkup_detector_cnt_th_6_cdc        |prim_reg_cdc__parameterized1_15             |    30|
|265   |      u_prim_sync                       |prim_sync_reqack_102                        |    21|
|266   |        ack_sync                        |prim_flop_2sync_103                         |    14|
|267   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_108                 |    14|
|268   |            u_sync_1                    |prim_generic_flop_109                       |     1|
|269   |            u_sync_2                    |prim_generic_flop_110                       |    13|
|270   |        req_sync                        |prim_flop_2sync_104                         |     2|
|271   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_105                 |     2|
|272   |            u_sync_1                    |prim_generic_flop_106                       |     1|
|273   |            u_sync_2                    |prim_generic_flop_107                       |     1|
|274   |    u_wkup_detector_cnt_th_7_cdc        |prim_reg_cdc__parameterized1_16             |    30|
|275   |      u_prim_sync                       |prim_sync_reqack_93                         |    21|
|276   |        ack_sync                        |prim_flop_2sync_94                          |    14|
|277   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_99                  |    14|
|278   |            u_sync_1                    |prim_generic_flop_100                       |     1|
|279   |            u_sync_2                    |prim_generic_flop_101                       |    13|
|280   |        req_sync                        |prim_flop_2sync_95                          |     2|
|281   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_96                  |     2|
|282   |            u_sync_1                    |prim_generic_flop_97                        |     1|
|283   |            u_sync_2                    |prim_generic_flop_98                        |     1|
|284   |    u_wkup_detector_en_3_cdc            |prim_reg_cdc_19                             |    16|
|285   |      u_prim_sync                       |prim_sync_reqack_57                         |    13|
|286   |        ack_sync                        |prim_flop_2sync_58                          |     6|
|287   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_63                  |     6|
|288   |            u_sync_1                    |prim_generic_flop_64                        |     1|
|289   |            u_sync_2                    |prim_generic_flop_65                        |     5|
|290   |        req_sync                        |prim_flop_2sync_59                          |     2|
|291   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_60                  |     2|
|292   |            u_sync_1                    |prim_generic_flop_61                        |     1|
|293   |            u_sync_2                    |prim_generic_flop_62                        |     1|
|294   |  u_usbdev_aon_wake                     |usbdev_aon_wake                             |    31|
|295   |    filter_activity                     |prim_filter                                 |     6|
|296   |    \gen_filters[0].u_filter            |prim_filter__parameterized0                 |     6|
|297   |    \gen_filters[1].u_filter            |prim_filter__parameterized0_0               |     7|
|298   |    \gen_filters[2].u_filter            |prim_filter__parameterized0_1               |     5|
+------+----------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266176 ; free virtual = 441072
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266180 ; free virtual = 441076
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2729.758 ; gain = 7.883 ; free physical = 266172 ; free virtual = 441068
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2729.758 ; gain = 0.000 ; free physical = 266223 ; free virtual = 441119
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.758 ; gain = 0.000 ; free physical = 265973 ; free virtual = 440869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f2e70fed
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 2729.758 ; gain = 8.012 ; free physical = 266109 ; free virtual = 441010
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/util_temp_pinmux_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/timing_temp_pinmux_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2911.562 ; gain = 181.805 ; free physical = 265701 ; free virtual = 440595
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/power_temp_pinmux_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/pinmux/power_temp_pinmux_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:10:00 2022...
real 156.86
user 145.91
sys 12.91
