[2025-09-17 19:43:04] START suite=cs trace=cloud9_phase0_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2316319 heartbeat IPC: 4.317 cumulative IPC: 4.317 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4408101 cumulative IPC: 4.537 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4408101 cumulative IPC: 4.537 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4408102 heartbeat IPC: 4.781 cumulative IPC: 5 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 15553038 heartbeat IPC: 0.8973 cumulative IPC: 0.8973 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 26400398 heartbeat IPC: 0.9219 cumulative IPC: 0.9094 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 37820544 heartbeat IPC: 0.8756 cumulative IPC: 0.8979 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 49265108 heartbeat IPC: 0.8738 cumulative IPC: 0.8917 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 60138998 heartbeat IPC: 0.9196 cumulative IPC: 0.8972 (Simulation time: 00 hr 06 min 35 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 71587196 heartbeat IPC: 0.8735 cumulative IPC: 0.8931 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 83187507 heartbeat IPC: 0.862 cumulative IPC: 0.8886 (Simulation time: 00 hr 08 min 59 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 94068846 heartbeat IPC: 0.919 cumulative IPC: 0.8923 (Simulation time: 00 hr 10 min 05 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 105145651 heartbeat IPC: 0.9028 cumulative IPC: 0.8934 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 112305680 cumulative IPC: 0.8904 (Simulation time: 00 hr 12 min 22 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 112305680 cumulative IPC: 0.8904 (Simulation time: 00 hr 12 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8904 instructions: 100000003 cycles: 112305680
CPU 0 Branch Prediction Accuracy: 99.78% MPKI: 0.0178 Average ROB Occupancy at Mispredict: 5.71e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01526
BRANCH_INDIRECT: 0.00203
BRANCH_CONDITIONAL: 0.00051
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 109453
LQ_STALL: 0
SQ_STALL: 116353


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 189.1
REPLAY_LOAD: 205
NON_REPLAY_LOAD: 11.68659

== Total ==
ADDR_TRANS: 9455
REPLAY_LOAD: 22960
NON_REPLAY_LOAD: 77038

== Counts ==
ADDR_TRANS: 50
REPLAY_LOAD: 112
NON_REPLAY_LOAD: 6592

cpu0->cpu0_STLB TOTAL        ACCESS:     365135 HIT:     363071 MISS:       2064 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     365135 HIT:     363071 MISS:       2064 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1582966 HIT:    1024625 MISS:     558341 MSHR_MERGE:      10259
cpu0->cpu0_L2C LOAD         ACCESS:     656046 HIT:     287088 MISS:     368958 MSHR_MERGE:        146
cpu0->cpu0_L2C RFO          ACCESS:      33146 HIT:       6121 MISS:      27025 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     437118 HIT:     279305 MISS:     157813 MSHR_MERGE:      10113
cpu0->cpu0_L2C WRITE        ACCESS:     452584 HIT:     452050 MISS:        534 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4072 HIT:         61 MISS:       4011 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     359234 ISSUED:     359234 USEFUL:     128690 USELESS:       2106
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 74.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7173780 HIT:    7161046 MISS:      12734 MSHR_MERGE:       4343
cpu0->cpu0_L1I LOAD         ACCESS:    7173780 HIT:    7161046 MISS:      12734 MSHR_MERGE:       4343
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 76.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22776007 HIT:   21502516 MISS:    1273491 MSHR_MERGE:     510729
cpu0->cpu0_L1D LOAD         ACCESS:   14568220 HIT:   13573875 MISS:     994345 MSHR_MERGE:     346687
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     662427 HIT:     575007 MISS:      87420 MSHR_MERGE:       9535
cpu0->cpu0_L1D WRITE        ACCESS:    7540868 HIT:    7353243 MISS:     187625 MSHR_MERGE:     154478
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4492 HIT:        391 MISS:       4101 MSHR_MERGE:         29
cpu0->cpu0_L1D PREFETCH REQUESTED:     669162 ISSUED:     662427 USEFUL:      74752 USELESS:       3073
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.86 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6120339 HIT:    6112547 MISS:       7792 MSHR_MERGE:       3882
cpu0->cpu0_ITLB LOAD         ACCESS:    6120339 HIT:    6112547 MISS:       7792 MSHR_MERGE:       3882
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 14.34 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21853837 HIT:   21455749 MISS:     398088 MSHR_MERGE:      36863
cpu0->cpu0_DTLB LOAD         ACCESS:   21853837 HIT:   21455749 MISS:     398088 MSHR_MERGE:      36863
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.652 cycles
cpu0->LLC TOTAL        ACCESS:     860424 HIT:     560306 MISS:     300118 MSHR_MERGE:        634
cpu0->LLC LOAD         ACCESS:     368812 HIT:     194560 MISS:     174252 MSHR_MERGE:        269
cpu0->LLC RFO          ACCESS:      27025 HIT:      14149 MISS:      12876 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     147700 HIT:      38943 MISS:     108757 MSHR_MERGE:        365
cpu0->LLC WRITE        ACCESS:     312876 HIT:     312529 MISS:        347 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4011 HIT:        125 MISS:       3886 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.28 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2397
  ROW_BUFFER_MISS:     296732
  AVG DBUS CONGESTED CYCLE: 6.917
Channel 0 WQ ROW_BUFFER_HIT:      19590
  ROW_BUFFER_MISS:     122044
  FULL:          0
Channel 0 REFRESHES ISSUED:       9359

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       127715        50837        77130        51981
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6            1           29          645
  STLB miss resolved @ L2C                0            1            1            3          113
  STLB miss resolved @ LLC                0            2            0           26          131
  STLB miss resolved @ MEM                0            9            0          213         3409

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5841           66          585           16          357
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            3            0            0           37
  STLB miss resolved @ L2C                2            0            0            0            2
  STLB miss resolved @ LLC                7            1            0            2           19
  STLB miss resolved @ MEM               33            5            0            3          206
[2025-09-17 19:55:26] END   suite=cs trace=cloud9_phase0_core0 (rc=0)
