

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_DCT'
================================================================
* Date:           Tue Jan 17 18:16:31 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7583|  7583|  7583|  7583|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1       |  7581|  7581|      7581|          -|          -|  inf |    no    |
        | + DCT_loop    |  7576|  7576|       947|          -|          -|     8|    no    |
        |  ++ TA        |   472|   472|        59|          -|          -|     8|    no    |
        |   +++ multTA  |    56|    56|         7|          -|          -|     8|    no    |
        |  ++ AT        |   472|   472|        59|          -|          -|     8|    no    |
        |   +++ multAT  |    56|    56|         7|          -|          -|     8|    no    |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	23  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond2)
	14  / (exitcond2)
6 --> 
	7  / (!exitcond4)
	13  / (exitcond4)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	6  / true
13 --> 
	5  / true
14 --> 
	15  / (!exitcond3)
	4  / (exitcond3)
15 --> 
	16  / (!exitcond5)
	22  / (exitcond5)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	15  / true
22 --> 
	14  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: s_0_1 (17)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %s_0_1 = alloca i32

ST_1: s_7_19 (18)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  %s_7_19 = alloca i32

ST_1: s_7_20 (19)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %s_7_20 = alloca i32

ST_1: s_7_21 (20)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %s_7_21 = alloca i32

ST_1: s_7_22 (21)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %s_7_22 = alloca i32

ST_1: s_7_23 (22)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  %s_7_23 = alloca i32

ST_1: s_7_24 (23)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  %s_7_24 = alloca i32

ST_1: s_7_25 (24)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  %s_7_25 = alloca i32

ST_1: StgValue_34 (25)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !74

ST_1: StgValue_35 (26)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !78

ST_1: StgValue_36 (27)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !82

ST_1: StgValue_37 (28)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !86

ST_1: StgValue_38 (29)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !90

ST_1: StgValue_39 (30)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mA), !map !94

ST_1: StgValue_40 (31)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:14  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mB), !map !100

ST_1: StgValue_41 (32)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mC), !map !104

ST_1: StgValue_42 (33)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sc_FIFO_DCT_exec_cnt), !map !108

ST_1: StgValue_43 (34)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffering), !map !112

ST_1: StgValue_44 (35)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffered), !map !116

ST_1: StgValue_45 (36)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !120

ST_1: StgValue_46 (37)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_DCT), !map !124

ST_1: StgValue_47 (38)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:21  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_done), !map !128

ST_1: a (39)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit:22  %a = alloca [64 x i32], align 4

ST_1: StgValue_49 (40)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:55
_ZN7_ap_sc_7sc_core4waitEi.exit:23  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_50 (41)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:56
_ZN7_ap_sc_7sc_core4waitEi.exit:24  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_51 (42)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit:25  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str4, i32 0, i32 0, i1* %enable) nounwind

ST_1: StgValue_52 (43)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:58
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_53 (44)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:59
_ZN7_ap_sc_7sc_core4waitEi.exit:27  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_54 (45)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:28  call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str, i32 2, [4 x i8]* @p_str24) nounwind

ST_1: tmp_12 (46)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:29  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_1: StgValue_56 (47)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:30  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str6) nounwind

ST_1: p_ssdm_reset_v (48)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:31  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (49)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:32  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_9 (50)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:33  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_12)


 <State 2>: 0.00ns
ST_2: StgValue_60 (51)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:68
_ZN7_ap_sc_7sc_core4waitEi.exit:34  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_61 (52)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:69
_ZN7_ap_sc_7sc_core4waitEi.exit:35  br label %0


 <State 3>: 1.57ns
ST_3: loop_begin (54)  [1/1] 0.00ns
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_3: StgValue_63 (55)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: tmp (56)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_buffered)

ST_3: StgValue_65 (57)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:3  call void (...)* @_ssdm_op_Poll(i1 %tmp)

ST_3: StgValue_66 (58)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:74
:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_working, i1 true)

ST_3: StgValue_67 (59)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:76
:5  br label %1


 <State 4>: 2.39ns
ST_4: i0 (61)  [1/1] 0.00ns
:0  %i0 = phi i4 [ 0, %0 ], [ %i0_1, %8 ]

ST_4: s_0_1_load (62)  [1/1] 0.00ns
:1  %s_0_1_load = load i32* %s_0_1

ST_4: s_7_19_load (63)  [1/1] 0.00ns
:2  %s_7_19_load = load i32* %s_7_19

ST_4: s_7_20_load (64)  [1/1] 0.00ns
:3  %s_7_20_load = load i32* %s_7_20

ST_4: s_7_21_load (65)  [1/1] 0.00ns
:4  %s_7_21_load = load i32* %s_7_21

ST_4: s_7_22_load (66)  [1/1] 0.00ns
:5  %s_7_22_load = load i32* %s_7_22

ST_4: s_7_23_load (67)  [1/1] 0.00ns
:6  %s_7_23_load = load i32* %s_7_23

ST_4: s_7_24_load (68)  [1/1] 0.00ns
:7  %s_7_24_load = load i32* %s_7_24

ST_4: s_7_25_load (69)  [1/1] 0.00ns
:8  %s_7_25_load = load i32* %s_7_25

ST_4: i0_cast (70)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:9  %i0_cast = zext i4 %i0 to i6

ST_4: exitcond1 (71)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:76
:10  %exitcond1 = icmp eq i4 %i0, -8

ST_4: empty_10 (72)  [1/1] 0.00ns
:11  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: i0_1 (73)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:76
:12  %i0_1 = add i4 %i0, 1

ST_4: StgValue_81 (74)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:13  br i1 %exitcond1, label %_ZN7_ap_sc_7sc_core4waitEi.exit2, label %2

ST_4: StgValue_82 (76)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:77
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind

ST_4: tmp_17 (77)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:77
:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)

ST_4: StgValue_84 (78)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:78
:2  br label %3

ST_4: sc_FIFO_DCT_exec_cnt_1 (299)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:111
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %sc_FIFO_DCT_exec_cnt_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %sc_FIFO_DCT_exec_cnt)

ST_4: tmp_s (300)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:111
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  %tmp_s = add nsw i32 %sc_FIFO_DCT_exec_cnt_1, 1

ST_4: StgValue_87 (301)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:111
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %sc_FIFO_DCT_exec_cnt, i32 %tmp_s)


 <State 5>: 2.33ns
ST_5: s_7_2 (80)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
:0  %s_7_2 = phi i32 [ %s_7_25_load, %2 ], [ %s_7_3, %.preheader36.0 ]

ST_5: s_6_2 (81)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
:1  %s_6_2 = phi i32 [ %s_7_24_load, %2 ], [ %s_6_3, %.preheader36.0 ]

ST_5: s_5_2 (82)  [1/1] 0.00ns
:2  %s_5_2 = phi i32 [ %s_7_23_load, %2 ], [ %s_7_2_12, %.preheader36.0 ]

ST_5: s_4_2 (83)  [1/1] 0.00ns
:3  %s_4_2 = phi i32 [ %s_7_22_load, %2 ], [ %s_7_4, %.preheader36.0 ]

ST_5: s_3_2 (84)  [1/1] 0.00ns
:4  %s_3_2 = phi i32 [ %s_7_21_load, %2 ], [ %s_7_6, %.preheader36.0 ]

ST_5: s_2_2 (85)  [1/1] 0.00ns
:5  %s_2_2 = phi i32 [ %s_7_20_load, %2 ], [ %s_7_8, %.preheader36.0 ]

ST_5: s_1_2 (86)  [1/1] 0.00ns
:6  %s_1_2 = phi i32 [ %s_7_19_load, %2 ], [ %s_7_27, %.preheader36.0 ]

ST_5: s_0_2 (87)  [1/1] 0.00ns
:7  %s_0_2 = phi i32 [ %s_0_1_load, %2 ], [ %s_0, %.preheader36.0 ]

ST_5: i1 (88)  [1/1] 0.00ns
:8  %i1 = phi i4 [ 0, %2 ], [ %i1_2, %.preheader36.0 ]

ST_5: exitcond2 (89)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:78
:9  %exitcond2 = icmp eq i4 %i1, -8

ST_5: empty_11 (90)  [1/1] 0.00ns
:10  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: i1_2 (91)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:78
:11  %i1_2 = add i4 %i1, 1

ST_5: StgValue_100 (92)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:78
:12  br i1 %exitcond2, label %.preheader35.preheader, label %4

ST_5: StgValue_101 (94)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str28) nounwind

ST_5: tmp_18 (95)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str28)

ST_5: tmp_21 (96)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:78
:2  %tmp_21 = trunc i4 %i1 to i3

ST_5: tmp_2 (97)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:3  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_21, i3 0)

ST_5: StgValue_105 (98)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:81
:4  br label %5

ST_5: tmp_20 (174)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
.preheader35.preheader:0  %tmp_20 = trunc i4 %i0 to i3

ST_5: tmp_1 (175)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader35.preheader:1  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_20, i3 0)

ST_5: StgValue_108 (176)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:93
.preheader35.preheader:2  br label %.preheader35


 <State 6>: 6.23ns
ST_6: s_7_3 (100)  [1/1] 0.00ns
:0  %s_7_3 = phi i32 [ %s_7_2, %4 ], [ %s_7, %_ifconv ]

ST_6: s_6_3 (101)  [1/1] 0.00ns
:1  %s_6_3 = phi i32 [ %s_6_2, %4 ], [ %s_7_1, %_ifconv ]

ST_6: s_7_2_12 (102)  [1/1] 0.00ns
:2  %s_7_2_12 = phi i32 [ %s_5_2, %4 ], [ %s_7_3_14, %_ifconv ]

ST_6: s_7_4 (103)  [1/1] 0.00ns
:3  %s_7_4 = phi i32 [ %s_4_2, %4 ], [ %s_7_5, %_ifconv ]

ST_6: s_7_6 (104)  [1/1] 0.00ns
:4  %s_7_6 = phi i32 [ %s_3_2, %4 ], [ %s_7_7, %_ifconv ]

ST_6: s_7_8 (105)  [1/1] 0.00ns
:5  %s_7_8 = phi i32 [ %s_2_2, %4 ], [ %s_7_9, %_ifconv ]

ST_6: s_7_27 (106)  [1/1] 0.00ns
:6  %s_7_27 = phi i32 [ %s_1_2, %4 ], [ %s_7_29, %_ifconv ]

ST_6: s_7_10 (107)  [1/1] 0.00ns
:7  %s_7_10 = phi i32 [ %s_0_2, %4 ], [ %s_7_30, %_ifconv ]

ST_6: i2 (108)  [1/1] 0.00ns
:8  %i2 = phi i4 [ 0, %4 ], [ %i2_1, %_ifconv ]

ST_6: i2_cast (109)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
:9  %i2_cast = zext i4 %i2 to i6

ST_6: exitcond4 (110)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:81
:10  %exitcond4 = icmp eq i4 %i2, -8

ST_6: empty_13 (111)  [1/1] 0.00ns
:11  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: i2_1 (112)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:81
:12  %i2_1 = add i4 %i2, 1

ST_6: StgValue_122 (113)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
:13  br i1 %exitcond4, label %.preheader36.0, label %_ifconv

ST_6: tmp_23 (116)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:1  %tmp_23 = trunc i4 %i2 to i3

ST_6: tmp_5 (117)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:2  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_23, i3 0)

ST_6: tmp_6 (118)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:3  %tmp_6 = add i6 %i0_cast, %tmp_5

ST_6: tmp_6_cast (119)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:4  %tmp_6_cast = zext i6 %tmp_6 to i32

ST_6: b_a_addr (120)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:5  %b_a_addr = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_cast

ST_6: b_a_load (121)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:6  %b_a_load = load i8* %b_a_addr, align 1

ST_6: tmp_7 (123)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:8  %tmp_7 = add i6 %tmp_2, %i2_cast

ST_6: tmp_7_cast (124)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:9  %tmp_7_cast = zext i6 %tmp_7 to i32

ST_6: sc_FIFO_DCT_mA_addr (125)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:10  %sc_FIFO_DCT_mA_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_cast

ST_6: sc_FIFO_DCT_mA_load (126)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:11  %sc_FIFO_DCT_mA_load = load i32* %sc_FIFO_DCT_mA_addr, align 4

ST_6: tmp15 (160)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:0  %tmp15 = add i32 %s_7_2_12, %s_6_3

ST_6: tmp16 (161)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:1  %tmp16 = add i32 %s_7_4, %s_7_6

ST_6: tmp17 (162)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:2  %tmp17 = add i32 %tmp16, %tmp15

ST_6: tmp18 (163)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:3  %tmp18 = add i32 %s_7_10, %s_7_8

ST_6: tmp19 (164)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:4  %tmp19 = add i32 %s_7_27, %s_7_3

ST_6: tmp20 (165)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:5  %tmp20 = add i32 %tmp19, %tmp18

ST_6: s_0 (166)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:89
.preheader36.0:6  %s_0 = add nsw i32 %tmp20, %tmp17


 <State 7>: 2.71ns
ST_7: b_a_load (121)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:6  %b_a_load = load i8* %b_a_addr, align 1

ST_7: sc_FIFO_DCT_mA_load (126)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:11  %sc_FIFO_DCT_mA_load = load i32* %sc_FIFO_DCT_mA_addr, align 4


 <State 8>: 6.68ns
ST_8: b_a_load_cast (122)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:7  %b_a_load_cast = sext i8 %b_a_load to i32

ST_8: s_0_5 (127)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:12  %s_0_5 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load


 <State 9>: 6.68ns
ST_9: s_0_5 (127)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:12  %s_0_5 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load


 <State 10>: 6.68ns
ST_10: s_0_5 (127)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:12  %s_0_5 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load


 <State 11>: 8.05ns
ST_11: s_0_5 (127)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
_ifconv:12  %s_0_5 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load

ST_11: sel_tmp (128)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:13  %sel_tmp = icmp eq i3 %tmp_23, -2

ST_11: sel_tmp2 (129)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:14  %sel_tmp2 = icmp eq i3 %tmp_23, -3

ST_11: sel_tmp4 (130)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:15  %sel_tmp4 = icmp eq i3 %tmp_23, -4

ST_11: sel_tmp6 (131)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:16  %sel_tmp6 = icmp eq i3 %tmp_23, 3

ST_11: sel_tmp8 (132)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:17  %sel_tmp8 = icmp eq i3 %tmp_23, 2

ST_11: sel_tmp1 (133)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:18  %sel_tmp1 = icmp eq i3 %tmp_23, 1

ST_11: sel_tmp3 (134)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:19  %sel_tmp3 = icmp eq i3 %tmp_23, 0

ST_11: or_cond (135)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:20  %or_cond = or i1 %sel_tmp3, %sel_tmp1

ST_11: or_cond1 (136)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node or_cond3)
_ifconv:21  %or_cond1 = or i1 %sel_tmp8, %sel_tmp6

ST_11: or_cond3 (139)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:24  %or_cond3 = or i1 %or_cond, %or_cond1

ST_11: newSel9 (148)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node s_7_5)
_ifconv:33  %newSel9 = select i1 %sel_tmp4, i32 %s_0_5, i32 %s_7_4

ST_11: s_7_5 (149)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:34  %s_7_5 = select i1 %or_cond3, i32 %s_7_4, i32 %newSel9

ST_11: newSel8 (153)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node s_7_9)
_ifconv:38  %newSel8 = select i1 %sel_tmp8, i32 %s_0_5, i32 %s_7_8

ST_11: s_7_9 (154)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:39  %s_7_9 = select i1 %or_cond, i32 %s_7_8, i32 %newSel8

ST_11: s_7_28 (155)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node s_7_29)
_ifconv:40  %s_7_28 = select i1 %sel_tmp1, i32 %s_0_5, i32 %s_7_27

ST_11: s_7_29 (156)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:41  %s_7_29 = select i1 %sel_tmp3, i32 %s_7_27, i32 %s_7_28

ST_11: s_7_30 (157)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:42  %s_7_30 = select i1 %sel_tmp3, i32 %s_0_5, i32 %s_7_10


 <State 12>: 4.11ns
ST_12: StgValue_164 (115)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:82
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str29) nounwind

ST_12: or_cond2 (137)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:22  %or_cond2 = or i1 %sel_tmp4, %sel_tmp2

ST_12: newSel (138)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node newSel1)
_ifconv:23  %newSel = select i1 %sel_tmp, i32 %s_7_3, i32 %s_0_5

ST_12: newSel1 (140)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:25  %newSel1 = select i1 %or_cond2, i32 %s_7_3, i32 %newSel

ST_12: s_7 (141)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:26  %s_7 = select i1 %or_cond3, i32 %s_7_3, i32 %newSel1

ST_12: newSel3 (142)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node newSel4)
_ifconv:27  %newSel3 = select i1 %sel_tmp, i32 %s_0_5, i32 %s_6_3

ST_12: newSel4 (143)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:28  %newSel4 = select i1 %or_cond2, i32 %s_6_3, i32 %newSel3

ST_12: s_7_1 (144)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:29  %s_7_1 = select i1 %or_cond3, i32 %s_6_3, i32 %newSel4

ST_12: newSel6 (145)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node newSel7)
_ifconv:30  %newSel6 = select i1 %sel_tmp4, i32 %s_7_2_12, i32 %s_0_5

ST_12: newSel7 (146)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:31  %newSel7 = select i1 %or_cond2, i32 %newSel6, i32 %s_7_2_12

ST_12: s_7_3_14 (147)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:32  %s_7_3_14 = select i1 %or_cond3, i32 %s_7_2_12, i32 %newSel7

ST_12: newSel2 (150)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81 (grouped into LUT with out node newSel5)
_ifconv:35  %newSel2 = select i1 %sel_tmp8, i32 %s_7_6, i32 %s_0_5

ST_12: newSel5 (151)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:36  %newSel5 = select i1 %or_cond, i32 %s_7_6, i32 %newSel2

ST_12: s_7_7 (152)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:81 (out node of the LUT)
_ifconv:37  %s_7_7 = select i1 %or_cond3, i32 %newSel5, i32 %s_7_6

ST_12: StgValue_178 (158)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
_ifconv:43  br label %5


 <State 13>: 4.38ns
ST_13: tmp_3 (167)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.0:7  %tmp_3 = add i6 %tmp_2, %i0_cast

ST_13: tmp_3_cast (168)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.0:8  %tmp_3_cast = zext i6 %tmp_3 to i32

ST_13: a_addr_1 (169)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.0:9  %a_addr_1 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_3_cast

ST_13: StgValue_182 (170)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.0:10  store i32 %s_0, i32* %a_addr_1, align 4

ST_13: empty_15 (171)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader36.0:11  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str28, i32 %tmp_18)

ST_13: StgValue_184 (172)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:78
.preheader36.0:12  br label %3


 <State 14>: 2.33ns
ST_14: s_7_5_16 (178)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
.preheader35:0  %s_7_5_16 = phi i32 [ %s_7_2, %.preheader35.preheader ], [ %s_7_6_19, %.preheader.0 ]

ST_14: s_6_5 (179)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
.preheader35:1  %s_6_5 = phi i32 [ %s_6_2, %.preheader35.preheader ], [ %s_6_6, %.preheader.0 ]

ST_14: s_5_5 (180)  [1/1] 0.00ns
.preheader35:2  %s_5_5 = phi i32 [ %s_5_2, %.preheader35.preheader ], [ %s_7_32, %.preheader.0 ]

ST_14: s_4_5 (181)  [1/1] 0.00ns
.preheader35:3  %s_4_5 = phi i32 [ %s_4_2, %.preheader35.preheader ], [ %s_7_11, %.preheader.0 ]

ST_14: s_3_5 (182)  [1/1] 0.00ns
.preheader35:4  %s_3_5 = phi i32 [ %s_3_2, %.preheader35.preheader ], [ %s_7_12, %.preheader.0 ]

ST_14: s_2_5 (183)  [1/1] 0.00ns
.preheader35:5  %s_2_5 = phi i32 [ %s_2_2, %.preheader35.preheader ], [ %s_7_13, %.preheader.0 ]

ST_14: s_1_5 (184)  [1/1] 0.00ns
.preheader35:6  %s_1_5 = phi i32 [ %s_1_2, %.preheader35.preheader ], [ %s_7_14, %.preheader.0 ]

ST_14: s_0_5_17 (185)  [1/1] 0.00ns
.preheader35:7  %s_0_5_17 = phi i32 [ %s_0_2, %.preheader35.preheader ], [ %s_0_2_21, %.preheader.0 ]

ST_14: i1_1 (186)  [1/1] 0.00ns
.preheader35:8  %i1_1 = phi i4 [ 0, %.preheader35.preheader ], [ %i1_3, %.preheader.0 ]

ST_14: i1_1_cast (187)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader35:9  %i1_1_cast = zext i4 %i1_1 to i6

ST_14: exitcond3 (188)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:93
.preheader35:10  %exitcond3 = icmp eq i4 %i1_1, -8

ST_14: empty_18 (189)  [1/1] 0.00ns
.preheader35:11  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_14: i1_3 (190)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:93
.preheader35:12  %i1_3 = add i4 %i1_1, 1

ST_14: StgValue_198 (191)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader35:13  br i1 %exitcond3, label %8, label %6

ST_14: StgValue_199 (193)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:94
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str31) nounwind

ST_14: tmp_19 (194)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:94
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str31)

ST_14: tmp_22 (195)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
:2  %tmp_22 = trunc i4 %i1_1 to i3

ST_14: tmp_4 (196)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
:3  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_22, i3 0)

ST_14: StgValue_203 (197)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:95
:4  br label %7

ST_14: empty_23 (288)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:109
:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_17)

ST_14: StgValue_205 (289)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
:1  store i32 %s_7_5_16, i32* %s_7_25

ST_14: StgValue_206 (290)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:2  store i32 %s_6_5, i32* %s_7_24

ST_14: StgValue_207 (291)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:3  store i32 %s_5_5, i32* %s_7_23

ST_14: StgValue_208 (292)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:4  store i32 %s_4_5, i32* %s_7_22

ST_14: StgValue_209 (293)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:5  store i32 %s_3_5, i32* %s_7_21

ST_14: StgValue_210 (294)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:6  store i32 %s_2_5, i32* %s_7_20

ST_14: StgValue_211 (295)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:7  store i32 %s_1_5, i32* %s_7_19

ST_14: StgValue_212 (296)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:89
:8  store i32 %s_0_5_17, i32* %s_0_1

ST_14: StgValue_213 (297)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:9  br label %1


 <State 15>: 8.62ns
ST_15: s_7_6_19 (199)  [1/1] 0.00ns
:0  %s_7_6_19 = phi i32 [ %s_7_5_16, %6 ], [ %s_7_16, %_ifconv112 ]

ST_15: s_6_6 (200)  [1/1] 0.00ns
:1  %s_6_6 = phi i32 [ %s_6_5, %6 ], [ %s_7_17, %_ifconv112 ]

ST_15: s_7_32 (201)  [1/1] 0.00ns
:2  %s_7_32 = phi i32 [ %s_5_5, %6 ], [ %s_7_33, %_ifconv112 ]

ST_15: s_7_11 (202)  [1/1] 0.00ns
:3  %s_7_11 = phi i32 [ %s_4_5, %6 ], [ %s_7_34, %_ifconv112 ]

ST_15: s_7_12 (203)  [1/1] 0.00ns
:4  %s_7_12 = phi i32 [ %s_3_5, %6 ], [ %s_7_35, %_ifconv112 ]

ST_15: s_7_13 (204)  [1/1] 0.00ns
:5  %s_7_13 = phi i32 [ %s_2_5, %6 ], [ %s_7_36, %_ifconv112 ]

ST_15: s_7_14 (205)  [1/1] 0.00ns
:6  %s_7_14 = phi i32 [ %s_1_5, %6 ], [ %s_7_38, %_ifconv112 ]

ST_15: s_7_15 (206)  [1/1] 0.00ns
:7  %s_7_15 = phi i32 [ %s_0_5_17, %6 ], [ %s_7_39, %_ifconv112 ]

ST_15: i2_2 (207)  [1/1] 0.00ns
:8  %i2_2 = phi i4 [ 0, %6 ], [ %i2_3, %_ifconv112 ]

ST_15: i2_2_cast (208)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95
:9  %i2_2_cast = zext i4 %i2_2 to i6

ST_15: exitcond5 (209)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:95
:10  %exitcond5 = icmp eq i4 %i2_2, -8

ST_15: empty_20 (210)  [1/1] 0.00ns
:11  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_15: i2_3 (211)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:95
:12  %i2_3 = add i4 %i2_2, 1

ST_15: StgValue_227 (212)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95
:13  br i1 %exitcond5, label %.preheader.0, label %_ifconv112

ST_15: tmp_30 (215)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:1  %tmp_30 = trunc i4 %i2_2 to i3

ST_15: tmp_9 (216)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:2  %tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_30, i3 0)

ST_15: tmp_10 (217)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:3  %tmp_10 = add i6 %i0_cast, %tmp_9

ST_15: tmp_10_cast (218)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:4  %tmp_10_cast = zext i6 %tmp_10 to i32

ST_15: a_addr (219)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:5  %a_addr = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_10_cast

ST_15: a_load (220)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:6  %a_load = load i32* %a_addr, align 4

ST_15: tmp_11 (221)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:7  %tmp_11 = add i6 %tmp_4, %i2_2_cast

ST_15: tmp_11_cast (222)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:8  %tmp_11_cast = zext i6 %tmp_11 to i32

ST_15: b_addr (223)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:9  %b_addr = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_cast

ST_15: b_load (224)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:10  %b_load = load i8* %b_addr, align 1

ST_15: tmp21 (259)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:0  %tmp21 = add i32 %s_7_32, %s_6_6

ST_15: tmp22 (260)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:1  %tmp22 = add i32 %s_7_11, %s_7_12

ST_15: tmp23 (261)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:2  %tmp23 = add i32 %tmp22, %tmp21

ST_15: tmp24 (262)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:3  %tmp24 = add i32 %s_7_15, %s_7_13

ST_15: tmp25 (263)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:4  %tmp25 = add i32 %s_7_14, %s_7_6_19

ST_15: tmp26 (264)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:5  %tmp26 = add i32 %tmp25, %tmp24

ST_15: s_0_2_21 (265)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:103
.preheader.0:6  %s_0_2_21 = add nsw i32 %tmp26, %tmp23

ST_15: tmp_8 (266)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:105
.preheader.0:7  %tmp_8 = add i6 %i0_cast, %tmp_4

ST_15: p_neg (271)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:12  %p_neg = sub i32 0, %s_0_2_21

ST_15: tmp_24 (272)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:13  %tmp_24 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %p_neg, i32 19, i32 31)

ST_15: tmp_16 (281)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:22  %tmp_16 = add i6 %tmp_1, %i1_1_cast


 <State 16>: 2.71ns
ST_16: a_load (220)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:6  %a_load = load i32* %a_addr, align 4

ST_16: b_load (224)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:10  %b_load = load i8* %b_addr, align 1


 <State 17>: 6.68ns
ST_17: b_load_cast (225)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:11  %b_load_cast = sext i8 %b_load to i32

ST_17: s_0_6 (226)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:12  %s_0_6 = mul nsw i32 %a_load, %b_load_cast


 <State 18>: 6.68ns
ST_18: s_0_6 (226)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:12  %s_0_6 = mul nsw i32 %a_load, %b_load_cast


 <State 19>: 6.68ns
ST_19: s_0_6 (226)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:12  %s_0_6 = mul nsw i32 %a_load, %b_load_cast


 <State 20>: 8.05ns
ST_20: s_0_6 (226)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
_ifconv112:12  %s_0_6 = mul nsw i32 %a_load, %b_load_cast

ST_20: sel_tmp7 (227)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:13  %sel_tmp7 = icmp eq i3 %tmp_30, -2

ST_20: sel_tmp9 (228)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:14  %sel_tmp9 = icmp eq i3 %tmp_30, -3

ST_20: sel_tmp5 (229)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:15  %sel_tmp5 = icmp eq i3 %tmp_30, -4

ST_20: sel_tmp10 (230)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:16  %sel_tmp10 = icmp eq i3 %tmp_30, 3

ST_20: sel_tmp11 (231)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:17  %sel_tmp11 = icmp eq i3 %tmp_30, 2

ST_20: sel_tmp12 (232)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:18  %sel_tmp12 = icmp eq i3 %tmp_30, 1

ST_20: sel_tmp13 (233)  [1/1] 1.94ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:19  %sel_tmp13 = icmp eq i3 %tmp_30, 0

ST_20: or_cond4 (234)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:20  %or_cond4 = or i1 %sel_tmp13, %sel_tmp12

ST_20: or_cond5 (235)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node or_cond7)
_ifconv112:21  %or_cond5 = or i1 %sel_tmp11, %sel_tmp10

ST_20: or_cond7 (238)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:24  %or_cond7 = or i1 %or_cond4, %or_cond5

ST_20: newSel16 (247)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node s_7_34)
_ifconv112:33  %newSel16 = select i1 %sel_tmp5, i32 %s_0_6, i32 %s_7_11

ST_20: s_7_34 (248)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:34  %s_7_34 = select i1 %or_cond7, i32 %s_7_11, i32 %newSel16

ST_20: newSel19 (252)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node s_7_36)
_ifconv112:38  %newSel19 = select i1 %sel_tmp11, i32 %s_0_6, i32 %s_7_13

ST_20: s_7_36 (253)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:39  %s_7_36 = select i1 %or_cond4, i32 %s_7_13, i32 %newSel19

ST_20: s_7_37 (254)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node s_7_38)
_ifconv112:40  %s_7_37 = select i1 %sel_tmp12, i32 %s_0_6, i32 %s_7_14

ST_20: s_7_38 (255)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:41  %s_7_38 = select i1 %sel_tmp13, i32 %s_7_14, i32 %s_7_37

ST_20: s_7_39 (256)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:42  %s_7_39 = select i1 %sel_tmp13, i32 %s_0_6, i32 %s_7_15


 <State 21>: 4.11ns
ST_21: StgValue_273 (214)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:96
_ifconv112:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str32) nounwind

ST_21: or_cond6 (236)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:22  %or_cond6 = or i1 %sel_tmp5, %sel_tmp9

ST_21: newSel10 (237)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node newSel11)
_ifconv112:23  %newSel10 = select i1 %sel_tmp7, i32 %s_7_6_19, i32 %s_0_6

ST_21: newSel11 (239)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:25  %newSel11 = select i1 %or_cond6, i32 %s_7_6_19, i32 %newSel10

ST_21: s_7_16 (240)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:26  %s_7_16 = select i1 %or_cond7, i32 %s_7_6_19, i32 %newSel11

ST_21: newSel12 (241)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node newSel13)
_ifconv112:27  %newSel12 = select i1 %sel_tmp7, i32 %s_0_6, i32 %s_6_6

ST_21: newSel13 (242)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:28  %newSel13 = select i1 %or_cond6, i32 %s_6_6, i32 %newSel12

ST_21: s_7_17 (243)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:29  %s_7_17 = select i1 %or_cond7, i32 %s_6_6, i32 %newSel13

ST_21: newSel14 (244)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node newSel15)
_ifconv112:30  %newSel14 = select i1 %sel_tmp5, i32 %s_7_32, i32 %s_0_6

ST_21: newSel15 (245)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:31  %newSel15 = select i1 %or_cond6, i32 %newSel14, i32 %s_7_32

ST_21: s_7_33 (246)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:32  %s_7_33 = select i1 %or_cond7, i32 %s_7_32, i32 %newSel15

ST_21: newSel17 (249)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95 (grouped into LUT with out node newSel18)
_ifconv112:35  %newSel17 = select i1 %sel_tmp11, i32 %s_7_12, i32 %s_0_6

ST_21: newSel18 (250)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:36  %newSel18 = select i1 %or_cond4, i32 %s_7_12, i32 %newSel17

ST_21: s_7_35 (251)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:95 (out node of the LUT)
_ifconv112:37  %s_7_35 = select i1 %or_cond7, i32 %newSel18, i32 %s_7_12

ST_21: StgValue_287 (257)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:95
_ifconv112:43  br label %7


 <State 22>: 6.53ns
ST_22: tmp_8_cast (267)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:105
.preheader.0:8  %tmp_8_cast = zext i6 %tmp_8 to i32

ST_22: sc_FIFO_DCT_mB_addr (268)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:105
.preheader.0:9  %sc_FIFO_DCT_mB_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mB, i32 0, i32 %tmp_8_cast

ST_22: StgValue_290 (269)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:105
.preheader.0:10  store i32 %s_0_2_21, i32* %sc_FIFO_DCT_mB_addr, align 4

ST_22: tmp_29 (270)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:11  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_0_2_21, i32 31)

ST_22: p_lshr_cast (273)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:14  %p_lshr_cast = zext i13 %tmp_24 to i14

ST_22: p_neg_t (274)  [1/1] 1.91ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:15  %p_neg_t = sub i14 0, %p_lshr_cast

ST_22: tmp_25 (275)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:16  %tmp_25 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %s_0_2_21, i32 19, i32 31)

ST_22: p_lshr_f_cast (276)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:17  %p_lshr_f_cast = zext i13 %tmp_25 to i14

ST_22: tmp_13 (277)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:18  %tmp_13 = select i1 %tmp_29, i14 %p_neg_t, i14 %p_lshr_f_cast

ST_22: tmp_13_cast (278)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107 (grouped into LUT with out node tmp_15)
.preheader.0:19  %tmp_13_cast = sext i14 %tmp_13 to i15

ST_22: tmp_15 (279)  [1/1] 1.91ns  loc: sc_FIFO_DCT.cpp:107 (out node of the LUT)
.preheader.0:20  %tmp_15 = add i15 %tmp_13_cast, 127

ST_22: tmp_15_cast (280)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:21  %tmp_15_cast = sext i15 %tmp_15 to i32

ST_22: tmp_16_cast (282)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:23  %tmp_16_cast = zext i6 %tmp_16 to i32

ST_22: sc_FIFO_DCT_mC_addr (283)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:24  %sc_FIFO_DCT_mC_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mC, i32 0, i32 %tmp_16_cast

ST_22: StgValue_302 (284)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:107
.preheader.0:25  store i32 %tmp_15_cast, i32* %sc_FIFO_DCT_mC_addr, align 4

ST_22: empty_22 (285)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:108
.preheader.0:26  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str31, i32 %tmp_19)

ST_22: StgValue_304 (286)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader.0:27  br label %.preheader35


 <State 23>: 0.00ns
ST_23: StgValue_305 (302)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:112
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_23: StgValue_306 (303)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:114
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_DCT, i1 true)

ST_23: StgValue_307 (304)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:115
_ZN7_ap_sc_7sc_core4waitEi.exit2:5  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_working, i1 false)


 <State 24>: 0.00ns
ST_24: StgValue_308 (305)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:116
_ZN7_ap_sc_7sc_core4waitEi.exit2:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_24: tmp_14 (306)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:116
_ZN7_ap_sc_7sc_core4waitEi.exit2:7  %tmp_14 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_done)

ST_24: StgValue_310 (307)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:116
_ZN7_ap_sc_7sc_core4waitEi.exit2:8  call void (...)* @_ssdm_op_Poll(i1 %tmp_14)

ST_24: StgValue_311 (308)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:117
_ZN7_ap_sc_7sc_core4waitEi.exit2:9  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_DCT, i1 false)


 <State 25>: 0.00ns
ST_25: StgValue_312 (309)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:118
_ZN7_ap_sc_7sc_core4waitEi.exit2:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: StgValue_313 (310)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:120
_ZN7_ap_sc_7sc_core4waitEi.exit2:11  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ din]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sc_FIFO_DCT_mA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_exec_cnt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_buffering]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_buffered]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_working]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_DCT]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_a]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_0_1                  (alloca           ) [ 00111111111111111111111111]
s_7_19                 (alloca           ) [ 00111111111111111111111111]
s_7_20                 (alloca           ) [ 00111111111111111111111111]
s_7_21                 (alloca           ) [ 00111111111111111111111111]
s_7_22                 (alloca           ) [ 00111111111111111111111111]
s_7_23                 (alloca           ) [ 00111111111111111111111111]
s_7_24                 (alloca           ) [ 00111111111111111111111111]
s_7_25                 (alloca           ) [ 00111111111111111111111111]
StgValue_34            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_35            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_36            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_37            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_38            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_39            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_40            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_41            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_42            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_43            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_44            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_45            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_46            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_47            (specbitsmap      ) [ 00000000000000000000000000]
a                      (alloca           ) [ 00111111111111111111111111]
StgValue_49            (specport         ) [ 00000000000000000000000000]
StgValue_50            (specport         ) [ 00000000000000000000000000]
StgValue_51            (specport         ) [ 00000000000000000000000000]
StgValue_52            (specinterface    ) [ 00000000000000000000000000]
StgValue_53            (specinterface    ) [ 00000000000000000000000000]
StgValue_54            (specprocessdef   ) [ 00000000000000000000000000]
tmp_12                 (specregionbegin  ) [ 00000000000000000000000000]
StgValue_56            (specprotocol     ) [ 00000000000000000000000000]
p_ssdm_reset_v         (specstatebegin   ) [ 00000000000000000000000000]
empty                  (specstateend     ) [ 00000000000000000000000000]
empty_9                (specregionend    ) [ 00000000000000000000000000]
StgValue_60            (wait             ) [ 00000000000000000000000000]
StgValue_61            (br               ) [ 00000000000000000000000000]
loop_begin             (specloopbegin    ) [ 00000000000000000000000000]
StgValue_63            (wait             ) [ 00000000000000000000000000]
tmp                    (read             ) [ 00000000000000000000000000]
StgValue_65            (poll             ) [ 00000000000000000000000000]
StgValue_66            (write            ) [ 00000000000000000000000000]
StgValue_67            (br               ) [ 00011111111111111111111111]
i0                     (phi              ) [ 00001111111111000000000000]
s_0_1_load             (load             ) [ 00011111111111111111111111]
s_7_19_load            (load             ) [ 00011111111111111111111111]
s_7_20_load            (load             ) [ 00011111111111111111111111]
s_7_21_load            (load             ) [ 00011111111111111111111111]
s_7_22_load            (load             ) [ 00011111111111111111111111]
s_7_23_load            (load             ) [ 00011111111111111111111111]
s_7_24_load            (load             ) [ 00011111111111111111111111]
s_7_25_load            (load             ) [ 00011111111111111111111111]
i0_cast                (zext             ) [ 00000111111111111111111000]
exitcond1              (icmp             ) [ 00011111111111111111111111]
empty_10               (speclooptripcount) [ 00000000000000000000000000]
i0_1                   (add              ) [ 00011111111111111111111111]
StgValue_81            (br               ) [ 00000000000000000000000000]
StgValue_82            (specloopname     ) [ 00000000000000000000000000]
tmp_17                 (specregionbegin  ) [ 00000111111111111111111000]
StgValue_84            (br               ) [ 00011111111111111111111111]
sc_FIFO_DCT_exec_cnt_1 (read             ) [ 00000000000000000000000000]
tmp_s                  (add              ) [ 00000000000000000000000000]
StgValue_87            (write            ) [ 00000000000000000000000000]
s_7_2                  (phi              ) [ 00000111111110111111111000]
s_6_2                  (phi              ) [ 00000111111110111111111000]
s_5_2                  (phi              ) [ 00000111111110111111111000]
s_4_2                  (phi              ) [ 00000111111110111111111000]
s_3_2                  (phi              ) [ 00000111111110111111111000]
s_2_2                  (phi              ) [ 00000111111110111111111000]
s_1_2                  (phi              ) [ 00000111111110111111111000]
s_0_2                  (phi              ) [ 00000111111110111111111000]
i1                     (phi              ) [ 00000100000000000000000000]
exitcond2              (icmp             ) [ 00011111111111111111111111]
empty_11               (speclooptripcount) [ 00000000000000000000000000]
i1_2                   (add              ) [ 00011111111111111111111111]
StgValue_100           (br               ) [ 00000000000000000000000000]
StgValue_101           (specloopname     ) [ 00000000000000000000000000]
tmp_18                 (specregionbegin  ) [ 00000011111111000000000000]
tmp_21                 (trunc            ) [ 00000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 00000011111111000000000000]
StgValue_105           (br               ) [ 00011111111111111111111111]
tmp_20                 (trunc            ) [ 00000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 00000000000000111111111000]
StgValue_108           (br               ) [ 00011111111111111111111111]
s_7_3                  (phi              ) [ 00011111111111111111111111]
s_6_3                  (phi              ) [ 00011111111111111111111111]
s_7_2_12               (phi              ) [ 00011111111111111111111111]
s_7_4                  (phi              ) [ 00011111111101111111111111]
s_7_6                  (phi              ) [ 00011111111111111111111111]
s_7_8                  (phi              ) [ 00011111111101111111111111]
s_7_27                 (phi              ) [ 00011111111101111111111111]
s_7_10                 (phi              ) [ 00000011111100000000000000]
i2                     (phi              ) [ 00000010000000000000000000]
i2_cast                (zext             ) [ 00000000000000000000000000]
exitcond4              (icmp             ) [ 00011111111111111111111111]
empty_13               (speclooptripcount) [ 00000000000000000000000000]
i2_1                   (add              ) [ 00011111111111111111111111]
StgValue_122           (br               ) [ 00000000000000000000000000]
tmp_23                 (trunc            ) [ 00000001111100000000000000]
tmp_5                  (bitconcatenate   ) [ 00000000000000000000000000]
tmp_6                  (add              ) [ 00000000000000000000000000]
tmp_6_cast             (zext             ) [ 00000000000000000000000000]
b_a_addr               (getelementptr    ) [ 00000001000000000000000000]
tmp_7                  (add              ) [ 00000000000000000000000000]
tmp_7_cast             (zext             ) [ 00000000000000000000000000]
sc_FIFO_DCT_mA_addr    (getelementptr    ) [ 00000001000000000000000000]
tmp15                  (add              ) [ 00000000000000000000000000]
tmp16                  (add              ) [ 00000000000000000000000000]
tmp17                  (add              ) [ 00000000000000000000000000]
tmp18                  (add              ) [ 00000000000000000000000000]
tmp19                  (add              ) [ 00000000000000000000000000]
tmp20                  (add              ) [ 00000000000000000000000000]
s_0                    (add              ) [ 00011100000001111111111111]
b_a_load               (load             ) [ 00000000100000000000000000]
sc_FIFO_DCT_mA_load    (load             ) [ 00000000111100000000000000]
b_a_load_cast          (sext             ) [ 00000000011100000000000000]
s_0_5                  (mul              ) [ 00000000000010000000000000]
sel_tmp                (icmp             ) [ 00000000000010000000000000]
sel_tmp2               (icmp             ) [ 00000000000010000000000000]
sel_tmp4               (icmp             ) [ 00000000000010000000000000]
sel_tmp6               (icmp             ) [ 00000000000000000000000000]
sel_tmp8               (icmp             ) [ 00000000000010000000000000]
sel_tmp1               (icmp             ) [ 00000000000000000000000000]
sel_tmp3               (icmp             ) [ 00000000000000000000000000]
or_cond                (or               ) [ 00000000000010000000000000]
or_cond1               (or               ) [ 00000000000000000000000000]
or_cond3               (or               ) [ 00000000000010000000000000]
newSel9                (select           ) [ 00000000000000000000000000]
s_7_5                  (select           ) [ 00011110000011111111111111]
newSel8                (select           ) [ 00000000000000000000000000]
s_7_9                  (select           ) [ 00011110000011111111111111]
s_7_28                 (select           ) [ 00000000000000000000000000]
s_7_29                 (select           ) [ 00011110000011111111111111]
s_7_30                 (select           ) [ 00011110000011111111111111]
StgValue_164           (specloopname     ) [ 00000000000000000000000000]
or_cond2               (or               ) [ 00000000000000000000000000]
newSel                 (select           ) [ 00000000000000000000000000]
newSel1                (select           ) [ 00000000000000000000000000]
s_7                    (select           ) [ 00011111111111111111111111]
newSel3                (select           ) [ 00000000000000000000000000]
newSel4                (select           ) [ 00000000000000000000000000]
s_7_1                  (select           ) [ 00011111111111111111111111]
newSel6                (select           ) [ 00000000000000000000000000]
newSel7                (select           ) [ 00000000000000000000000000]
s_7_3_14               (select           ) [ 00011111111111111111111111]
newSel2                (select           ) [ 00000000000000000000000000]
newSel5                (select           ) [ 00000000000000000000000000]
s_7_7                  (select           ) [ 00011111111111111111111111]
StgValue_178           (br               ) [ 00011111111111111111111111]
tmp_3                  (add              ) [ 00000000000000000000000000]
tmp_3_cast             (zext             ) [ 00000000000000000000000000]
a_addr_1               (getelementptr    ) [ 00000000000000000000000000]
StgValue_182           (store            ) [ 00000000000000000000000000]
empty_15               (specregionend    ) [ 00000000000000000000000000]
StgValue_184           (br               ) [ 00011111111111111111111111]
s_7_5_16               (phi              ) [ 00000000000000111111110000]
s_6_5                  (phi              ) [ 00000000000000111111110000]
s_5_5                  (phi              ) [ 00000000000000111111110000]
s_4_5                  (phi              ) [ 00000000000000111111110000]
s_3_5                  (phi              ) [ 00000000000000111111110000]
s_2_5                  (phi              ) [ 00000000000000111111110000]
s_1_5                  (phi              ) [ 00000000000000111111110000]
s_0_5_17               (phi              ) [ 00000000000000111111110000]
i1_1                   (phi              ) [ 00000000000000100000000000]
i1_1_cast              (zext             ) [ 00000000000000011111110000]
exitcond3              (icmp             ) [ 00011111111111111111111111]
empty_18               (speclooptripcount) [ 00000000000000000000000000]
i1_3                   (add              ) [ 00011111111111111111111111]
StgValue_198           (br               ) [ 00000000000000000000000000]
StgValue_199           (specloopname     ) [ 00000000000000000000000000]
tmp_19                 (specregionbegin  ) [ 00000000000000011111111000]
tmp_22                 (trunc            ) [ 00000000000000000000000000]
tmp_4                  (bitconcatenate   ) [ 00000000000000011111110000]
StgValue_203           (br               ) [ 00011111111111111111111111]
empty_23               (specregionend    ) [ 00000000000000000000000000]
StgValue_205           (store            ) [ 00000000000000000000000000]
StgValue_206           (store            ) [ 00000000000000000000000000]
StgValue_207           (store            ) [ 00000000000000000000000000]
StgValue_208           (store            ) [ 00000000000000000000000000]
StgValue_209           (store            ) [ 00000000000000000000000000]
StgValue_210           (store            ) [ 00000000000000000000000000]
StgValue_211           (store            ) [ 00000000000000000000000000]
StgValue_212           (store            ) [ 00000000000000000000000000]
StgValue_213           (br               ) [ 00011111111111111111111111]
s_7_6_19               (phi              ) [ 00011111111111111111111111]
s_6_6                  (phi              ) [ 00011111111111111111111111]
s_7_32                 (phi              ) [ 00011111111111111111111111]
s_7_11                 (phi              ) [ 00011111111111111111101111]
s_7_12                 (phi              ) [ 00011111111111111111111111]
s_7_13                 (phi              ) [ 00011111111111111111101111]
s_7_14                 (phi              ) [ 00011111111111111111101111]
s_7_15                 (phi              ) [ 00000000000000011111100000]
i2_2                   (phi              ) [ 00000000000000010000000000]
i2_2_cast              (zext             ) [ 00000000000000000000000000]
exitcond5              (icmp             ) [ 00011111111111111111111111]
empty_20               (speclooptripcount) [ 00000000000000000000000000]
i2_3                   (add              ) [ 00011111111111111111111111]
StgValue_227           (br               ) [ 00000000000000000000000000]
tmp_30                 (trunc            ) [ 00000000000000001111100000]
tmp_9                  (bitconcatenate   ) [ 00000000000000000000000000]
tmp_10                 (add              ) [ 00000000000000000000000000]
tmp_10_cast            (zext             ) [ 00000000000000000000000000]
a_addr                 (getelementptr    ) [ 00000000000000001000000000]
tmp_11                 (add              ) [ 00000000000000000000000000]
tmp_11_cast            (zext             ) [ 00000000000000000000000000]
b_addr                 (getelementptr    ) [ 00000000000000001000000000]
tmp21                  (add              ) [ 00000000000000000000000000]
tmp22                  (add              ) [ 00000000000000000000000000]
tmp23                  (add              ) [ 00000000000000000000000000]
tmp24                  (add              ) [ 00000000000000000000000000]
tmp25                  (add              ) [ 00000000000000000000000000]
tmp26                  (add              ) [ 00000000000000000000000000]
s_0_2_21               (add              ) [ 00011111111111100000001111]
tmp_8                  (add              ) [ 00000000000000000000001000]
p_neg                  (sub              ) [ 00000000000000000000000000]
tmp_24                 (partselect       ) [ 00000000000000000000001000]
tmp_16                 (add              ) [ 00000000000000000000001000]
a_load                 (load             ) [ 00000000000000000111100000]
b_load                 (load             ) [ 00000000000000000100000000]
b_load_cast            (sext             ) [ 00000000000000000011100000]
s_0_6                  (mul              ) [ 00000000000000000000010000]
sel_tmp7               (icmp             ) [ 00000000000000000000010000]
sel_tmp9               (icmp             ) [ 00000000000000000000010000]
sel_tmp5               (icmp             ) [ 00000000000000000000010000]
sel_tmp10              (icmp             ) [ 00000000000000000000000000]
sel_tmp11              (icmp             ) [ 00000000000000000000010000]
sel_tmp12              (icmp             ) [ 00000000000000000000000000]
sel_tmp13              (icmp             ) [ 00000000000000000000000000]
or_cond4               (or               ) [ 00000000000000000000010000]
or_cond5               (or               ) [ 00000000000000000000000000]
or_cond7               (or               ) [ 00000000000000000000010000]
newSel16               (select           ) [ 00000000000000000000000000]
s_7_34                 (select           ) [ 00011111111111110000011111]
newSel19               (select           ) [ 00000000000000000000000000]
s_7_36                 (select           ) [ 00011111111111110000011111]
s_7_37                 (select           ) [ 00000000000000000000000000]
s_7_38                 (select           ) [ 00011111111111110000011111]
s_7_39                 (select           ) [ 00011111111111110000011111]
StgValue_273           (specloopname     ) [ 00000000000000000000000000]
or_cond6               (or               ) [ 00000000000000000000000000]
newSel10               (select           ) [ 00000000000000000000000000]
newSel11               (select           ) [ 00000000000000000000000000]
s_7_16                 (select           ) [ 00011111111111111111111111]
newSel12               (select           ) [ 00000000000000000000000000]
newSel13               (select           ) [ 00000000000000000000000000]
s_7_17                 (select           ) [ 00011111111111111111111111]
newSel14               (select           ) [ 00000000000000000000000000]
newSel15               (select           ) [ 00000000000000000000000000]
s_7_33                 (select           ) [ 00011111111111111111111111]
newSel17               (select           ) [ 00000000000000000000000000]
newSel18               (select           ) [ 00000000000000000000000000]
s_7_35                 (select           ) [ 00011111111111111111111111]
StgValue_287           (br               ) [ 00011111111111111111111111]
tmp_8_cast             (zext             ) [ 00000000000000000000000000]
sc_FIFO_DCT_mB_addr    (getelementptr    ) [ 00000000000000000000000000]
StgValue_290           (store            ) [ 00000000000000000000000000]
tmp_29                 (bitselect        ) [ 00000000000000000000000000]
p_lshr_cast            (zext             ) [ 00000000000000000000000000]
p_neg_t                (sub              ) [ 00000000000000000000000000]
tmp_25                 (partselect       ) [ 00000000000000000000000000]
p_lshr_f_cast          (zext             ) [ 00000000000000000000000000]
tmp_13                 (select           ) [ 00000000000000000000000000]
tmp_13_cast            (sext             ) [ 00000000000000000000000000]
tmp_15                 (add              ) [ 00000000000000000000000000]
tmp_15_cast            (sext             ) [ 00000000000000000000000000]
tmp_16_cast            (zext             ) [ 00000000000000000000000000]
sc_FIFO_DCT_mC_addr    (getelementptr    ) [ 00000000000000000000000000]
StgValue_302           (store            ) [ 00000000000000000000000000]
empty_22               (specregionend    ) [ 00000000000000000000000000]
StgValue_304           (br               ) [ 00011111111111111111111111]
StgValue_305           (wait             ) [ 00000000000000000000000000]
StgValue_306           (write            ) [ 00000000000000000000000000]
StgValue_307           (write            ) [ 00000000000000000000000000]
StgValue_308           (wait             ) [ 00000000000000000000000000]
tmp_14                 (read             ) [ 00000000000000000000000000]
StgValue_310           (poll             ) [ 00000000000000000000000000]
StgValue_311           (write            ) [ 00000000000000000000000000]
StgValue_312           (wait             ) [ 00000000000000000000000000]
StgValue_313           (br               ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sc_FIFO_DCT_mA">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sc_FIFO_DCT_mB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sc_FIFO_DCT_mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mC"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sc_FIFO_DCT_exec_cnt">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_exec_cnt"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_buffering">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffering"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_buffered">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffered"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_working">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_working"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_DCT">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_DCT"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_done">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_done"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_a">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Poll"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="s_0_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_0_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="s_7_19_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_19/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="s_7_20_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_20/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="s_7_21_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_21/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="s_7_22_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_22/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="s_7_23_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_23/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="s_7_24_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_24/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="s_7_25_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_25/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="a_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/3 StgValue_307/23 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sc_FIFO_DCT_exec_cnt_1_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sc_FIFO_DCT_exec_cnt_1/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="StgValue_87_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_87/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_306/23 StgValue_311/24 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_14_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/24 "/>
</bind>
</comp>

<comp id="221" class="1004" name="b_a_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="231" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_a_load/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sc_FIFO_DCT_mA_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sc_FIFO_DCT_mA_load/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="a_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/13 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_182/13 a_load/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="a_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/15 "/>
</bind>
</comp>

<comp id="263" class="1004" name="b_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/15 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="273" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/15 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sc_FIFO_DCT_mB_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mB_addr/22 "/>
</bind>
</comp>

<comp id="282" class="1004" name="StgValue_290_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_290/22 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sc_FIFO_DCT_mC_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mC_addr/22 "/>
</bind>
</comp>

<comp id="294" class="1004" name="StgValue_302_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_302/22 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i0_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i0 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="i0_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0/4 "/>
</bind>
</comp>

<comp id="311" class="1005" name="s_7_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_2 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="s_7_2_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_2/5 "/>
</bind>
</comp>

<comp id="321" class="1005" name="s_6_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_6_2 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="s_6_2_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="32" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_6_2/5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="s_5_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_5_2 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="s_5_2_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="32" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_5_2/5 "/>
</bind>
</comp>

<comp id="341" class="1005" name="s_4_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_4_2 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="s_4_2_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_4_2/5 "/>
</bind>
</comp>

<comp id="351" class="1005" name="s_3_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_3_2 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="s_3_2_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="32" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_3_2/5 "/>
</bind>
</comp>

<comp id="361" class="1005" name="s_2_2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2_2 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="s_2_2_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="32" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_2_2/5 "/>
</bind>
</comp>

<comp id="371" class="1005" name="s_1_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_1_2 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="s_1_2_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_1_2/5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="s_0_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_2 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="s_0_2_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="32" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_0_2/5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="i1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="i1_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="402" class="1005" name="s_7_3_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_3 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="s_7_3_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="32" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_3/6 "/>
</bind>
</comp>

<comp id="414" class="1005" name="s_6_3_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_6_3 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="s_6_3_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="32" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_6_3/6 "/>
</bind>
</comp>

<comp id="426" class="1005" name="s_7_2_12_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_2_12 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="s_7_2_12_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="32" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_2_12/6 "/>
</bind>
</comp>

<comp id="438" class="1005" name="s_7_4_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_4 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="s_7_4_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="32" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_4/6 "/>
</bind>
</comp>

<comp id="450" class="1005" name="s_7_6_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_6 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="s_7_6_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="32" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_6/6 "/>
</bind>
</comp>

<comp id="462" class="1005" name="s_7_8_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_8 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="s_7_8_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="32" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_8/6 "/>
</bind>
</comp>

<comp id="474" class="1005" name="s_7_27_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_27 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="s_7_27_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="32" slack="1"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_27/6 "/>
</bind>
</comp>

<comp id="486" class="1005" name="s_7_10_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="5"/>
<pin id="488" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="s_7_10 (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="s_7_10_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="32" slack="1"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_10/6 "/>
</bind>
</comp>

<comp id="497" class="1005" name="i2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="i2_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="4" slack="0"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="508" class="1005" name="s_7_5_16_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_5_16 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="s_7_5_16_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="32" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_5_16/14 "/>
</bind>
</comp>

<comp id="519" class="1005" name="s_6_5_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_6_5 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="s_6_5_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="32" slack="1"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_6_5/14 "/>
</bind>
</comp>

<comp id="530" class="1005" name="s_5_5_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_5_5 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="s_5_5_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="32" slack="1"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_5_5/14 "/>
</bind>
</comp>

<comp id="541" class="1005" name="s_4_5_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_4_5 (phireg) "/>
</bind>
</comp>

<comp id="544" class="1004" name="s_4_5_phi_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="32" slack="1"/>
<pin id="548" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_4_5/14 "/>
</bind>
</comp>

<comp id="552" class="1005" name="s_3_5_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_3_5 (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="s_3_5_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="32" slack="1"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_3_5/14 "/>
</bind>
</comp>

<comp id="563" class="1005" name="s_2_5_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2_5 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="s_2_5_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="32" slack="1"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_2_5/14 "/>
</bind>
</comp>

<comp id="574" class="1005" name="s_1_5_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_1_5 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="s_1_5_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="32" slack="1"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_1_5/14 "/>
</bind>
</comp>

<comp id="585" class="1005" name="s_0_5_17_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_5_17 (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="s_0_5_17_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="32" slack="1"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_0_5_17/14 "/>
</bind>
</comp>

<comp id="596" class="1005" name="i1_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_1 (phireg) "/>
</bind>
</comp>

<comp id="600" class="1004" name="i1_1_phi_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="4" slack="0"/>
<pin id="604" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_1/14 "/>
</bind>
</comp>

<comp id="607" class="1005" name="s_7_6_19_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_6_19 (phireg) "/>
</bind>
</comp>

<comp id="611" class="1004" name="s_7_6_19_phi_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="32" slack="1"/>
<pin id="615" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_6_19/15 "/>
</bind>
</comp>

<comp id="619" class="1005" name="s_6_6_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_6_6 (phireg) "/>
</bind>
</comp>

<comp id="623" class="1004" name="s_6_6_phi_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="32" slack="1"/>
<pin id="627" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="628" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_6_6/15 "/>
</bind>
</comp>

<comp id="631" class="1005" name="s_7_32_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_32 (phireg) "/>
</bind>
</comp>

<comp id="635" class="1004" name="s_7_32_phi_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="2" bw="32" slack="1"/>
<pin id="639" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_32/15 "/>
</bind>
</comp>

<comp id="643" class="1005" name="s_7_11_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_11 (phireg) "/>
</bind>
</comp>

<comp id="647" class="1004" name="s_7_11_phi_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="2" bw="32" slack="1"/>
<pin id="651" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_11/15 "/>
</bind>
</comp>

<comp id="655" class="1005" name="s_7_12_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_12 (phireg) "/>
</bind>
</comp>

<comp id="659" class="1004" name="s_7_12_phi_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="662" dir="0" index="2" bw="32" slack="1"/>
<pin id="663" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="664" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_12/15 "/>
</bind>
</comp>

<comp id="667" class="1005" name="s_7_13_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_13 (phireg) "/>
</bind>
</comp>

<comp id="671" class="1004" name="s_7_13_phi_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="2" bw="32" slack="1"/>
<pin id="675" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="676" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_13/15 "/>
</bind>
</comp>

<comp id="679" class="1005" name="s_7_14_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_14 (phireg) "/>
</bind>
</comp>

<comp id="683" class="1004" name="s_7_14_phi_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="32" slack="1"/>
<pin id="687" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_14/15 "/>
</bind>
</comp>

<comp id="691" class="1005" name="s_7_15_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="5"/>
<pin id="693" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="s_7_15 (phireg) "/>
</bind>
</comp>

<comp id="694" class="1004" name="s_7_15_phi_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="697" dir="0" index="2" bw="32" slack="1"/>
<pin id="698" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="699" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_7_15/15 "/>
</bind>
</comp>

<comp id="702" class="1005" name="i2_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="1"/>
<pin id="704" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_2 (phireg) "/>
</bind>
</comp>

<comp id="706" class="1004" name="i2_2_phi_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="4" slack="0"/>
<pin id="710" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_2/15 "/>
</bind>
</comp>

<comp id="713" class="1004" name="StgValue_65_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="0" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_65/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="s_0_1_load_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="3"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_0_1_load/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="s_7_19_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="3"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_19_load/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="s_7_20_load_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="3"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_20_load/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="s_7_21_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="3"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_21_load/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="s_7_22_load_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="3"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_22_load/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="s_7_23_load_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="3"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_23_load/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="s_7_24_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="3"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_24_load/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="s_7_25_load_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="3"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_25_load/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="i0_cast_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i0_cast/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="exitcond1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="0" index="1" bw="4" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="i0_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_1/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_s_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="exitcond2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="0" index="1" bw="4" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="i1_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_2/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_21_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="0" index="1" bw="3" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_20_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="4" slack="1"/>
<pin id="792" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="0" index="1" bw="3" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="i2_cast_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="0"/>
<pin id="804" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="exitcond4_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="0"/>
<pin id="808" dir="0" index="1" bw="4" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="i2_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_1/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_23_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="0"/>
<pin id="820" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_5_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="0"/>
<pin id="824" dir="0" index="1" bw="3" slack="0"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_6_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="2"/>
<pin id="832" dir="0" index="1" bw="6" slack="0"/>
<pin id="833" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_6_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="0"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_7_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="1"/>
<pin id="842" dir="0" index="1" bw="4" slack="0"/>
<pin id="843" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_7_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="6" slack="0"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp15_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp16_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp17_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp18_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp19_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp20_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/6 "/>
</bind>
</comp>

<comp id="886" class="1004" name="s_0_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_0/6 "/>
</bind>
</comp>

<comp id="892" class="1004" name="b_a_load_cast_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_cast/8 "/>
</bind>
</comp>

<comp id="895" class="1004" name="grp_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="1"/>
<pin id="898" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="s_0_5/8 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sel_tmp_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="5"/>
<pin id="902" dir="0" index="1" bw="2" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/11 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sel_tmp2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="3" slack="5"/>
<pin id="907" dir="0" index="1" bw="3" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sel_tmp4_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="3" slack="5"/>
<pin id="912" dir="0" index="1" bw="3" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/11 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sel_tmp6_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="3" slack="5"/>
<pin id="917" dir="0" index="1" bw="3" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sel_tmp8_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="5"/>
<pin id="922" dir="0" index="1" bw="3" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sel_tmp1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="3" slack="5"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/11 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sel_tmp3_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="3" slack="5"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_cond_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="or_cond1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/11 "/>
</bind>
</comp>

<comp id="947" class="1004" name="or_cond3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="newSel9_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="0"/>
<pin id="956" dir="0" index="2" bw="32" slack="5"/>
<pin id="957" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9/11 "/>
</bind>
</comp>

<comp id="961" class="1004" name="s_7_5_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="5"/>
<pin id="964" dir="0" index="2" bw="32" slack="0"/>
<pin id="965" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_5/11 "/>
</bind>
</comp>

<comp id="969" class="1004" name="newSel8_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="0"/>
<pin id="972" dir="0" index="2" bw="32" slack="5"/>
<pin id="973" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/11 "/>
</bind>
</comp>

<comp id="977" class="1004" name="s_7_9_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="5"/>
<pin id="980" dir="0" index="2" bw="32" slack="0"/>
<pin id="981" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_9/11 "/>
</bind>
</comp>

<comp id="985" class="1004" name="s_7_28_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="0" index="2" bw="32" slack="5"/>
<pin id="989" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_28/11 "/>
</bind>
</comp>

<comp id="993" class="1004" name="s_7_29_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="5"/>
<pin id="996" dir="0" index="2" bw="32" slack="0"/>
<pin id="997" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_29/11 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="s_7_30_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="0" index="2" bw="32" slack="5"/>
<pin id="1005" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_30/11 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="or_cond2_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="0" index="1" bw="1" slack="1"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/12 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="newSel_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="0" index="1" bw="32" slack="6"/>
<pin id="1016" dir="0" index="2" bw="32" slack="1"/>
<pin id="1017" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/12 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="newSel1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="32" slack="6"/>
<pin id="1022" dir="0" index="2" bw="32" slack="0"/>
<pin id="1023" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/12 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="s_7_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="0" index="1" bw="32" slack="6"/>
<pin id="1030" dir="0" index="2" bw="32" slack="0"/>
<pin id="1031" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7/12 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="newSel3_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="0" index="1" bw="32" slack="1"/>
<pin id="1037" dir="0" index="2" bw="32" slack="6"/>
<pin id="1038" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="newSel4_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="6"/>
<pin id="1043" dir="0" index="2" bw="32" slack="0"/>
<pin id="1044" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="s_7_1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="0" index="1" bw="32" slack="6"/>
<pin id="1051" dir="0" index="2" bw="32" slack="0"/>
<pin id="1052" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_1/12 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="newSel6_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="0" index="1" bw="32" slack="6"/>
<pin id="1058" dir="0" index="2" bw="32" slack="1"/>
<pin id="1059" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/12 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="newSel7_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="0" index="2" bw="32" slack="6"/>
<pin id="1065" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/12 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="s_7_3_14_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="1"/>
<pin id="1071" dir="0" index="1" bw="32" slack="6"/>
<pin id="1072" dir="0" index="2" bw="32" slack="0"/>
<pin id="1073" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_3_14/12 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="newSel2_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="0" index="1" bw="32" slack="6"/>
<pin id="1079" dir="0" index="2" bw="32" slack="1"/>
<pin id="1080" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/12 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="newSel5_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="0" index="1" bw="32" slack="6"/>
<pin id="1085" dir="0" index="2" bw="32" slack="0"/>
<pin id="1086" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/12 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="s_7_7_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="0" index="1" bw="32" slack="0"/>
<pin id="1092" dir="0" index="2" bw="32" slack="6"/>
<pin id="1093" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_7/12 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_3_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="6" slack="2"/>
<pin id="1098" dir="0" index="1" bw="4" slack="3"/>
<pin id="1099" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_3_cast_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="6" slack="0"/>
<pin id="1102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/13 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="i1_1_cast_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="0"/>
<pin id="1107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_1_cast/14 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="exitcond3_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="0"/>
<pin id="1111" dir="0" index="1" bw="4" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/14 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="i1_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="4" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_3/14 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_22_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="4" slack="0"/>
<pin id="1123" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_4_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="0"/>
<pin id="1127" dir="0" index="1" bw="3" slack="0"/>
<pin id="1128" dir="0" index="2" bw="1" slack="0"/>
<pin id="1129" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="StgValue_205_store_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="0"/>
<pin id="1135" dir="0" index="1" bw="32" slack="5"/>
<pin id="1136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/14 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="StgValue_206_store_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="0"/>
<pin id="1140" dir="0" index="1" bw="32" slack="5"/>
<pin id="1141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/14 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="StgValue_207_store_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="0" index="1" bw="32" slack="5"/>
<pin id="1146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/14 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="StgValue_208_store_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="0" index="1" bw="32" slack="5"/>
<pin id="1151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_208/14 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="StgValue_209_store_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="0"/>
<pin id="1155" dir="0" index="1" bw="32" slack="5"/>
<pin id="1156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_209/14 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="StgValue_210_store_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="0"/>
<pin id="1160" dir="0" index="1" bw="32" slack="5"/>
<pin id="1161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/14 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="StgValue_211_store_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="0"/>
<pin id="1165" dir="0" index="1" bw="32" slack="5"/>
<pin id="1166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/14 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="StgValue_212_store_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="0" index="1" bw="32" slack="5"/>
<pin id="1171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_212/14 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="i2_2_cast_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="4" slack="0"/>
<pin id="1175" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_2_cast/15 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="exitcond5_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="4" slack="0"/>
<pin id="1179" dir="0" index="1" bw="4" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/15 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="i2_3_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="4" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_3/15 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_30_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="4" slack="0"/>
<pin id="1191" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/15 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_9_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="6" slack="0"/>
<pin id="1195" dir="0" index="1" bw="3" slack="0"/>
<pin id="1196" dir="0" index="2" bw="1" slack="0"/>
<pin id="1197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/15 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_10_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="4" slack="3"/>
<pin id="1203" dir="0" index="1" bw="6" slack="0"/>
<pin id="1204" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_10_cast_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="6" slack="0"/>
<pin id="1208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/15 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_11_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="6" slack="1"/>
<pin id="1213" dir="0" index="1" bw="4" slack="0"/>
<pin id="1214" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_11_cast_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="6" slack="0"/>
<pin id="1218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/15 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp21_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="0" index="1" bw="32" slack="0"/>
<pin id="1224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/15 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp22_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="0"/>
<pin id="1229" dir="0" index="1" bw="32" slack="0"/>
<pin id="1230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/15 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp23_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="0"/>
<pin id="1236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp23/15 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp24_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="0"/>
<pin id="1241" dir="0" index="1" bw="32" slack="0"/>
<pin id="1242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/15 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp25_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="0"/>
<pin id="1247" dir="0" index="1" bw="32" slack="0"/>
<pin id="1248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp25/15 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="tmp26_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="0"/>
<pin id="1253" dir="0" index="1" bw="32" slack="0"/>
<pin id="1254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp26/15 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="s_0_2_21_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="0" index="1" bw="32" slack="0"/>
<pin id="1260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_0_2_21/15 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_8_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="4" slack="3"/>
<pin id="1265" dir="0" index="1" bw="6" slack="1"/>
<pin id="1266" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="p_neg_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="32" slack="0"/>
<pin id="1270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/15 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="tmp_24_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="13" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="0"/>
<pin id="1276" dir="0" index="2" bw="6" slack="0"/>
<pin id="1277" dir="0" index="3" bw="6" slack="0"/>
<pin id="1278" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="tmp_16_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="6" slack="2"/>
<pin id="1285" dir="0" index="1" bw="4" slack="1"/>
<pin id="1286" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="b_load_cast_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="1"/>
<pin id="1289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_cast/17 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="grp_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="0" index="1" bw="8" slack="0"/>
<pin id="1293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="s_0_6/17 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="sel_tmp7_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="3" slack="5"/>
<pin id="1297" dir="0" index="1" bw="2" slack="0"/>
<pin id="1298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/20 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="sel_tmp9_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="3" slack="5"/>
<pin id="1302" dir="0" index="1" bw="3" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/20 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="sel_tmp5_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="3" slack="5"/>
<pin id="1307" dir="0" index="1" bw="3" slack="0"/>
<pin id="1308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/20 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="sel_tmp10_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="3" slack="5"/>
<pin id="1312" dir="0" index="1" bw="3" slack="0"/>
<pin id="1313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp10/20 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="sel_tmp11_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="3" slack="5"/>
<pin id="1317" dir="0" index="1" bw="3" slack="0"/>
<pin id="1318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp11/20 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="sel_tmp12_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="3" slack="5"/>
<pin id="1322" dir="0" index="1" bw="1" slack="0"/>
<pin id="1323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp12/20 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="sel_tmp13_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="3" slack="5"/>
<pin id="1327" dir="0" index="1" bw="1" slack="0"/>
<pin id="1328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp13/20 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="or_cond4_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="0"/>
<pin id="1332" dir="0" index="1" bw="1" slack="0"/>
<pin id="1333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/20 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="or_cond5_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="0"/>
<pin id="1338" dir="0" index="1" bw="1" slack="0"/>
<pin id="1339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/20 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="or_cond7_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="0"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/20 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="newSel16_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="32" slack="0"/>
<pin id="1351" dir="0" index="2" bw="32" slack="5"/>
<pin id="1352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel16/20 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="s_7_34_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="32" slack="5"/>
<pin id="1359" dir="0" index="2" bw="32" slack="0"/>
<pin id="1360" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_34/20 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="newSel19_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="0"/>
<pin id="1366" dir="0" index="1" bw="32" slack="0"/>
<pin id="1367" dir="0" index="2" bw="32" slack="5"/>
<pin id="1368" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel19/20 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="s_7_36_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="0"/>
<pin id="1374" dir="0" index="1" bw="32" slack="5"/>
<pin id="1375" dir="0" index="2" bw="32" slack="0"/>
<pin id="1376" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_36/20 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="s_7_37_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="32" slack="0"/>
<pin id="1383" dir="0" index="2" bw="32" slack="5"/>
<pin id="1384" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_37/20 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="s_7_38_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="32" slack="5"/>
<pin id="1391" dir="0" index="2" bw="32" slack="0"/>
<pin id="1392" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_38/20 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="s_7_39_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="0"/>
<pin id="1398" dir="0" index="1" bw="32" slack="0"/>
<pin id="1399" dir="0" index="2" bw="32" slack="5"/>
<pin id="1400" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_39/20 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="or_cond6_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="1"/>
<pin id="1406" dir="0" index="1" bw="1" slack="1"/>
<pin id="1407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/21 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="newSel10_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="1"/>
<pin id="1410" dir="0" index="1" bw="32" slack="6"/>
<pin id="1411" dir="0" index="2" bw="32" slack="1"/>
<pin id="1412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel10/21 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="newSel11_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="0"/>
<pin id="1416" dir="0" index="1" bw="32" slack="6"/>
<pin id="1417" dir="0" index="2" bw="32" slack="0"/>
<pin id="1418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel11/21 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="s_7_16_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="1" slack="1"/>
<pin id="1424" dir="0" index="1" bw="32" slack="6"/>
<pin id="1425" dir="0" index="2" bw="32" slack="0"/>
<pin id="1426" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_16/21 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="newSel12_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="1"/>
<pin id="1431" dir="0" index="1" bw="32" slack="1"/>
<pin id="1432" dir="0" index="2" bw="32" slack="6"/>
<pin id="1433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel12/21 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="newSel13_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="0"/>
<pin id="1437" dir="0" index="1" bw="32" slack="6"/>
<pin id="1438" dir="0" index="2" bw="32" slack="0"/>
<pin id="1439" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel13/21 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="s_7_17_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="1"/>
<pin id="1445" dir="0" index="1" bw="32" slack="6"/>
<pin id="1446" dir="0" index="2" bw="32" slack="0"/>
<pin id="1447" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_17/21 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="newSel14_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="1"/>
<pin id="1452" dir="0" index="1" bw="32" slack="6"/>
<pin id="1453" dir="0" index="2" bw="32" slack="1"/>
<pin id="1454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel14/21 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="newSel15_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="0"/>
<pin id="1458" dir="0" index="1" bw="32" slack="0"/>
<pin id="1459" dir="0" index="2" bw="32" slack="6"/>
<pin id="1460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel15/21 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="s_7_33_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="1"/>
<pin id="1466" dir="0" index="1" bw="32" slack="6"/>
<pin id="1467" dir="0" index="2" bw="32" slack="0"/>
<pin id="1468" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_33/21 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="newSel17_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="0" index="1" bw="32" slack="6"/>
<pin id="1474" dir="0" index="2" bw="32" slack="1"/>
<pin id="1475" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel17/21 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="newSel18_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="1"/>
<pin id="1479" dir="0" index="1" bw="32" slack="6"/>
<pin id="1480" dir="0" index="2" bw="32" slack="0"/>
<pin id="1481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel18/21 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="s_7_35_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="1"/>
<pin id="1486" dir="0" index="1" bw="32" slack="0"/>
<pin id="1487" dir="0" index="2" bw="32" slack="6"/>
<pin id="1488" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_35/21 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="tmp_8_cast_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="6" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/22 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="tmp_29_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="0"/>
<pin id="1497" dir="0" index="1" bw="32" slack="1"/>
<pin id="1498" dir="0" index="2" bw="6" slack="0"/>
<pin id="1499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/22 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="p_lshr_cast_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="13" slack="1"/>
<pin id="1504" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast/22 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="p_neg_t_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="0"/>
<pin id="1507" dir="0" index="1" bw="13" slack="0"/>
<pin id="1508" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/22 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="tmp_25_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="13" slack="0"/>
<pin id="1513" dir="0" index="1" bw="32" slack="1"/>
<pin id="1514" dir="0" index="2" bw="6" slack="0"/>
<pin id="1515" dir="0" index="3" bw="6" slack="0"/>
<pin id="1516" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/22 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="p_lshr_f_cast_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="13" slack="0"/>
<pin id="1522" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast/22 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="tmp_13_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="1" slack="0"/>
<pin id="1526" dir="0" index="1" bw="14" slack="0"/>
<pin id="1527" dir="0" index="2" bw="13" slack="0"/>
<pin id="1528" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/22 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="tmp_13_cast_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="14" slack="0"/>
<pin id="1534" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/22 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="tmp_15_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="14" slack="0"/>
<pin id="1538" dir="0" index="1" bw="8" slack="0"/>
<pin id="1539" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/22 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="tmp_15_cast_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="15" slack="0"/>
<pin id="1544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/22 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="tmp_16_cast_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="6" slack="1"/>
<pin id="1549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/22 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="StgValue_310_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="0" slack="0"/>
<pin id="1553" dir="0" index="1" bw="1" slack="0"/>
<pin id="1554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_310/24 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="s_0_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="3"/>
<pin id="1559" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s_0_1 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="s_7_19_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="32" slack="3"/>
<pin id="1565" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s_7_19 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="s_7_20_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="32" slack="3"/>
<pin id="1571" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s_7_20 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="s_7_21_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="3"/>
<pin id="1577" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s_7_21 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="s_7_22_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="3"/>
<pin id="1583" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s_7_22 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="s_7_23_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="3"/>
<pin id="1589" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s_7_23 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="s_7_24_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="32" slack="3"/>
<pin id="1595" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s_7_24 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="s_7_25_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="3"/>
<pin id="1601" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s_7_25 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="s_0_1_load_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="1"/>
<pin id="1607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_1_load "/>
</bind>
</comp>

<comp id="1610" class="1005" name="s_7_19_load_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="1"/>
<pin id="1612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_19_load "/>
</bind>
</comp>

<comp id="1615" class="1005" name="s_7_20_load_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="32" slack="1"/>
<pin id="1617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_20_load "/>
</bind>
</comp>

<comp id="1620" class="1005" name="s_7_21_load_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="32" slack="1"/>
<pin id="1622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_21_load "/>
</bind>
</comp>

<comp id="1625" class="1005" name="s_7_22_load_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="1"/>
<pin id="1627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_22_load "/>
</bind>
</comp>

<comp id="1630" class="1005" name="s_7_23_load_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="1"/>
<pin id="1632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_23_load "/>
</bind>
</comp>

<comp id="1635" class="1005" name="s_7_24_load_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="1"/>
<pin id="1637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_24_load "/>
</bind>
</comp>

<comp id="1640" class="1005" name="s_7_25_load_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="1"/>
<pin id="1642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_25_load "/>
</bind>
</comp>

<comp id="1645" class="1005" name="i0_cast_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="6" slack="2"/>
<pin id="1647" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="i0_cast "/>
</bind>
</comp>

<comp id="1656" class="1005" name="i0_1_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="4" slack="0"/>
<pin id="1658" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i0_1 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="i1_2_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="4" slack="0"/>
<pin id="1666" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1_2 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="tmp_2_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="6" slack="1"/>
<pin id="1671" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="tmp_1_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="6" slack="2"/>
<pin id="1677" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="i2_1_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="4" slack="0"/>
<pin id="1685" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="tmp_23_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="3" slack="5"/>
<pin id="1690" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="b_a_addr_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="6" slack="1"/>
<pin id="1701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr "/>
</bind>
</comp>

<comp id="1704" class="1005" name="sc_FIFO_DCT_mA_addr_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="6" slack="1"/>
<pin id="1706" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr "/>
</bind>
</comp>

<comp id="1709" class="1005" name="s_0_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="32" slack="1"/>
<pin id="1711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="b_a_load_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="1"/>
<pin id="1717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_a_load "/>
</bind>
</comp>

<comp id="1720" class="1005" name="sc_FIFO_DCT_mA_load_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="32" slack="1"/>
<pin id="1722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load "/>
</bind>
</comp>

<comp id="1725" class="1005" name="b_a_load_cast_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="1"/>
<pin id="1727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_a_load_cast "/>
</bind>
</comp>

<comp id="1730" class="1005" name="s_0_5_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="32" slack="1"/>
<pin id="1732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_5 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="sel_tmp_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="1" slack="1"/>
<pin id="1740" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1744" class="1005" name="sel_tmp2_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="1"/>
<pin id="1746" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="sel_tmp4_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="1"/>
<pin id="1751" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="sel_tmp8_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="1" slack="1"/>
<pin id="1757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="or_cond_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="1"/>
<pin id="1762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1765" class="1005" name="or_cond3_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="1" slack="1"/>
<pin id="1767" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond3 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="s_7_5_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="32" slack="1"/>
<pin id="1775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_5 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="s_7_9_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="32" slack="1"/>
<pin id="1780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_9 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="s_7_29_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="1"/>
<pin id="1785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_29 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="s_7_30_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="32" slack="1"/>
<pin id="1790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_30 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="s_7_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="1"/>
<pin id="1795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="s_7_1_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="32" slack="1"/>
<pin id="1800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_1 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="s_7_3_14_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="32" slack="1"/>
<pin id="1805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_3_14 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="s_7_7_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="1"/>
<pin id="1810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_7 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="i1_1_cast_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="6" slack="1"/>
<pin id="1815" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_1_cast "/>
</bind>
</comp>

<comp id="1821" class="1005" name="i1_3_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="4" slack="0"/>
<pin id="1823" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1_3 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="tmp_4_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="6" slack="1"/>
<pin id="1828" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="i2_3_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="4" slack="0"/>
<pin id="1837" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2_3 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="tmp_30_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="3" slack="5"/>
<pin id="1842" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="a_addr_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="6" slack="1"/>
<pin id="1853" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="1856" class="1005" name="b_addr_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="6" slack="1"/>
<pin id="1858" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="1861" class="1005" name="s_0_2_21_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="32" slack="1"/>
<pin id="1863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_2_21 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="tmp_8_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="6" slack="1"/>
<pin id="1871" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="tmp_24_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="13" slack="1"/>
<pin id="1876" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="tmp_16_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="6" slack="1"/>
<pin id="1881" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="a_load_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="32" slack="1"/>
<pin id="1886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="1889" class="1005" name="b_load_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="8" slack="1"/>
<pin id="1891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="1894" class="1005" name="b_load_cast_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="32" slack="1"/>
<pin id="1896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_cast "/>
</bind>
</comp>

<comp id="1899" class="1005" name="s_0_6_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="32" slack="1"/>
<pin id="1901" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_6 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="sel_tmp7_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="1" slack="1"/>
<pin id="1909" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="sel_tmp9_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="1"/>
<pin id="1915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="sel_tmp5_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="1" slack="1"/>
<pin id="1920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="sel_tmp11_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="1" slack="1"/>
<pin id="1926" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp11 "/>
</bind>
</comp>

<comp id="1929" class="1005" name="or_cond4_reg_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="1" slack="1"/>
<pin id="1931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond4 "/>
</bind>
</comp>

<comp id="1934" class="1005" name="or_cond7_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="1" slack="1"/>
<pin id="1936" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond7 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="s_7_34_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="32" slack="1"/>
<pin id="1944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_34 "/>
</bind>
</comp>

<comp id="1947" class="1005" name="s_7_36_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="32" slack="1"/>
<pin id="1949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_36 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="s_7_38_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="32" slack="1"/>
<pin id="1954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_38 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="s_7_39_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="32" slack="1"/>
<pin id="1959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_39 "/>
</bind>
</comp>

<comp id="1962" class="1005" name="s_7_16_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="32" slack="1"/>
<pin id="1964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_16 "/>
</bind>
</comp>

<comp id="1967" class="1005" name="s_7_17_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="32" slack="1"/>
<pin id="1969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_17 "/>
</bind>
</comp>

<comp id="1972" class="1005" name="s_7_33_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="32" slack="1"/>
<pin id="1974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_33 "/>
</bind>
</comp>

<comp id="1977" class="1005" name="s_7_35_reg_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="32" slack="1"/>
<pin id="1979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="82" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="84" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="100" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="102" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="82" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="84" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="140" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="140" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="320"><net_src comp="314" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="330"><net_src comp="324" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="340"><net_src comp="334" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="350"><net_src comp="344" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="360"><net_src comp="354" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="370"><net_src comp="364" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="380"><net_src comp="374" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="390"><net_src comp="384" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="412"><net_src comp="311" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="424"><net_src comp="321" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="418" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="436"><net_src comp="331" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="430" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="448"><net_src comp="341" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="442" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="460"><net_src comp="351" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="472"><net_src comp="361" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="484"><net_src comp="371" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="478" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="495"><net_src comp="381" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="489" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="500"><net_src comp="86" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="517"><net_src comp="311" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="511" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="528"><net_src comp="321" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="522" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="539"><net_src comp="331" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="533" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="550"><net_src comp="341" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="544" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="561"><net_src comp="351" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="555" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="572"><net_src comp="361" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="566" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="583"><net_src comp="371" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="577" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="594"><net_src comp="381" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="588" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="599"><net_src comp="86" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="606"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="607" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="617"><net_src comp="508" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="611" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="622"><net_src comp="619" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="629"><net_src comp="519" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="623" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="634"><net_src comp="631" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="641"><net_src comp="530" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="635" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="646"><net_src comp="643" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="653"><net_src comp="541" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="647" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="665"><net_src comp="552" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="659" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="677"><net_src comp="563" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="671" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="689"><net_src comp="574" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="683" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="700"><net_src comp="585" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="694" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="705"><net_src comp="86" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="717"><net_src comp="80" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="178" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="746"><net_src comp="303" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="303" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="88" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="303" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="94" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="192" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="32" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="765"><net_src comp="759" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="770"><net_src comp="395" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="88" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="395" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="94" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="395" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="106" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="778" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="108" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="299" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="106" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="108" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="501" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="501" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="88" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="501" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="94" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="501" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="106" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="108" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="834"><net_src comp="822" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="830" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="844"><net_src comp="802" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="854"><net_src comp="430" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="418" pin="4"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="442" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="454" pin="4"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="850" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="489" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="466" pin="4"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="478" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="406" pin="4"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="868" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="862" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="110" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="112" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="114" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="116" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="118" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="120" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="108" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="925" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="920" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="915" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="935" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="941" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="910" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="895" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="438" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="966"><net_src comp="947" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="438" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="953" pin="3"/><net_sink comp="961" pin=2"/></net>

<net id="974"><net_src comp="920" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="895" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="462" pin="1"/><net_sink comp="969" pin=2"/></net>

<net id="982"><net_src comp="935" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="462" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="969" pin="3"/><net_sink comp="977" pin=2"/></net>

<net id="990"><net_src comp="925" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="895" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="474" pin="1"/><net_sink comp="985" pin=2"/></net>

<net id="998"><net_src comp="930" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="474" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="985" pin="3"/><net_sink comp="993" pin=2"/></net>

<net id="1006"><net_src comp="930" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1007"><net_src comp="895" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1008"><net_src comp="486" pin="1"/><net_sink comp="1001" pin=2"/></net>

<net id="1018"><net_src comp="402" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1024"><net_src comp="1009" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="402" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="1013" pin="3"/><net_sink comp="1019" pin=2"/></net>

<net id="1032"><net_src comp="402" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1033"><net_src comp="1019" pin="3"/><net_sink comp="1027" pin=2"/></net>

<net id="1039"><net_src comp="414" pin="1"/><net_sink comp="1034" pin=2"/></net>

<net id="1045"><net_src comp="1009" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="414" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="1034" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1053"><net_src comp="414" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1054"><net_src comp="1040" pin="3"/><net_sink comp="1048" pin=2"/></net>

<net id="1060"><net_src comp="426" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1066"><net_src comp="1009" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="1055" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="426" pin="1"/><net_sink comp="1061" pin=2"/></net>

<net id="1074"><net_src comp="426" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1075"><net_src comp="1061" pin="3"/><net_sink comp="1069" pin=2"/></net>

<net id="1081"><net_src comp="450" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1087"><net_src comp="450" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1088"><net_src comp="1076" pin="3"/><net_sink comp="1082" pin=2"/></net>

<net id="1094"><net_src comp="1082" pin="3"/><net_sink comp="1089" pin=1"/></net>

<net id="1095"><net_src comp="450" pin="1"/><net_sink comp="1089" pin=2"/></net>

<net id="1103"><net_src comp="1096" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1108"><net_src comp="600" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="600" pin="4"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="88" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="600" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="94" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="600" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="106" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1121" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="108" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1137"><net_src comp="511" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1142"><net_src comp="522" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1147"><net_src comp="533" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="544" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1157"><net_src comp="555" pin="4"/><net_sink comp="1153" pin=0"/></net>

<net id="1162"><net_src comp="566" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1167"><net_src comp="577" pin="4"/><net_sink comp="1163" pin=0"/></net>

<net id="1172"><net_src comp="588" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="706" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="706" pin="4"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="88" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="706" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="94" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1192"><net_src comp="706" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1198"><net_src comp="106" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1189" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="108" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1205"><net_src comp="1193" pin="3"/><net_sink comp="1201" pin=1"/></net>

<net id="1209"><net_src comp="1201" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1215"><net_src comp="1173" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1219"><net_src comp="1211" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1225"><net_src comp="635" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="623" pin="4"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="647" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="659" pin="4"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1221" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="694" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="671" pin="4"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="683" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="611" pin="4"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="1239" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1251" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="1233" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1271"><net_src comp="40" pin="0"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1257" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1279"><net_src comp="126" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1281"><net_src comp="128" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1282"><net_src comp="130" pin="0"/><net_sink comp="1273" pin=3"/></net>

<net id="1294"><net_src comp="1287" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1299"><net_src comp="110" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1304"><net_src comp="112" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1309"><net_src comp="114" pin="0"/><net_sink comp="1305" pin=1"/></net>

<net id="1314"><net_src comp="116" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1319"><net_src comp="118" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1324"><net_src comp="120" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1329"><net_src comp="108" pin="0"/><net_sink comp="1325" pin=1"/></net>

<net id="1334"><net_src comp="1325" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="1320" pin="2"/><net_sink comp="1330" pin=1"/></net>

<net id="1340"><net_src comp="1315" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="1310" pin="2"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="1330" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="1336" pin="2"/><net_sink comp="1342" pin=1"/></net>

<net id="1353"><net_src comp="1305" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1290" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="643" pin="1"/><net_sink comp="1348" pin=2"/></net>

<net id="1361"><net_src comp="1342" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1362"><net_src comp="643" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1363"><net_src comp="1348" pin="3"/><net_sink comp="1356" pin=2"/></net>

<net id="1369"><net_src comp="1315" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1370"><net_src comp="1290" pin="2"/><net_sink comp="1364" pin=1"/></net>

<net id="1371"><net_src comp="667" pin="1"/><net_sink comp="1364" pin=2"/></net>

<net id="1377"><net_src comp="1330" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1378"><net_src comp="667" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1379"><net_src comp="1364" pin="3"/><net_sink comp="1372" pin=2"/></net>

<net id="1385"><net_src comp="1320" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1386"><net_src comp="1290" pin="2"/><net_sink comp="1380" pin=1"/></net>

<net id="1387"><net_src comp="679" pin="1"/><net_sink comp="1380" pin=2"/></net>

<net id="1393"><net_src comp="1325" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="679" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1395"><net_src comp="1380" pin="3"/><net_sink comp="1388" pin=2"/></net>

<net id="1401"><net_src comp="1325" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1402"><net_src comp="1290" pin="2"/><net_sink comp="1396" pin=1"/></net>

<net id="1403"><net_src comp="691" pin="1"/><net_sink comp="1396" pin=2"/></net>

<net id="1413"><net_src comp="607" pin="1"/><net_sink comp="1408" pin=1"/></net>

<net id="1419"><net_src comp="1404" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1420"><net_src comp="607" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1421"><net_src comp="1408" pin="3"/><net_sink comp="1414" pin=2"/></net>

<net id="1427"><net_src comp="607" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1428"><net_src comp="1414" pin="3"/><net_sink comp="1422" pin=2"/></net>

<net id="1434"><net_src comp="619" pin="1"/><net_sink comp="1429" pin=2"/></net>

<net id="1440"><net_src comp="1404" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1441"><net_src comp="619" pin="1"/><net_sink comp="1435" pin=1"/></net>

<net id="1442"><net_src comp="1429" pin="3"/><net_sink comp="1435" pin=2"/></net>

<net id="1448"><net_src comp="619" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="1449"><net_src comp="1435" pin="3"/><net_sink comp="1443" pin=2"/></net>

<net id="1455"><net_src comp="631" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1461"><net_src comp="1404" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="1450" pin="3"/><net_sink comp="1456" pin=1"/></net>

<net id="1463"><net_src comp="631" pin="1"/><net_sink comp="1456" pin=2"/></net>

<net id="1469"><net_src comp="631" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1470"><net_src comp="1456" pin="3"/><net_sink comp="1464" pin=2"/></net>

<net id="1476"><net_src comp="655" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="1482"><net_src comp="655" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="1483"><net_src comp="1471" pin="3"/><net_sink comp="1477" pin=2"/></net>

<net id="1489"><net_src comp="1477" pin="3"/><net_sink comp="1484" pin=1"/></net>

<net id="1490"><net_src comp="655" pin="1"/><net_sink comp="1484" pin=2"/></net>

<net id="1494"><net_src comp="1491" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1500"><net_src comp="134" pin="0"/><net_sink comp="1495" pin=0"/></net>

<net id="1501"><net_src comp="130" pin="0"/><net_sink comp="1495" pin=2"/></net>

<net id="1509"><net_src comp="136" pin="0"/><net_sink comp="1505" pin=0"/></net>

<net id="1510"><net_src comp="1502" pin="1"/><net_sink comp="1505" pin=1"/></net>

<net id="1517"><net_src comp="126" pin="0"/><net_sink comp="1511" pin=0"/></net>

<net id="1518"><net_src comp="128" pin="0"/><net_sink comp="1511" pin=2"/></net>

<net id="1519"><net_src comp="130" pin="0"/><net_sink comp="1511" pin=3"/></net>

<net id="1523"><net_src comp="1511" pin="4"/><net_sink comp="1520" pin=0"/></net>

<net id="1529"><net_src comp="1495" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1530"><net_src comp="1505" pin="2"/><net_sink comp="1524" pin=1"/></net>

<net id="1531"><net_src comp="1520" pin="1"/><net_sink comp="1524" pin=2"/></net>

<net id="1535"><net_src comp="1524" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1540"><net_src comp="1532" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1541"><net_src comp="138" pin="0"/><net_sink comp="1536" pin=1"/></net>

<net id="1545"><net_src comp="1536" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1550"><net_src comp="1547" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1555"><net_src comp="80" pin="0"/><net_sink comp="1551" pin=0"/></net>

<net id="1556"><net_src comp="214" pin="2"/><net_sink comp="1551" pin=1"/></net>

<net id="1560"><net_src comp="142" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1566"><net_src comp="146" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1572"><net_src comp="150" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1574"><net_src comp="1569" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1578"><net_src comp="154" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1584"><net_src comp="158" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1586"><net_src comp="1581" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1590"><net_src comp="162" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1596"><net_src comp="166" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1602"><net_src comp="170" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1608"><net_src comp="719" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1613"><net_src comp="722" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1618"><net_src comp="725" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1623"><net_src comp="728" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1628"><net_src comp="731" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1633"><net_src comp="734" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1638"><net_src comp="737" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1643"><net_src comp="740" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1648"><net_src comp="743" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1650"><net_src comp="1645" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1651"><net_src comp="1645" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1652"><net_src comp="1645" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1659"><net_src comp="753" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1667"><net_src comp="772" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1672"><net_src comp="782" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1674"><net_src comp="1669" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1678"><net_src comp="794" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1686"><net_src comp="812" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1691"><net_src comp="818" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1693"><net_src comp="1688" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1694"><net_src comp="1688" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1695"><net_src comp="1688" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1696"><net_src comp="1688" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1697"><net_src comp="1688" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1698"><net_src comp="1688" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1702"><net_src comp="221" pin="3"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1707"><net_src comp="233" pin="3"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1712"><net_src comp="886" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1714"><net_src comp="1709" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1718"><net_src comp="228" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1723"><net_src comp="240" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1728"><net_src comp="892" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1733"><net_src comp="895" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1013" pin=2"/></net>

<net id="1735"><net_src comp="1730" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1736"><net_src comp="1730" pin="1"/><net_sink comp="1055" pin=2"/></net>

<net id="1737"><net_src comp="1730" pin="1"/><net_sink comp="1076" pin=2"/></net>

<net id="1741"><net_src comp="900" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1743"><net_src comp="1738" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1747"><net_src comp="905" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1752"><net_src comp="910" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1754"><net_src comp="1749" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1758"><net_src comp="920" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1763"><net_src comp="935" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1768"><net_src comp="947" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1770"><net_src comp="1765" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1771"><net_src comp="1765" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1772"><net_src comp="1765" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1776"><net_src comp="961" pin="3"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1781"><net_src comp="977" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1786"><net_src comp="993" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1791"><net_src comp="1001" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1796"><net_src comp="1027" pin="3"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1801"><net_src comp="1048" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1806"><net_src comp="1069" pin="3"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1811"><net_src comp="1089" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1816"><net_src comp="1105" pin="1"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1824"><net_src comp="1115" pin="2"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="1829"><net_src comp="1125" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1838"><net_src comp="1183" pin="2"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="1843"><net_src comp="1189" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1845"><net_src comp="1840" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1846"><net_src comp="1840" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1847"><net_src comp="1840" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1848"><net_src comp="1840" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1849"><net_src comp="1840" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1850"><net_src comp="1840" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1854"><net_src comp="256" pin="3"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1859"><net_src comp="263" pin="3"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1864"><net_src comp="1257" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1866"><net_src comp="1861" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1867"><net_src comp="1861" pin="1"/><net_sink comp="1495" pin=1"/></net>

<net id="1868"><net_src comp="1861" pin="1"/><net_sink comp="1511" pin=1"/></net>

<net id="1872"><net_src comp="1263" pin="2"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1877"><net_src comp="1273" pin="4"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1882"><net_src comp="1283" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1887"><net_src comp="251" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1892"><net_src comp="270" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1897"><net_src comp="1287" pin="1"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1902"><net_src comp="1290" pin="2"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1408" pin=2"/></net>

<net id="1904"><net_src comp="1899" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1905"><net_src comp="1899" pin="1"/><net_sink comp="1450" pin=2"/></net>

<net id="1906"><net_src comp="1899" pin="1"/><net_sink comp="1471" pin=2"/></net>

<net id="1910"><net_src comp="1295" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1912"><net_src comp="1907" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1916"><net_src comp="1300" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1921"><net_src comp="1305" pin="2"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1923"><net_src comp="1918" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1927"><net_src comp="1315" pin="2"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1932"><net_src comp="1330" pin="2"/><net_sink comp="1929" pin=0"/></net>

<net id="1933"><net_src comp="1929" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1937"><net_src comp="1342" pin="2"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1939"><net_src comp="1934" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1940"><net_src comp="1934" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1941"><net_src comp="1934" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1945"><net_src comp="1356" pin="3"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1950"><net_src comp="1372" pin="3"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="1955"><net_src comp="1388" pin="3"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="1960"><net_src comp="1396" pin="3"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="1965"><net_src comp="1422" pin="3"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1970"><net_src comp="1443" pin="3"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1975"><net_src comp="1464" pin="3"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="1980"><net_src comp="1484" pin="3"/><net_sink comp="1977" pin=0"/></net>

<net id="1981"><net_src comp="1977" pin="1"/><net_sink comp="659" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sc_FIFO_DCT_mB | {22 }
	Port: sc_FIFO_DCT_mC | {22 }
	Port: sc_FIFO_DCT_exec_cnt | {4 }
	Port: s_working | {3 23 }
	Port: s_DCT | {23 24 }
 - Input state : 
	Port: sc_FIFO_DCT::DCT : sc_FIFO_DCT_mA | {6 7 }
	Port: sc_FIFO_DCT::DCT : sc_FIFO_DCT_exec_cnt | {4 }
	Port: sc_FIFO_DCT::DCT : s_buffered | {3 }
	Port: sc_FIFO_DCT::DCT : s_done | {24 }
	Port: sc_FIFO_DCT::DCT : b_a | {6 7 }
	Port: sc_FIFO_DCT::DCT : b | {15 16 }
  - Chain level:
	State 1
		empty : 1
		empty_9 : 1
	State 2
	State 3
	State 4
		i0_cast : 1
		exitcond1 : 1
		i0_1 : 1
		StgValue_81 : 2
		StgValue_87 : 1
	State 5
		exitcond2 : 1
		i1_2 : 1
		StgValue_100 : 2
		tmp_21 : 1
		tmp_2 : 2
		tmp_1 : 1
	State 6
		i2_cast : 1
		exitcond4 : 1
		i2_1 : 1
		StgValue_122 : 2
		tmp_23 : 1
		tmp_5 : 2
		tmp_6 : 3
		tmp_6_cast : 4
		b_a_addr : 5
		b_a_load : 6
		tmp_7 : 2
		tmp_7_cast : 3
		sc_FIFO_DCT_mA_addr : 4
		sc_FIFO_DCT_mA_load : 5
		tmp15 : 1
		tmp16 : 1
		tmp17 : 2
		tmp18 : 1
		tmp19 : 1
		tmp20 : 2
		s_0 : 3
	State 7
	State 8
		s_0_5 : 1
	State 9
	State 10
	State 11
		or_cond : 1
		or_cond1 : 1
		or_cond3 : 1
		newSel9 : 1
		s_7_5 : 1
		newSel8 : 1
		s_7_9 : 1
		s_7_28 : 1
		s_7_29 : 2
		s_7_30 : 1
	State 12
		newSel1 : 1
		s_7 : 2
		newSel4 : 1
		s_7_1 : 2
		newSel7 : 1
		s_7_3_14 : 2
		newSel5 : 1
		s_7_7 : 2
	State 13
		tmp_3_cast : 1
		a_addr_1 : 2
		StgValue_182 : 3
	State 14
		i1_1_cast : 1
		exitcond3 : 1
		i1_3 : 1
		StgValue_198 : 2
		tmp_22 : 1
		tmp_4 : 2
		StgValue_205 : 1
		StgValue_206 : 1
		StgValue_207 : 1
		StgValue_208 : 1
		StgValue_209 : 1
		StgValue_210 : 1
		StgValue_211 : 1
		StgValue_212 : 1
	State 15
		i2_2_cast : 1
		exitcond5 : 1
		i2_3 : 1
		StgValue_227 : 2
		tmp_30 : 1
		tmp_9 : 2
		tmp_10 : 3
		tmp_10_cast : 4
		a_addr : 5
		a_load : 6
		tmp_11 : 2
		tmp_11_cast : 3
		b_addr : 4
		b_load : 5
		tmp21 : 1
		tmp22 : 1
		tmp23 : 2
		tmp24 : 1
		tmp25 : 1
		tmp26 : 2
		s_0_2_21 : 3
		p_neg : 4
		tmp_24 : 5
	State 16
	State 17
		s_0_6 : 1
	State 18
	State 19
	State 20
		or_cond4 : 1
		or_cond5 : 1
		or_cond7 : 1
		newSel16 : 1
		s_7_34 : 1
		newSel19 : 1
		s_7_36 : 1
		s_7_37 : 1
		s_7_38 : 2
		s_7_39 : 1
	State 21
		newSel11 : 1
		s_7_16 : 2
		newSel13 : 1
		s_7_17 : 2
		newSel15 : 1
		s_7_33 : 2
		newSel18 : 1
		s_7_35 : 2
	State 22
		sc_FIFO_DCT_mB_addr : 1
		StgValue_290 : 2
		p_neg_t : 1
		p_lshr_f_cast : 1
		tmp_13 : 2
		tmp_13_cast : 3
		tmp_15 : 4
		tmp_15_cast : 5
		sc_FIFO_DCT_mC_addr : 1
		StgValue_302 : 6
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |           newSel9_fu_953           |    0    |    0    |    32   |
|          |            s_7_5_fu_961            |    0    |    0    |    32   |
|          |           newSel8_fu_969           |    0    |    0    |    32   |
|          |            s_7_9_fu_977            |    0    |    0    |    32   |
|          |            s_7_28_fu_985           |    0    |    0    |    32   |
|          |            s_7_29_fu_993           |    0    |    0    |    32   |
|          |           s_7_30_fu_1001           |    0    |    0    |    32   |
|          |           newSel_fu_1013           |    0    |    0    |    32   |
|          |           newSel1_fu_1019          |    0    |    0    |    32   |
|          |             s_7_fu_1027            |    0    |    0    |    32   |
|          |           newSel3_fu_1034          |    0    |    0    |    32   |
|          |           newSel4_fu_1040          |    0    |    0    |    32   |
|          |            s_7_1_fu_1048           |    0    |    0    |    32   |
|          |           newSel6_fu_1055          |    0    |    0    |    32   |
|          |           newSel7_fu_1061          |    0    |    0    |    32   |
|          |          s_7_3_14_fu_1069          |    0    |    0    |    32   |
|          |           newSel2_fu_1076          |    0    |    0    |    32   |
|          |           newSel5_fu_1082          |    0    |    0    |    32   |
|          |            s_7_7_fu_1089           |    0    |    0    |    32   |
|  select  |          newSel16_fu_1348          |    0    |    0    |    32   |
|          |           s_7_34_fu_1356           |    0    |    0    |    32   |
|          |          newSel19_fu_1364          |    0    |    0    |    32   |
|          |           s_7_36_fu_1372           |    0    |    0    |    32   |
|          |           s_7_37_fu_1380           |    0    |    0    |    32   |
|          |           s_7_38_fu_1388           |    0    |    0    |    32   |
|          |           s_7_39_fu_1396           |    0    |    0    |    32   |
|          |          newSel10_fu_1408          |    0    |    0    |    32   |
|          |          newSel11_fu_1414          |    0    |    0    |    32   |
|          |           s_7_16_fu_1422           |    0    |    0    |    32   |
|          |          newSel12_fu_1429          |    0    |    0    |    32   |
|          |          newSel13_fu_1435          |    0    |    0    |    32   |
|          |           s_7_17_fu_1443           |    0    |    0    |    32   |
|          |          newSel14_fu_1450          |    0    |    0    |    32   |
|          |          newSel15_fu_1456          |    0    |    0    |    32   |
|          |           s_7_33_fu_1464           |    0    |    0    |    32   |
|          |          newSel17_fu_1471          |    0    |    0    |    32   |
|          |          newSel18_fu_1477          |    0    |    0    |    32   |
|          |           s_7_35_fu_1484           |    0    |    0    |    32   |
|          |           tmp_13_fu_1524           |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|          |             i0_1_fu_753            |    0    |    0    |    4    |
|          |            tmp_s_fu_759            |    0    |    0    |    32   |
|          |             i1_2_fu_772            |    0    |    0    |    4    |
|          |             i2_1_fu_812            |    0    |    0    |    4    |
|          |            tmp_6_fu_830            |    0    |    0    |    6    |
|          |            tmp_7_fu_840            |    0    |    0    |    6    |
|          |            tmp15_fu_850            |    0    |    0    |    32   |
|          |            tmp16_fu_856            |    0    |    0    |    32   |
|          |            tmp17_fu_862            |    0    |    0    |    16   |
|          |            tmp18_fu_868            |    0    |    0    |    16   |
|          |            tmp19_fu_874            |    0    |    0    |    32   |
|          |            tmp20_fu_880            |    0    |    0    |    16   |
|          |             s_0_fu_886             |    0    |    0    |    16   |
|    add   |            tmp_3_fu_1096           |    0    |    0    |    6    |
|          |            i1_3_fu_1115            |    0    |    0    |    4    |
|          |            i2_3_fu_1183            |    0    |    0    |    4    |
|          |           tmp_10_fu_1201           |    0    |    0    |    6    |
|          |           tmp_11_fu_1211           |    0    |    0    |    6    |
|          |            tmp21_fu_1221           |    0    |    0    |    32   |
|          |            tmp22_fu_1227           |    0    |    0    |    32   |
|          |            tmp23_fu_1233           |    0    |    0    |    16   |
|          |            tmp24_fu_1239           |    0    |    0    |    16   |
|          |            tmp25_fu_1245           |    0    |    0    |    32   |
|          |            tmp26_fu_1251           |    0    |    0    |    16   |
|          |          s_0_2_21_fu_1257          |    0    |    0    |    16   |
|          |            tmp_8_fu_1263           |    0    |    0    |    6    |
|          |           tmp_16_fu_1283           |    0    |    0    |    6    |
|          |           tmp_15_fu_1536           |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |            p_neg_fu_1267           |    0    |    0    |    32   |
|          |           p_neg_t_fu_1505          |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|          |          exitcond1_fu_747          |    0    |    0    |    2    |
|          |          exitcond2_fu_766          |    0    |    0    |    2    |
|          |          exitcond4_fu_806          |    0    |    0    |    2    |
|          |           sel_tmp_fu_900           |    0    |    0    |    2    |
|          |           sel_tmp2_fu_905          |    0    |    0    |    2    |
|          |           sel_tmp4_fu_910          |    0    |    0    |    2    |
|          |           sel_tmp6_fu_915          |    0    |    0    |    2    |
|          |           sel_tmp8_fu_920          |    0    |    0    |    2    |
|          |           sel_tmp1_fu_925          |    0    |    0    |    2    |
|   icmp   |           sel_tmp3_fu_930          |    0    |    0    |    2    |
|          |          exitcond3_fu_1109         |    0    |    0    |    2    |
|          |          exitcond5_fu_1177         |    0    |    0    |    2    |
|          |          sel_tmp7_fu_1295          |    0    |    0    |    2    |
|          |          sel_tmp9_fu_1300          |    0    |    0    |    2    |
|          |          sel_tmp5_fu_1305          |    0    |    0    |    2    |
|          |          sel_tmp10_fu_1310         |    0    |    0    |    2    |
|          |          sel_tmp11_fu_1315         |    0    |    0    |    2    |
|          |          sel_tmp12_fu_1320         |    0    |    0    |    2    |
|          |          sel_tmp13_fu_1325         |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           or_cond_fu_935           |    0    |    0    |    1    |
|          |           or_cond1_fu_941          |    0    |    0    |    1    |
|          |           or_cond3_fu_947          |    0    |    0    |    1    |
|    or    |          or_cond2_fu_1009          |    0    |    0    |    1    |
|          |          or_cond4_fu_1330          |    0    |    0    |    1    |
|          |          or_cond5_fu_1336          |    0    |    0    |    1    |
|          |          or_cond7_fu_1342          |    0    |    0    |    1    |
|          |          or_cond6_fu_1404          |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             grp_fu_895             |    2    |    0    |    0    |
|          |             grp_fu_1290            |    2    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           tmp_read_fu_178          |    0    |    0    |    0    |
|   read   | sc_FIFO_DCT_exec_cnt_1_read_fu_192 |    0    |    0    |    0    |
|          |         tmp_14_read_fu_214         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          grp_write_fu_184          |    0    |    0    |    0    |
|   write  |      StgValue_87_write_fu_198      |    0    |    0    |    0    |
|          |          grp_write_fu_205          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   poll   |         StgValue_65_fu_713         |    0    |    0    |    0    |
|          |        StgValue_310_fu_1551        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           i0_cast_fu_743           |    0    |    0    |    0    |
|          |           i2_cast_fu_802           |    0    |    0    |    0    |
|          |          tmp_6_cast_fu_835         |    0    |    0    |    0    |
|          |          tmp_7_cast_fu_845         |    0    |    0    |    0    |
|          |         tmp_3_cast_fu_1100         |    0    |    0    |    0    |
|          |          i1_1_cast_fu_1105         |    0    |    0    |    0    |
|   zext   |          i2_2_cast_fu_1173         |    0    |    0    |    0    |
|          |         tmp_10_cast_fu_1206        |    0    |    0    |    0    |
|          |         tmp_11_cast_fu_1216        |    0    |    0    |    0    |
|          |         tmp_8_cast_fu_1491         |    0    |    0    |    0    |
|          |         p_lshr_cast_fu_1502        |    0    |    0    |    0    |
|          |        p_lshr_f_cast_fu_1520       |    0    |    0    |    0    |
|          |         tmp_16_cast_fu_1547        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_21_fu_778           |    0    |    0    |    0    |
|          |            tmp_20_fu_790           |    0    |    0    |    0    |
|   trunc  |            tmp_23_fu_818           |    0    |    0    |    0    |
|          |           tmp_22_fu_1121           |    0    |    0    |    0    |
|          |           tmp_30_fu_1189           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_2_fu_782            |    0    |    0    |    0    |
|          |            tmp_1_fu_794            |    0    |    0    |    0    |
|bitconcatenate|            tmp_5_fu_822            |    0    |    0    |    0    |
|          |            tmp_4_fu_1125           |    0    |    0    |    0    |
|          |            tmp_9_fu_1193           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        b_a_load_cast_fu_892        |    0    |    0    |    0    |
|   sext   |         b_load_cast_fu_1287        |    0    |    0    |    0    |
|          |         tmp_13_cast_fu_1532        |    0    |    0    |    0    |
|          |         tmp_15_cast_fu_1542        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|           tmp_24_fu_1273           |    0    |    0    |    0    |
|          |           tmp_25_fu_1511           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|           tmp_29_fu_1495           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    4    |    0    |   1749  |
|----------|------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  a |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       a_addr_reg_1851      |    6   |
|       a_load_reg_1884      |   32   |
|      b_a_addr_reg_1699     |    6   |
|   b_a_load_cast_reg_1725   |   32   |
|      b_a_load_reg_1715     |    8   |
|       b_addr_reg_1856      |    6   |
|    b_load_cast_reg_1894    |   32   |
|       b_load_reg_1889      |    8   |
|        i0_1_reg_1656       |    4   |
|      i0_cast_reg_1645      |    6   |
|         i0_reg_299         |    4   |
|     i1_1_cast_reg_1813     |    6   |
|        i1_1_reg_596        |    4   |
|        i1_2_reg_1664       |    4   |
|        i1_3_reg_1821       |    4   |
|         i1_reg_391         |    4   |
|        i2_1_reg_1683       |    4   |
|        i2_2_reg_702        |    4   |
|        i2_3_reg_1835       |    4   |
|         i2_reg_497         |    4   |
|      or_cond3_reg_1765     |    1   |
|      or_cond4_reg_1929     |    1   |
|      or_cond7_reg_1934     |    1   |
|      or_cond_reg_1760      |    1   |
|     s_0_1_load_reg_1605    |   32   |
|       s_0_1_reg_1557       |   32   |
|      s_0_2_21_reg_1861     |   32   |
|        s_0_2_reg_381       |   32   |
|      s_0_5_17_reg_585      |   32   |
|       s_0_5_reg_1730       |   32   |
|       s_0_6_reg_1899       |   32   |
|        s_0_reg_1709        |   32   |
|        s_1_2_reg_371       |   32   |
|        s_1_5_reg_574       |   32   |
|        s_2_2_reg_361       |   32   |
|        s_2_5_reg_563       |   32   |
|        s_3_2_reg_351       |   32   |
|        s_3_5_reg_552       |   32   |
|        s_4_2_reg_341       |   32   |
|        s_4_5_reg_541       |   32   |
|        s_5_2_reg_331       |   32   |
|        s_5_5_reg_530       |   32   |
|        s_6_2_reg_321       |   32   |
|        s_6_3_reg_414       |   32   |
|        s_6_5_reg_519       |   32   |
|        s_6_6_reg_619       |   32   |
|       s_7_10_reg_486       |   32   |
|       s_7_11_reg_643       |   32   |
|       s_7_12_reg_655       |   32   |
|       s_7_13_reg_667       |   32   |
|       s_7_14_reg_679       |   32   |
|       s_7_15_reg_691       |   32   |
|       s_7_16_reg_1962      |   32   |
|       s_7_17_reg_1967      |   32   |
|    s_7_19_load_reg_1610    |   32   |
|       s_7_19_reg_1563      |   32   |
|       s_7_1_reg_1798       |   32   |
|    s_7_20_load_reg_1615    |   32   |
|       s_7_20_reg_1569      |   32   |
|    s_7_21_load_reg_1620    |   32   |
|       s_7_21_reg_1575      |   32   |
|    s_7_22_load_reg_1625    |   32   |
|       s_7_22_reg_1581      |   32   |
|    s_7_23_load_reg_1630    |   32   |
|       s_7_23_reg_1587      |   32   |
|    s_7_24_load_reg_1635    |   32   |
|       s_7_24_reg_1593      |   32   |
|    s_7_25_load_reg_1640    |   32   |
|       s_7_25_reg_1599      |   32   |
|       s_7_27_reg_474       |   32   |
|       s_7_29_reg_1783      |   32   |
|      s_7_2_12_reg_426      |   32   |
|        s_7_2_reg_311       |   32   |
|       s_7_30_reg_1788      |   32   |
|       s_7_32_reg_631       |   32   |
|       s_7_33_reg_1972      |   32   |
|       s_7_34_reg_1942      |   32   |
|       s_7_35_reg_1977      |   32   |
|       s_7_36_reg_1947      |   32   |
|       s_7_38_reg_1952      |   32   |
|       s_7_39_reg_1957      |   32   |
|      s_7_3_14_reg_1803     |   32   |
|        s_7_3_reg_402       |   32   |
|        s_7_4_reg_438       |   32   |
|      s_7_5_16_reg_508      |   32   |
|       s_7_5_reg_1773       |   32   |
|      s_7_6_19_reg_607      |   32   |
|        s_7_6_reg_450       |   32   |
|       s_7_7_reg_1808       |   32   |
|        s_7_8_reg_462       |   32   |
|       s_7_9_reg_1778       |   32   |
|        s_7_reg_1793        |   32   |
|sc_FIFO_DCT_mA_addr_reg_1704|    6   |
|sc_FIFO_DCT_mA_load_reg_1720|   32   |
|     sel_tmp11_reg_1924     |    1   |
|      sel_tmp2_reg_1744     |    1   |
|      sel_tmp4_reg_1749     |    1   |
|      sel_tmp5_reg_1918     |    1   |
|      sel_tmp7_reg_1907     |    1   |
|      sel_tmp8_reg_1755     |    1   |
|      sel_tmp9_reg_1913     |    1   |
|      sel_tmp_reg_1738      |    1   |
|       tmp_16_reg_1879      |    6   |
|       tmp_1_reg_1675       |    6   |
|       tmp_23_reg_1688      |    3   |
|       tmp_24_reg_1874      |   13   |
|       tmp_2_reg_1669       |    6   |
|       tmp_30_reg_1840      |    3   |
|       tmp_4_reg_1826       |    6   |
|       tmp_8_reg_1869       |    6   |
+----------------------------+--------+
|            Total           |  2457  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_184 |  p2  |   2  |   1  |    2   |
|  grp_write_fu_205 |  p2  |   2  |   1  |    2   |
| grp_access_fu_228 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_240 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_251 |  p0  |   3  |   6  |   18   ||    6    |
| grp_access_fu_270 |  p0  |   2  |   6  |   12   ||    6    |
|     i0_reg_299    |  p0  |   2  |   4  |    8   ||    4    |
|     grp_fu_895    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1290    |  p1  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  14.139 ||    44   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |  1749  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   44   |
|  Register |    -   |    -   |    -   |  2457  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   14   |  2457  |  1793  |
+-----------+--------+--------+--------+--------+--------+
