* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Aug 18 2020 14:56:15

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CT256

Design statistics:
------------------
    FFs:                  265
    LUTs:                 1233
    RAMs:                 0
    IOBs:                 6
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1235/7680
        Combinational Logic Cells: 970      out of   7680      12.6302%
        Sequential Logic Cells:    265      out of   7680      3.45052%
        Logic Tiles:               192      out of   960       20%
    Registers: 
        Logic Registers:           265      out of   7680      3.45052%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   206       0.970874%
        Output Pins:               4        out of   206       1.94175%
        InOut Pins:                0        out of   206       0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   52        0%
    Bank 1: 0        out of   52        0%
    Bank 0: 3        out of   52        5.76923%
    Bank 2: 3        out of   50        6%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    R9          Input      SB_LVCMOS    No       2        Simple Input   CLK     
    T15         Input      SB_LVCMOS    No       2        Simple Input   RX      

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B4          Output     SB_LVCMOS    No       0        Simple Output  GPIO9   
    C3          Output     SB_LVCMOS    No       0        Simple Output  GPIO3   
    D4          Output     SB_LVCMOS    No       0        Simple Output  GPIO11  
    T13         Output     SB_LVCMOS    No       2        Simple Output  TX      

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name      
    -------------  -------  ---------  ------  -----------      
    6              2        IO         244     CLK_0_c_g        
    3              3                   30      testState_i_g_2  


Router Summary:
---------------
    Status:  Successful
    Runtime: 20 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     9363 out of 146184      6.40494%
                          Span 4     3175 out of  29696      10.6917%
                         Span 12      343 out of   5632      6.0902%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect      348 out of   6720      5.17857%

