easy_uvm

The purpose of this project is use UVM rapid start.
These codes are available for Modelsim ASE.
If you want to use this project, you clone this prpject and edit "reg.tcl" first line.

example 
set UVM_PATH C:\altera\14.0\modelsim_ase\verilog_src\uvm-1.2


Second, start modelsim ASE and input this sentence in terminal.
>>>source reg.tcl

You can run register test.

Part of code including description of the book "UVM PRIMER".
These codes are licensed under Apache License.
   Copyright 2013 Ray Salemi

   Licensed under the Apache License, Version 2.0 (the "License");

========
