#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul  9 00:09:45 2023
# Process ID: 18156
# Current directory: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/EntryConv/xsim_script.tcl}
# Log file: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/xsim.log
# Journal file: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/xsim.jou
# Running On: gandalfvoid, OS: Linux, CPU Frequency: 3265.256 MHz, CPU Physical cores: 16, Host memory: 16108 MB
#-----------------------------------------------------------
source xsim.dir/EntryConv/xsim_script.tcl
# xsim {EntryConv} -view {{EntryConv_dataflow_ana.wcfg}} -tclbatch {EntryConv.tcl} -protoinst {EntryConv.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file EntryConv.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_EntryConv_top/AESL_inst_EntryConv//AESL_inst_EntryConv_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_EntryConv_top/AESL_inst_EntryConv/grp_EntryConv_Pipeline_OL_fu_134/grp_EntryConv_Pipeline_OL_fu_134_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_EntryConv_top/AESL_inst_EntryConv/grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121/grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121_activity
Time resolution is 1 ps
open_wave_config EntryConv_dataflow_ana.wcfg
source EntryConv.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set X__W__Z_group [add_wave_group X__W__Z(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $X__W__Z_group]
## set wdata_group [add_wave_group "Write Channel" -into $X__W__Z_group]
## set ctrl_group [add_wave_group "Handshakes" -into $X__W__Z_group]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set X__W__Z__return_group [add_wave_group X__W__Z__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/interrupt -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BRESP -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RRESP -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RDATA -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARADDR -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WSTRB -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WDATA -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWADDR -into $X__W__Z__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_done -into $blocksiggroup
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_idle -into $blocksiggroup
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_ready -into $blocksiggroup
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_EntryConv_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_EntryConv_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_EntryConv_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_EntryConv_top/LENGTH_W -into $tb_portdepth_group -radix hex
## add_wave /apatb_EntryConv_top/LENGTH_X -into $tb_portdepth_group -radix hex
## add_wave /apatb_EntryConv_top/LENGTH_Z -into $tb_portdepth_group -radix hex
## add_wave /apatb_EntryConv_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_X__W__Z_group [add_wave_group X__W__Z(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_X__W__Z_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_X__W__Z_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_X__W__Z_group]
## add_wave /apatb_EntryConv_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_X__W__Z__return_group [add_wave_group X__W__Z__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_EntryConv_top/control_INTERRUPT -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_BRESP -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_BREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_BVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_RRESP -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_RDATA -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_RREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_RVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_ARREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_ARVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_ARADDR -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_WSTRB -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_WDATA -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_WREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_WVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_AWREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_AWVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_AWADDR -into $tb_X__W__Z__return_group -radix hex
## save_wave_config EntryConv.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [0.00%] @ "2495000"
// RTL Simulation : 2 / 10 [0.00%] @ "4645000"
// RTL Simulation : 3 / 10 [0.00%] @ "6795000"
// RTL Simulation : 4 / 10 [0.00%] @ "8945000"
// RTL Simulation : 5 / 10 [0.00%] @ "11095000"
// RTL Simulation : 6 / 10 [0.00%] @ "13245000"
// RTL Simulation : 7 / 10 [0.00%] @ "15395000"
// RTL Simulation : 8 / 10 [0.00%] @ "17545000"
// RTL Simulation : 9 / 10 [0.00%] @ "19695000"
// RTL Simulation : 10 / 10 [100.00%] @ "21845000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21905 ns : File "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv.autotb.v" Line 435
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jul  9 00:09:50 2023...
