Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 30 11:26:39 2025
| Host         : DESKTOP-HQCDAV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -pb uart_loopback_timing_summary_routed.pb -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.547        0.000                      0                   60        0.123        0.000                      0                   60        9.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.547        0.000                      0                   60        0.123        0.000                      0                   60        9.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.547ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.800ns (24.808%)  route 2.425ns (75.192%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.348     5.139 f  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=9, routed)           1.002     6.140    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.242     6.382 f  UART_RX_INST/r_Clock_Count[8]_i_7/O
                         net (fo=1, routed)           0.541     6.924    UART_RX_INST/r_Clock_Count[8]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.105     7.029 r  UART_RX_INST/r_Clock_Count[8]_i_4/O
                         net (fo=8, routed)           0.882     7.910    UART_RX_INST/r_Clock_Count[8]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.105     8.015 r  UART_RX_INST/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.015    UART_RX_INST/p_1_in[4]
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.316    24.358    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/C
                         clock pessimism              0.166    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.074    24.562    UART_RX_INST/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.562    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 16.547    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.800ns (24.916%)  route 2.411ns (75.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.348     5.139 f  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=9, routed)           1.002     6.140    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.242     6.382 f  UART_RX_INST/r_Clock_Count[8]_i_7/O
                         net (fo=1, routed)           0.541     6.924    UART_RX_INST/r_Clock_Count[8]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.105     7.029 r  UART_RX_INST/r_Clock_Count[8]_i_4/O
                         net (fo=8, routed)           0.868     7.896    UART_RX_INST/r_Clock_Count[8]_i_4_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     8.001 r  UART_RX_INST/r_Clock_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.001    UART_RX_INST/p_1_in[3]
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.316    24.358    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[3]/C
                         clock pessimism              0.166    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.074    24.562    UART_RX_INST/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.562    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.881ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.748ns (23.625%)  route 2.418ns (76.375%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.426     4.627    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.433     5.060 r  UART_RX_INST/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.917     5.977    UART_RX_INST/r_Clock_Count_reg_n_0_[5]
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.105     6.082 f  UART_RX_INST/r_SM_Main[1]_i_3/O
                         net (fo=5, routed)           0.681     6.763    UART_RX_INST/r_SM_Main[1]_i_3_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.105     6.868 r  UART_RX_INST/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.820     7.688    UART_RX_INST/r_Clock_Count[8]_i_5_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.105     7.793 r  UART_RX_INST/r_Clock_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.793    UART_RX_INST/p_1_in[1]
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[1]/C
                         clock pessimism              0.166    24.680    
                         clock uncertainty           -0.035    24.644    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.030    24.674    UART_RX_INST/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.674    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                 16.881    

Slack (MET) :             16.903ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.800ns (27.903%)  route 2.067ns (72.097%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.348     5.139 f  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=9, routed)           1.002     6.140    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.242     6.382 f  UART_RX_INST/r_Clock_Count[8]_i_7/O
                         net (fo=1, routed)           0.541     6.924    UART_RX_INST/r_Clock_Count[8]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.105     7.029 r  UART_RX_INST/r_Clock_Count[8]_i_4/O
                         net (fo=8, routed)           0.524     7.553    UART_RX_INST/r_Clock_Count[8]_i_4_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     7.658 r  UART_RX_INST/r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.658    UART_RX_INST/p_1_in[5]
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.316    24.358    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[5]/C
                         clock pessimism              0.166    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.072    24.560    UART_RX_INST/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.560    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 16.903    

Slack (MET) :             16.910ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.758ns (23.865%)  route 2.418ns (76.135%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.426     4.627    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.433     5.060 r  UART_RX_INST/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.917     5.977    UART_RX_INST/r_Clock_Count_reg_n_0_[5]
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.105     6.082 f  UART_RX_INST/r_SM_Main[1]_i_3/O
                         net (fo=5, routed)           0.681     6.763    UART_RX_INST/r_SM_Main[1]_i_3_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.105     6.868 r  UART_RX_INST/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.820     7.688    UART_RX_INST/r_Clock_Count[8]_i_5_n_0
    SLICE_X0Y100         LUT5 (Prop_lut5_I1_O)        0.115     7.803 r  UART_RX_INST/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.803    UART_RX_INST/p_1_in[2]
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
                         clock pessimism              0.166    24.680    
                         clock uncertainty           -0.035    24.644    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.069    24.713    UART_RX_INST/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.713    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 16.910    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.800ns (26.373%)  route 2.233ns (73.627%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.348     5.139 f  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=9, routed)           1.002     6.140    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.242     6.382 f  UART_RX_INST/r_Clock_Count[8]_i_7/O
                         net (fo=1, routed)           0.541     6.924    UART_RX_INST/r_Clock_Count[8]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.105     7.029 r  UART_RX_INST/r_Clock_Count[8]_i_4/O
                         net (fo=8, routed)           0.690     7.719    UART_RX_INST/r_Clock_Count[8]_i_4_n_0
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.105     7.824 r  UART_RX_INST/r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.824    UART_RX_INST/p_1_in[6]
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[6]/C
                         clock pessimism              0.253    24.767    
                         clock uncertainty           -0.035    24.731    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.030    24.761    UART_RX_INST/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 16.937    

Slack (MET) :             16.939ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.800ns (26.373%)  route 2.233ns (73.627%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.348     5.139 f  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=9, routed)           1.002     6.140    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.242     6.382 f  UART_RX_INST/r_Clock_Count[8]_i_7/O
                         net (fo=1, routed)           0.541     6.924    UART_RX_INST/r_Clock_Count[8]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.105     7.029 r  UART_RX_INST/r_Clock_Count[8]_i_4/O
                         net (fo=8, routed)           0.690     7.719    UART_RX_INST/r_Clock_Count[8]_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.824 r  UART_RX_INST/r_Clock_Count[8]_i_2/O
                         net (fo=1, routed)           0.000     7.824    UART_RX_INST/p_1_in[8]
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[8]/C
                         clock pessimism              0.253    24.767    
                         clock uncertainty           -0.035    24.731    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.032    24.763    UART_RX_INST/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         24.763    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 16.939    

Slack (MET) :             16.966ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.800ns (30.815%)  route 1.796ns (69.185%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.348     5.139 f  UART_RX_INST/r_Clock_Count_reg[7]/Q
                         net (fo=7, routed)           0.730     5.869    UART_RX_INST/r_Clock_Count_reg_n_0_[7]
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.242     6.111 f  UART_RX_INST/r_SM_Main[1]_i_3/O
                         net (fo=5, routed)           0.458     6.569    UART_RX_INST/r_SM_Main[1]_i_3_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.105     6.674 r  UART_RX_INST/r_Clock_Count[8]_i_3/O
                         net (fo=2, routed)           0.126     6.801    UART_RX_INST/r_Clock_Count[8]_i_3_n_0
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.105     6.906 r  UART_RX_INST/r_Clock_Count[8]_i_1/O
                         net (fo=9, routed)           0.481     7.387    UART_RX_INST/r_Clock_Count[8]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.316    24.358    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[3]/C
                         clock pessimism              0.166    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.136    24.352    UART_RX_INST/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.352    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 16.966    

Slack (MET) :             16.966ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.800ns (30.815%)  route 1.796ns (69.185%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.348     5.139 f  UART_RX_INST/r_Clock_Count_reg[7]/Q
                         net (fo=7, routed)           0.730     5.869    UART_RX_INST/r_Clock_Count_reg_n_0_[7]
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.242     6.111 f  UART_RX_INST/r_SM_Main[1]_i_3/O
                         net (fo=5, routed)           0.458     6.569    UART_RX_INST/r_SM_Main[1]_i_3_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.105     6.674 r  UART_RX_INST/r_Clock_Count[8]_i_3/O
                         net (fo=2, routed)           0.126     6.801    UART_RX_INST/r_Clock_Count[8]_i_3_n_0
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.105     6.906 r  UART_RX_INST/r_Clock_Count[8]_i_1/O
                         net (fo=9, routed)           0.481     7.387    UART_RX_INST/r_Clock_Count[8]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.316    24.358    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/C
                         clock pessimism              0.166    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.136    24.352    UART_RX_INST/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.352    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 16.966    

Slack (MET) :             16.966ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.800ns (30.815%)  route 1.796ns (69.185%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.348     5.139 f  UART_RX_INST/r_Clock_Count_reg[7]/Q
                         net (fo=7, routed)           0.730     5.869    UART_RX_INST/r_Clock_Count_reg_n_0_[7]
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.242     6.111 f  UART_RX_INST/r_SM_Main[1]_i_3/O
                         net (fo=5, routed)           0.458     6.569    UART_RX_INST/r_SM_Main[1]_i_3_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.105     6.674 r  UART_RX_INST/r_Clock_Count[8]_i_3/O
                         net (fo=2, routed)           0.126     6.801    UART_RX_INST/r_Clock_Count[8]_i_3_n_0
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.105     6.906 r  UART_RX_INST/r_Clock_Count[8]_i_1/O
                         net (fo=9, routed)           0.481     7.387    UART_RX_INST/r_Clock_Count[8]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.316    24.358    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[5]/C
                         clock pessimism              0.166    24.524    
                         clock uncertainty           -0.035    24.488    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.136    24.352    UART_RX_INST/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.352    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 16.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Rx_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.756%)  route 0.212ns (53.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.676     1.600    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  UART_RX_INST/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  UART_RX_INST/r_SM_Main_reg[0]/Q
                         net (fo=13, routed)          0.212     1.953    UART_RX_INST/r_SM_Main_reg_n_0_[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.045     1.998 r  UART_RX_INST/r_Rx_DV_i_1/O
                         net (fo=1, routed)           0.000     1.998    UART_RX_INST/r_Rx_DV_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  UART_RX_INST/r_Rx_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     2.034    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  UART_RX_INST/r_Rx_DV_reg/C
                         clock pessimism             -0.251     1.783    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091     1.874    UART_RX_INST/r_Rx_DV_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.608%)  route 0.204ns (47.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.676     1.600    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     1.728 r  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=9, routed)           0.204     1.932    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.099     2.031 r  UART_RX_INST/r_Clock_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.031    UART_RX_INST/p_1_in[3]
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     2.034    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[3]/C
                         clock pessimism             -0.251     1.783    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.904    UART_RX_INST/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.266%)  route 0.141ns (42.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.676     1.600    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  UART_RX_INST/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  UART_RX_INST/r_SM_Main_reg[0]/Q
                         net (fo=13, routed)          0.141     1.882    UART_RX_INST/r_SM_Main_reg_n_0_[0]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.048     1.930 r  UART_RX_INST/r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    UART_RX_INST/r_SM_Main[2]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  UART_RX_INST/r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.951     2.120    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  UART_RX_INST/r_SM_Main_reg[2]/C
                         clock pessimism             -0.508     1.613    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.131     1.744    UART_RX_INST/r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.874%)  route 0.141ns (43.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.676     1.600    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  UART_RX_INST/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  UART_RX_INST/r_SM_Main_reg[0]/Q
                         net (fo=13, routed)          0.141     1.882    UART_RX_INST/r_SM_Main_reg_n_0_[0]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.045     1.927 r  UART_RX_INST/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.927    UART_RX_INST/r_Bit_Index[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.951     2.120    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.508     1.613    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120     1.733    UART_RX_INST/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.692%)  route 0.071ns (22.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.676     1.600    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  UART_RX_INST/r_Rx_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     1.748 f  UART_RX_INST/r_Rx_Data_reg/Q
                         net (fo=4, routed)           0.071     1.818    UART_RX_INST/r_Rx_Data
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.098     1.916 r  UART_RX_INST/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    UART_RX_INST/r_SM_Main[1]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  UART_RX_INST/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.951     2.120    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  UART_RX_INST/r_SM_Main_reg[1]/C
                         clock pessimism             -0.521     1.600    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.720    UART_RX_INST/r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Rx_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.679%)  route 0.481ns (77.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.517    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  UART_RX_INST/r_Rx_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UART_RX_INST/r_Rx_Data_R_reg/Q
                         net (fo=1, routed)           0.481     2.139    UART_RX_INST/r_Rx_Data_R
    SLICE_X2Y100         FDRE                                         r  UART_RX_INST/r_Rx_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.951     2.120    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  UART_RX_INST/r_Rx_Data_reg/C
                         clock pessimism             -0.251     1.870    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.060     1.930    UART_RX_INST/r_Rx_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_Tx_DV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.740%)  route 0.174ns (55.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.517    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  UART_RX_INST/r_Rx_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UART_RX_INST/r_Rx_DV_reg/Q
                         net (fo=2, routed)           0.174     1.832    o_Rx_DV
    SLICE_X4Y99          FDCE                                         r  i_Tx_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.863     2.032    sys_clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  i_Tx_DV_reg/C
                         clock pessimism             -0.479     1.552    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.070     1.622    i_Tx_DV_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.523%)  route 0.078ns (25.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.517    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  UART_TX_INST/r_Bit_Index_reg[1]/Q
                         net (fo=3, routed)           0.078     1.723    UART_TX_INST/r_Bit_Index_reg_n_0_[1]
    SLICE_X3Y97          LUT6 (Prop_lut6_I3_O)        0.099     1.822 r  UART_TX_INST/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    UART_TX_INST/r_Bit_Index[2]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     2.034    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092     1.609    UART_TX_INST/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.853%)  route 0.141ns (43.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.676     1.600    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  UART_RX_INST/r_Clock_Count_reg[8]/Q
                         net (fo=6, routed)           0.141     1.882    UART_RX_INST/r_Clock_Count_reg_n_0_[8]
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.927 r  UART_RX_INST/r_Clock_Count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.927    UART_RX_INST/p_1_in[8]
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.951     2.120    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[8]/C
                         clock pessimism             -0.521     1.600    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.092     1.692    UART_RX_INST/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.514    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     1.678 f  UART_TX_INST/r_Clock_Count_reg[0]/Q
                         net (fo=7, routed)           0.148     1.826    UART_TX_INST/r_Clock_Count_reg_n_0_[0]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.045     1.871 r  UART_TX_INST/r_Clock_Count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    UART_TX_INST/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X6Y96          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     2.031    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121     1.635    UART_TX_INST/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y100   UART_RX_INST/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y100   UART_RX_INST/r_Clock_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y100   UART_RX_INST/r_Clock_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y99    UART_RX_INST/r_Clock_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y99    UART_RX_INST/r_Clock_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y99    UART_RX_INST/r_Clock_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y100   UART_RX_INST/r_Clock_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y100   UART_RX_INST/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100   UART_RX_INST/r_Clock_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100   UART_RX_INST/r_Clock_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y101   UART_RX_INST/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y100   UART_RX_INST/r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100   UART_RX_INST/r_Clock_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100   UART_RX_INST/r_Clock_Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y99    UART_RX_INST/r_Clock_Count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y99    UART_RX_INST/r_Clock_Count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y99    UART_RX_INST/r_Clock_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y100   UART_RX_INST/r_Clock_Count_reg[6]/C



