Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinix/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e70b1ac46724b3da05291cf6247660a --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot design_1_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_pselect_f
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_pselect_f_...
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_address_de...
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_slave_atta...
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_axi_lite_i...
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_cdc_sync
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_GPIO_Core
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_axi_gpio
Compiling module xil_defaultlib.design_1_axi_gpio_0_0
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_addres...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_slave_...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_li...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_qspi_c...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_interr...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_cdc_sy...
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_qspi_m...
Compiling module simprims_ver.FDRE(XON="FALSE",INIT=1'b1)
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_cross_...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_qspi_r...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_reset_...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_soft_r...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_qspi_s...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_qspi_c...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_qu...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0_axi_qu...
Compiling module xil_defaultlib.design_1_axi_quad_spi_0_0
Compiling module simprims_ver.BIBUF
Compiling module simprims_ver.PS7
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.design_1_processing_system7_0_0_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_UYSKKA
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_register_sli...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_ps7_0_axi_periph_0
Compiling module xil_defaultlib.design_1_rst_ps7_0_100M_0_cdc_sy...
Compiling module xil_defaultlib.design_1_rst_ps7_0_100M_0_cdc_sy...
Compiling module xil_defaultlib.design_1_rst_ps7_0_100M_0_lpf
Compiling module xil_defaultlib.design_1_rst_ps7_0_100M_0_upcnt_...
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.design_1_rst_ps7_0_100M_0_sequen...
Compiling module xil_defaultlib.design_1_rst_ps7_0_100M_0_proc_s...
Compiling module xil_defaultlib.design_1_rst_ps7_0_100M_0
Compiling module xil_defaultlib.design_1
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IOBUF_HD10
Compiling module xil_defaultlib.IOBUF_HD11
Compiling module xil_defaultlib.IOBUF_HD12
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_time_impl
