<!doctype html>
<html lang="en">
  <head>
    <title>CN100373284C - Embedded processor with direct connection of security devices for enhanced security 
        - Google Patents</title>

    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="UTF-8">
    <meta name="referrer" content="origin-when-crossorigin">
    <link rel="canonical" href="https://patents.google.com/patent/CN100373284C/en">
    <meta name="description" content="    An integrated circuit (212), the computer system (200A-B) and a method of the computer system (200A-B) of operation.  The method includes receiving an authentication request in the microcontroller, and requests the security data from the security device.  The method further comprises receiving the security data from the security device of the microcontroller, and to assess the safety data.  The method further includes permitting the secure authentication when the received data is to be assessed.    ">
    
    <meta name="DC.type" content="patent">
    
    <meta name="DC.title" content="Embedded processor with direct connection of security devices for enhanced security 
       ">
    
    <meta name="DC.date" content="2002-12-18" scheme="dateSubmitted">
    
    <meta name="DC.description" content="    An integrated circuit (212), the computer system (200A-B) and a method of the computer system (200A-B) of operation.  The method includes receiving an authentication request in the microcontroller, and requests the security data from the security device.  The method further comprises receiving the security data from the security device of the microcontroller, and to assess the safety data.  The method further includes permitting the secure authentication when the received data is to be assessed.    ">
    
    <meta name="citation_patent_application_number" content="CN: 02828374">
    
    <meta name="citation_pdf_url" content="https://patentimages.storage.googleapis.com/5f/f6/40/787dcd68c2453f/CN100373284C.pdf">
    
    <meta name="citation_patent_number" content="CN:100373284:C">
    
    <meta name="DC.date" content="2008-03-05" scheme="issue">
    
    <meta name="DC.contributor" content="DÂ·EÂ·å¤åˆ©å…‹" scheme="inventor">
    
    <meta name="DC.contributor" content="å…ˆè¿›å¾®è£…ç½®å…¬å¸" scheme="assignee">
    
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:400,400italic,500,500italic,700">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Product+Sans">
    <style>
      body { transition: none; }
    </style>

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-27188110-4', 'auto');

      version = 'patent-search.search_20191028_RC01';

      function sendFeedback() {
        userfeedback.api.startFeedback({
          'productId': '713680',
          'bucket': 'patent-search-web',
          'productVersion': version,
        });
      }

      window.experiments = {};
      window.experiments.patentCountries = "ae,ag,al,am,ao,ap,ar,at,au,aw,az,ba,bb,bd,be,bf,bg,bh,bj,bn,bo,br,bw,bx,by,bz,ca,cf,cg,ch,ci,cl,cm,cn,co,cr,cs,cu,cy,cz,dd,de,dj,dk,dm,do,dz,ea,ec,ee,eg,em,ep,es,fi,fr,ga,gb,gc,gd,ge,gh,gm,gn,gq,gr,gt,gw,hk,hn,hr,hu,ib,id,ie,il,in,ir,is,it,jo,jp,ke,kg,kh,km,kn,kp,kr,kw,kz,la,lc,li,lk,lr,ls,lt,lu,lv,ly,ma,mc,md,me,mg,mk,ml,mn,mo,mr,mt,mw,mx,my,mz,na,ne,ng,ni,nl,no,nz,oa,om,pa,pe,pg,ph,pl,pt,py,qa,ro,rs,ru,rw,sa,sc,sd,se,sg,si,sk,sl,sm,sn,st,su,sv,sy,sz,td,tg,th,tj,tm,tn,tr,tt,tw,tz,ua,ug,us,uy,uz,vc,ve,vn,wo,yu,za,zm,zw";
      
      
      window.profilePicture = "";

      window.Polymer = {
        dom: 'shady',
        lazyRegister: true,
      };
    </script>

    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191028_RC01/scs/compiled_dir/webcomponentsjs/webcomponents-lite.min.js"></script>
    
    <link rel="import" href="//www.gstatic.com/patent-search/frontend/patent-search.search_20191028_RC01/scs/compiled_dir/search-app-vulcanized.html">
    
  </head>
  <body unresolved>
    
    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191028_RC01/scs/compiled_dir/search-app-vulcanized.js"></script>
    
    <search-app>
      
      

      <article class="result" itemscope itemtype="http://schema.org/ScholarlyArticle">
  <h1 itemprop="pageTitle">CN100373284C - Embedded processor with direct connection of security devices for enhanced security 
        - Google Patents</h1>
  <span itemprop="title">Embedded processor with direct connection of security devices for enhanced security 
       </span>

  <meta itemprop="type" content="patent">
  <a href="https://patentimages.storage.googleapis.com/5f/f6/40/787dcd68c2453f/CN100373284C.pdf" itemprop="pdfLink">Download PDF</a>
  <h2>Info</h2>

  <dl>
    <dt>Publication number</dt>
    <dd itemprop="publicationNumber">CN100373284C</dd>
    <meta itemprop="numberWithoutCodes" content="100373284">
    <meta itemprop="kindCode" content="C">
    <meta itemprop="publicationDescription" content="Granted Patent">
    
    <span>CN100373284C</span>
    
    <span>CN 02828374</span>
    
    <span>CN02828374A</span>
    
    <span>CN100373284C</span>
    
    <span>CN 100373284 C</span>
    
    <span>CN100373284 C</span>
    
    <span>CN 100373284C</span>
    
    <span>CN 02828374 </span>
    
    <span>CN02828374 </span>
    
    <span>CN 02828374</span>
    
    <span>CN 02828374 A</span>
    
    <span>CN02828374 A</span>
    
    <span>CN 02828374A</span>
    
    <span>CN 100373284 C</span>
    
    <span>CN100373284 C</span>
    
    <span>CN 100373284C</span>
    

    <dt>Authority</dt>
    <dd itemprop="countryCode">CN</dd>
    <dd itemprop="countryName">China</dd>

    <dt>Prior art keywords</dt>
    
    <dd itemprop="priorArtKeywords" repeat>data</dd>
    <dd itemprop="priorArtKeywords" repeat>microcontroller</dd>
    <dd itemprop="priorArtKeywords" repeat>security</dd>
    <dd itemprop="priorArtKeywords" repeat>request</dd>
    <dd itemprop="priorArtKeywords" repeat>standard format</dd>

    <dt>Prior art date</dt>
    <dd><time itemprop="priorArtDate" datetime="2002-02-27">2002-02-27</time></dd>

    
  </dl>

  <dt>Application number</dt>
  <dd itemprop="applicationNumber">CN 02828374</dd>

  <dt>Other languages</dt>
  <dd itemprop="otherLanguages" itemscope repeat>
    <a href="/patent/CN100373284C/zh">
      <span itemprop="name">Chinese</span> (<span itemprop="code">zh</span>)
    </a>
  </dd>

  <dt>Other versions</dt>
  <dd itemprop="directAssociations" itemscope repeat>
    
    <a href="/patent/CN1623131A/en">
      <span itemprop="publicationNumber">CN1623131A</span>
      (<span itemprop="primaryLanguage">en</span>
    </a>
  </dd>

  <dt>Inventor</dt>
  <dd itemprop="inventor" repeat>DÂ·EÂ·å¤åˆ©å…‹</dd>
  

  <dt>Original Assignee</dt>
  <dd itemprop="assigneeOriginal" repeat>å…ˆè¿›å¾®è£…ç½®å…¬å¸</dd>

  <dt>Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)</dt>
  <dd><time itemprop="priorityDate" datetime="2002-02-27">2002-02-27</time></dd>

  <dt>Filing date</dt>
  <dd><time itemprop="filingDate" datetime="2002-12-18">2002-12-18</time></dd>

  <dt>Publication date</dt>
  <dd><time itemprop="publicationDate" datetime="2008-03-05">2008-03-05</time></dd>

  

  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2002-02-27">2002-02-27</time>
    <span itemprop="title">Priority to US10/084,596</span>
    <span itemprop="type">priority</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2002-02-27">2002-02-27</time>
    <span itemprop="title">Priority to US10/084,596</span>
    <span itemprop="type">priority</span>
    
    
    
    <span itemprop="documentId">patent/US20030097587A1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2002-12-18">2002-12-18</time>
    <span itemprop="title">Application filed by å…ˆè¿›å¾®è£…ç½®å…¬å¸</span>
    <span itemprop="type">filed</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    <span itemprop="assigneeSearch">å…ˆè¿›å¾®è£…ç½®å…¬å¸</span>
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2005-06-01">2005-06-01</time>
    <span itemprop="title">Publication of CN1623131A</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/CN1623131A/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2008-03-05">2008-03-05</time>
    <span itemprop="title">Application granted</span>
    <span itemprop="type">granted</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2008-03-05">2008-03-05</time>
    <span itemprop="title">Publication of CN100373284C</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/CN100373284C/en</span>
    
    
    
  </dd>
  

  <h2>Links</h2>

  <ul>
    

    <li itemprop="links" itemscope repeat>
        <meta itemprop="id" content="espacenetLink">
        <a href="http://worldwide.espacenet.com/publicationDetails/biblio?CC=CN&amp;NR=100373284C&amp;KC=C&amp;FT=D" itemprop="url" target="_blank"><span itemprop="text">Espacenet</span></a>
      </li>
      

    

    
        <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="globalDossierLink">
          <a href="http://globaldossier.uspto.gov/#/result/publication/CN/100373284/1" itemprop="url" target="_blank"><span itemprop="text">Global Dossier</span></a>
        </li>

      

      

      

      
        <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="stackexchangeLink">
          <a href="https://patents.stackexchange.com/questions/tagged/CN100373284C" itemprop="url"><span itemprop="text">Discuss</span></a>
        </li>
  </ul>

  

  

  <section>
    <h2>Classifications</h2>
    
    <ul>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G</span>&mdash;<span itemprop="Description">PHYSICS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06</span>&mdash;<span itemprop="Description">COMPUTING; CALCULATING; COUNTING</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F</span>&mdash;<span itemprop="Description">ELECTRIC DIGITAL DATA PROCESSING</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F21/00</span>&mdash;<span itemprop="Description">Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F21/50</span>&mdash;<span itemprop="Description">Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F21/57</span>&mdash;<span itemprop="Description">Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F21/575</span>&mdash;<span itemprop="Description">Secure boot</span>
            <meta itemprop="Leaf" content="true">
            
            <meta itemprop="FirstCode" content="true">
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G</span>&mdash;<span itemprop="Description">PHYSICS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06</span>&mdash;<span itemprop="Description">COMPUTING; CALCULATING; COUNTING</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F</span>&mdash;<span itemprop="Description">ELECTRIC DIGITAL DATA PROCESSING</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F2221/00</span>&mdash;<span itemprop="Description">Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F2221/21</span>&mdash;<span itemprop="Description">Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F2221/2153</span>&mdash;<span itemprop="Description">Using hardware token as a secondary aspect</span>
            <meta itemprop="Leaf" content="true">
            <meta itemprop="Additional" content="true">
            
          </li>
          </ul>
      </li>
      </ul>
  </section>

  <section itemprop="abstract" itemscope>
    <h2>Abstract</h2>
    <aside>Translated from <span itemprop="translatedLanguage">Chinese</span></aside>
    <div itemprop="content" html><abstract mxw-id="PA38293747" lang="ZH" load-source="patent-office"> <div class="abstract"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸€ç§é›†æˆç”µè·¯(212)ï¼Œè®¡ç®—æœºç³»ç»Ÿ(200A-B)ä»¥åŠæ“ä½œè¯¥è®¡ç®—æœºç³»ç»Ÿ(200A-B)çš„æ–¹æ³•ã€‚</span> An integrated circuit (212), the computer system (200A-B) and a method of the computer system (200A-B) of operation.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥æ–¹æ³•åŒ…æ‹¬åœ¨å¾®æŽ§åˆ¶å™¨ä¸­æŽ¥æ”¶éªŒè¯è¯·æ±‚ï¼Œå¹¶è¯·æ±‚æ¥è‡ªå®‰å…¨è£…ç½®çš„å®‰å…¨æ•°æ®ã€‚</span> The method includes receiving an authentication request in the microcontroller, and requests the security data from the security device.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥æ–¹æ³•è¿˜åŒ…æ‹¬åœ¨è¯¥å¾®æŽ§åˆ¶å™¨ä¸­æŽ¥æ”¶æ¥è‡ªè¯¥å®‰å…¨è£…ç½®çš„å®‰å…¨æ•°æ®ï¼Œå¹¶è¯„ä¼°è¯¥å®‰å…¨æ•°æ®ã€‚</span> The method further comprises receiving the security data from the security device of the microcontroller, and to assess the safety data.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥æ–¹æ³•è¿˜åŒ…æ‹¬å½“è¯¥å®‰å…¨æ•°æ®è¢«è¯„ä¼°ä¸ºå¯æŽ¥æ”¶æ—¶å‡†è®¸è¯¥éªŒè¯ã€‚</span> The method further includes permitting the secure authentication when the received data is to be assessed.</span> </div> </abstract></div>
  </section>

  <section itemprop="description" itemscope>
    <h2>Description</h2>
    <aside>Translated from <span itemprop="translatedLanguage">Chinese</span></aside>
    <div itemprop="content" html><div mxw-id="PDES10481974" lang="ZH" load-source="patent-office" class="description"> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å…·æœ‰å®‰å…¨è£…ç½®ç›´æŽ¥è¿žæŽ¥ä»¥å¢žåŠ å®‰å…¨æ€§çš„åµŒå…¥å¼å¤„ç†å™¨ä¼˜å…ˆæƒèµ„æ–™æœ¬ç”³è¯·æ¡ˆæ˜¯ç”³è¯·æ—¥ä¸º2001å¹´11æœˆ1æ—¥ï¼Œæ¡ˆåä¸º&#34;Microcomputer bridge for Remote Manageability&#34;, å‘æ˜Žäººä¸ºDale E. Gulickçš„ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬10/045ï¼Œ 117å·çš„éƒ¨åˆ†è¿žç»­æ¡ˆã€‚</span> The United States has a safety device connected directly to the embedded processor to increase data security priority of the present application is filed November 1, 2001, the case called &#34;Microcomputer bridge for Remote Manageability&#34;, the inventor Dale E. Gulick Patent application No. 10/045, 117 docket No. partially continuous.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ€æœ¯é¢†åŸŸæœ¬å‘æ˜Žå¤§è‡´ä¸Šæ¶‰åŠè®¡ç®—æœºç³»ç»Ÿï¼Œæ›´ç¡®åˆ‡åœ°è¯´ï¼Œæ¶‰åŠè¯¸å¦‚ä¸ªäººè®¡ç®—æœºä¸­çš„å…·æœ‰å®‰å…¨è£…ç½®ç›´æŽ¥è¿žæŽ¥çš„ç³»ç»Ÿå’Œæ–¹æ³•ã€‚</span> Technical Field The present invention generally relates to computer systems and, more particularly, relates to a system and method for a direct connection with the safety device such as a personal computer.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">èƒŒæ™¯æŠ€æœ¯å›¾1Aæ˜¾ç¤ºäº†ä¾‹ç¤ºæ€§çš„è®¡ç®—æœºç³»ç»Ÿ100ã€‚</span> BACKGROUND OF THE INVENTION Figure 1A shows an exemplary embodiment of a computer system 100.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è®¡ç®—æœºç³»ç»Ÿ100åŒ…æ‹¬å¤„ç†å™¨102ã€åŒ—æ¡¥104ã€å†…å­˜106ã€åŠ é€Ÿå›¾å½¢ç«¯å£(Accelerated Graphics Port; AGP)è£…ç½®108ã€ç½‘ç»œé€‚é…å¡109ã€å¤–å›´è®¾å¤‡äº’è¿žï¼ˆPCI)æ€»çº¿110ã€ PCIè¿žæŽ¥å™¨111ã€å—æ¡¥112ã€ç”µæº113ã€é«˜çº§æŠ€æœ¯é™„ä»¶ï¼ˆAdvanced Technology Attachment; ATA)æŽ¥å£114 (æ›´æ™®éçš„å¯ä¸ºé›†æˆé©±åŠ¨ç”µå­(Integrated Drive Electronics; IDE)æŽ¥å£ï¼‰ã€ç³»ç»Ÿç®¡ç†æ€»çº¿ï¼ˆSMBus) 115ã€é€šç”¨ä¸²è¡Œæ€»çº¿ï¼ˆUSB)æŽ¥å£116ã€ä½Žå¼•è„šè®¡æ•°ï¼ˆLow Pin Count; LPC)æ€»çº¿118ã€è¾“å…¥/è¾“å‡ºæŽ§åˆ¶èŠ¯ç‰‡ï¼ˆè¶…çº§è¾“å…¥è¾“å‡ºï¼›Så©er 1/0â„¢) 120 ä»¥åŠBIOSå†…å­˜122ã€‚</span> Computer system 100 includes a processor 102, a north bridge 104, a memory 106, an accelerated graphics port (Accelerated Graphics Port; AGP) device 108, a network adapter 109, a Peripheral Component Interconnect (PCI) bus 110, PCI connector 111, Southbridge 112, power supply 113, an advanced technology attachment (advanced technology attachment; ATA) interface 114 (more generally may be an integrated drive electronics (integrated drive Electronics; IDE) interface), system management bus (SMBus) 115, a universal serial bus (USB ) interface 116, low pin count (low pin count; LPC) bus 118, an input / output control chip (a super input output; call-S er 1/0 â„¢) 120 and BIOS memory 122.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”æ³¨æ„åŒ—æ¡¥104ä¸Žå—æ¡¥112å¯åŒ…æ‹¬å•ä¸€èŠ¯ç‰‡æˆ–å¤šä¸ªèŠ¯ç‰‡ï¼Œå› æ­¤è€Œæœ‰æ‰€è°“&#34;èŠ¯ç‰‡ç»„&#34;çš„é›†åˆåè¯æœ¯è¯­ã€‚</span> It should be noted Northbridge 104 and Southbridge 112 may include a single chip or multiple chips, and thus the so-called &#34;chip set&#34; set terminology.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ­¤å¤–åº”æ³¨æ„è®¡ç®—æœºç³»ç»Ÿ100ä¸­è¿˜å¯åŒ…æ‹¬å…¶å®ƒçš„æ€»çº¿ã€è£…ç½®åŠ/æˆ–å­ç³»ç»Ÿç­‰ï¼Œä¾‹å¦‚é«˜é€Ÿç¼“å­˜ã€è°ƒåˆ¶è§£è°ƒå™¨ã€å¹¶è¡Œæˆ–ä¸²è¡ŒæŽ¥å£ã€å°åž‹è®¡ç®—æœºç³»ç»ŸæŽ¥å£ï¼ˆSCSI)ç­‰ã€‚</span> It should also be noted that the computer system 100 may also include other buses, devices and / or other subsystems, such as caches, modems, parallel or serial interface, a small computer system interface (SCSI) and the like.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¤„ç†å™¨102è¿žæŽ¥è‡³åŒ—æ¡¥104ã€‚</span> The processor 102 is connected to the north bridge 104.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åŒ—æ¡¥104æä¾›å¤„äºŽå¤„ç†å™¨102ã€å†…å­˜106ã€ AGPè£…ç½®108ä»¥åŠPCIæ€»çº¿110é—´çš„æŽ¥å£ã€‚</span> Northbridge 104 provided in the processor 102, memory 106, an interface between the AGP bus 110 and PCI 108 devices.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å—æ¡¥112åˆ™æä¾›å¤„äºŽå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110ã€è¿žæŽ¥åˆ°IDEæŽ¥å£114çš„å¤–è®¾ã€è£…ç½®ä¸Žå­ç³»ç»Ÿã€ ç³»ç»Ÿç®¡ç†æ€»çº¿115ã€é€šç”¨ä¸²è¡Œæ€»çº¿æŽ¥å£116ä»¥åŠä½Žå¼•è„šè®¡æ•°æ€»çº¿118 é—´çš„æŽ¥å£ã€‚</span> Southbridge 112 provided in the peripheral interconnect bus 110, the IDE interface 114 is connected to the peripheral devices and subsystems, system management bus 115, universal serial bus interface 116, and a low pin count of the bus interface 118.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾ä¸­çš„ç”µæº113è¿žæŽ¥åˆ°å—æ¡¥112ã€‚</span> FIG power source 113 is connected to Southbridge 112.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥è¶…çº§è¾“å…¥è¾“å‡ºèŠ¯ç‰‡120</span> The super input output chip 120</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿žæŽ¥åˆ°ä½Žå¼•è„šè®¡æ•°æ€»çº¿118ã€‚</span> Connected to a low pin count bus 118.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åŒ—æ¡¥104æä¾›å¤„äºŽå¤„ç†å™¨102ã€å†…å­˜106ã€åŠ é€Ÿå›¾å½¢ç«¯å£è£…ç½®108 ä»¥åŠå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110ä¹‹é—´çš„æŽ¥å£ï¼ŒåŠ/æˆ–åœ¨å¤„ç†å™¨102ã€å†…å­˜106ã€ åŠ é€Ÿå›¾å½¢ç«¯å£è£…ç½®108ä»¥åŠå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110ä¸­çš„æŽ¥å£ã€‚</span> Northbridge 104 provided in the processor 102, memory 106, an accelerated graphics port device 108, and an interface between the peripheral interconnect bus 110, and / or the processor 102, memory 106, an accelerated graphics port device 108, and Peripheral Component Interconnect bus 110 interface.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å…¸åž‹çš„ï¼Œ å¯ç§»é™¤çš„å¤–è®¾æ’å…¥è¿žæŽ¥è‡³å¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110çš„å¤–å›´è®¾å¤‡äº’è¿žæ’æ§½(PCI slot)ï¼Œäº¦å³æ­¤å¤„æ‰€ç¤ºçš„å¤–å›´è®¾å¤‡äº’è¿žè¿žæŽ¥å™¨111ï¼Œä»¥è¿žæŽ¥è®¡ç®—æœºç³»ç»Ÿ100ã€‚</span> Typically, removable peripheral devices connected to peripheral interconnect inserted into a peripheral component interconnect bus slots (PCI slot) 110, that is shown here is a peripheral component interconnect connector 111 to connect the computer system 100 .</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ­¤å¤–ï¼Œä½äºŽä¸»æ¿ä¸Šçš„è£…ç½®å¯ç›´æŽ¥è¿žæŽ¥åˆ°å¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110ã€‚</span> Further, the device is located on the motherboard may be directly connected to a peripheral interconnect bus 110.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç³»ç»Ÿç®¡ç†æ€»çº¿115å¯åˆ©ç”¨å¤–å›´è®¾å¤‡äº’è¿žè¿žæŽ¥å™¨111ç”¨äºŽç³»ç»Ÿç®¡ç†æ€»çº¿115è¿žæŽ¥çš„éƒ¨åˆ†çš„æŽ¥è„šè€Œä¸Žè¯¥å¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110 &#34;é›†æˆ&#34;&#34;ã€‚å—æ¡¥112æä¾›ä»‹äºŽå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110ä¸Žè¯¸å¦‚è°ƒåˆ¶è§£è°ƒå™¨ã€æ‰“å°æœºã€é”®ç›˜ã€é¼ æ ‡ç­‰ä¸åŒçš„è£…ç½®é—´çš„æŽ¥å£ï¼Œè¿™äº›è£…ç½®é€šå¸¸é€šè¿‡ä½Žå¼•è„šè®¡æ•°æ€»çº¿H8æˆ–è¯¸å¦‚Xæ€»çº¿æˆ–å·¥ä¸šæ ‡å‡†ç»“æž„ï¼ˆIndustry Standard Architecture; ISA)ç­‰æ›´ä¸ºæ—©æœŸçš„æ€»çº¿æŽ¥å£è¿žæŽ¥åˆ°è®¡ç®—æœºç³»ç»Ÿ100ã€‚ å—æ¡¥112åŒ…æ‹¬é€šè¿‡IDEæŽ¥å£114ã€é€šç”¨ä¸²è¡Œæ€»çº¿æŽ¥å£116ä»¥åŠä½Žå¼•è„šè®¡æ•°æ€»çº¿118è€Œå°†è¿™äº›è£…ç½®ä¸Žè®¡ç®—æœºç³»ç»Ÿ100å…¶ä½™è£…ç½®æŽ¥å£çš„é€»è¾‘ã€‚å—æ¡¥112è¿˜åŒ…æ‹¬é€šè¿‡ç³»ç»Ÿç®¡ç†æ€»çº¿115ä¸Žè£…ç½®æŽ¥å£çš„é€»è¾‘ï¼Œç³»ç»Ÿç®¡ç†æ€»çº¿115ä¸ºåŒçº¿é›†æˆç”µè·¯æ€»çº¿åè®®çš„æ‰©å±•ã€‚å›¾1Bæ˜¾ç¤ºäº†å—æ¡¥112çš„æŸäº›æ–¹é¢ï¼ŒåŒ…æ‹¬é€šè¿‡ç”µæº113å‚¨å¤‡ç”µåŠ›ï¼Œ é€šç§°ä¸º&#34;å­˜åœ¨äºŽå†…éƒ¨çš„å®žæ—¶æ—¶é’Ÿç”µæºäº•ï¼ˆRTC battery well)&#34; 125ã€‚ å—æ¡¥112åŒ…æ‹¬å—æ¡¥éšæœºå­˜å–å­˜å‚¨å™¨ï¼ˆRAM) 126ä¸Žæ—¶é’Ÿç”µ</span> The system management bus 115 may utilize Peripheral Component Interconnect connector 111 for receiving the foot portion of the system management bus 115 is connected to the &#34;integration&#34; of the peripheral interconnect bus 110. &#34;Southbridge 112 provides between peripheral interconnect bus 110 such as a modem, a printer, a keyboard, a mouse, etc. of the interface between different devices, these devices typically via a low pin count bus or X H8 or industry standard bus structure such as (industry standard architecture; ISA) bus interface and other more early to computer system 100. the south bridge 112 through the IDE interface 114 includes, a universal serial bus interface 116, and a low pin count bus 118 and the device interface logic 100 to rest these devices with the computer system. south bridge 112 also includes a management system by logic 115 and a bus interface device, a system management bus 115 is a two-wire IC bus expansion protocol. FIG. 1B shows certain aspects of the south bridge 112, including through the reserve power supply 113, known as the &#34;present inside the real-time clock power wells (RTC battery well) &#34;125. Southbridge south bridge 112 includes a random access memory (RAM) 126 and clock circuit</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è·¯128ï¼Œå—æ¡¥éšæœºå­˜å–å­˜å‚¨å™¨126ä¸Žæ—¶é’Ÿç”µè·¯128å‡ä½äºŽå®žæ—¶æ—¶é’Ÿç”µæºäº•125çš„å†…éƒ¨ã€‚å—æ¡¥éšæœºå­˜å–å­˜å‚¨å™¨126åŒ…æ‹¬CMOSéšæœºå­˜å–å­˜å‚¨å™¨126Aä¸Žå®žæ—¶å®žæ—¶æ—¶é’Ÿ126Bã€‚å®žæ—¶æ—¶é’Ÿ126BåŒ…æ‹¬æ—¶é’Ÿæ•°æ®129ä»¥åŠæ ¡éªŒæ ¡éªŒæ•°æ®127ã€‚å—æ¡¥112è¿˜åŒ…æ‹¬ä½äºŽå®žæ—¶æ—¶é’Ÿç”µæºäº•125å¤–éƒ¨çš„ä¸­å¤®å¤„ç†å•å…ƒæŽ¥å£132ã€ç”µæºä¸Žç³»ç»Ÿç®¡ç†å•å…ƒ133ä»¥åŠå„ç§æ€»çº¿æŽ¥å£é€»è¾‘ç”µè·¯134ã€‚æ¥è‡ªæ—¶é’Ÿç”µè·¯128çš„æ—¶é—´ä¸Žæ—¥æœŸæ•°æ®ä»¥æ—¶é’Ÿæ•°æ®129å‚¨å­˜åœ¨å®žæ—¶æ—¶é’Ÿéšæœºå­˜å–å­˜å‚¨å™¨126Bä¸­ã€‚å®žæ—¶æ—¶é’Ÿ126Bä¸­çš„æ ¡éªŒæ•°æ®127å¯åŸºäºŽCMOSéšæœºå­˜å–å­˜å‚¨å™¨126Açš„æ•°æ®è¿›è¡Œè®¡ç®—å¹¶åœ¨å¯åŠ¨ç¨‹åºä¸­é€šè¿‡BIOSè¿›è¡Œå‚¨å­˜ï¼Œå¦‚åŽè¿°çš„å›¾2ä¸­æ­¥éª¤148ã€‚è¯¥ä¸­å¤®å¤„ç†å•å…ƒæŽ¥å£132 å¯åŒ…æ‹¬ä¸­æ–­ä¿¡å·æŽ§åˆ¶å™¨ä»¥åŠå¤„ç†å™¨ä¿¡å·æŽ§åˆ¶å™¨ã€‚å›¾1Cæ˜¾ç¤ºåœ¨å…ˆç”¨äºŽè®¡ç®—æœºç³»ç»Ÿ100çš„è¿œç¨‹ç®¡ç†ç»“æž„ã€‚ä¸»æ¿101æ</span> Road 128, south bridge 126 and a random access memory clock circuit 128 are located internal real time clock 125 supply well south bridge 126 includes a random access memory RAM CMOS real-time real-time clock 126B and 126A. 126B real-time clock comprises a clock data 129 and 134. the parity check data time 127. the south bridge 112 further includes a central processing unit 125 is located external power real-time clock well interface 132, power management unit 133 and the system bus interface logic circuits and all the circuit 128 from the clock and date data to clock data 129 stored in the real-time clock in a random access memory 126B. 126B parity data in real-time clock 127 may be a CMOS-based random access data memory 126A is calculated and the startup program stored via BIOS, such as the FIG 2 described in step 148. the central processing unit interface 132 may comprise a controller and a processor interrupt signal to the controller signal. FIG. 1C shows a prior structure for remote management computer system 100. Board 101 mention</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¾›ç”¨äºŽå—æ¡¥112ã€å¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110ã€å¤–å›´è®¾å¤‡äº’è¿žè¿žæŽ¥å™¨111ã€ç³»ç»Ÿç®¡ç†æ€»çº¿115ä»¥åŠä¼ æ„Ÿå™¨103Aä¸Ž103Bç»“æž„ä¸Šä¸ŽåŸºç¡€ç”µæºçš„æ”¯æŒã€‚</span> For use Southbridge 112, 111, 115, and system management bus sensors 103A and 103B peripheral interconnect bus structure 110, a Peripheral Component Interconnect connector and the power supply base support.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¯ç§»é™¤å¼æ’å¡å½¢å¼çš„ç½‘ç»œé€‚é…å¡109é€šè¿‡å¤–å›´è®¾å¤‡äº’è¿žè¿žæŽ¥å™¨111è¿žæŽ¥åˆ°ä¸»æ¿IOIã€å¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿110ä»¥åŠç³»ç»Ÿç®¡ç†æ€»çº¿115ã€‚</span> In the form of a removable card network adapter card 109 is connected via a peripheral component interconnect connector 111 to the motherboard IOI, peripheral interconnect bus 110, and system management bus 115.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç½‘ç»œé€‚é…å¡109åŒ…æ‹¬ä»¥å¤ªç½‘æŽ§åˆ¶å™¨105ä»¥åŠæŠ¥è­¦æ ‡å‡†æ ¼å¼ï¼ˆAlert Standard Format)å¾®æŽ§åˆ¶å™¨107ã€‚</span> Network adapter 109 includes Ethernet controller 105 and the Alert Standard Format (Alert Standard Format) 107 microcontroller.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä»¥å¤ªç½‘æŽ§åˆ¶å™¨105ä¸Žè¿œç¨‹ç®¡ç†æœåŠ¡å™¨90é€šä¿¡ï¼Œ å¹¶åœ¨æŠ¥è­¦æ ‡å‡†æ ¼å¼å¾®æŽ§åˆ¶å™¨107ä¸Žè¿œç¨‹ç®¡ç†æœåŠ¡å™¨90é—´ä¼ é€ç®¡ç†æ•°æ®ä¸ŽæŒ‡ä»¤ã€‚</span> Ethernet communications controller 90 and the remote management server 105, and Alert Standard Format microcontroller 107 and the remote management server 90 transmits management data and instructions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90ä½äºŽè®¡ç®—æœºç³»ç»Ÿ100çš„å¤–éƒ¨ã€‚</span> The remote management server 90 located outside the computer system 100.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸€ç§å·¥ä¸šæ ‡å‡†è§„èŒƒï¼Œé€šå¸¸ç§°ä¹‹ä¸º&#34;æŠ¥è­¦æ ‡å‡†æ ¼å¼&#34;è§„èŒƒï¼Œå®šä¹‰äº†ä¸€ç§åˆ©ç”¨è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90å®žçŽ°&#34;ç³»ç»Ÿç®¡ç†&#34;çš„é€”å¾„ã€‚</span> An industry standard specification, commonly known as &#34;Alert Standard Format&#34; specification, which defines a way to use the remote management server 90 to achieve &#34;system management&#34;.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥æŠ¥è­¦æ ‡å‡†æ ¼å¼è§„èŒƒå®šä¹‰äº†å½“è¯¸å¦‚è®¡ç®—æœºç³»ç»Ÿ100ç­‰å®¢æˆ·ç«¯ç³»ç»Ÿçš„æ“ä½œç³»ç»Ÿå‘ç”Ÿæ•…éšœæ—¶èƒ½å¤Ÿæ“ä½œçš„è¿œç¨‹æŽ§åˆ¶ä¸Žè­¦æŠ¥æŽ¥å£ã€‚</span> The Alert Standard Format Specification defines a remote control and alarm interface when the client operating system 100 and other systems such as a computer system failure occurs can operate.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é€šå¸¸ï¼Œè¿œç¨‹ç®¡ç†æœåŠ¡å™¨90é…ç½®ä¸ºç›‘è§†ä¸ŽæŽ§åˆ¶ä¸€ä¸ªæˆ–æ›´å¤šçš„å®¢æˆ·ç«¯ç³»ç»Ÿã€‚</span> Typically, the remote management server 90 configured to monitor and control one or more client systems.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥æŠ¥è­¦æ ‡å‡†æ ¼å¼è­¦æŠ¥æŽ¥å£çš„å…¸åž‹æ“ä½œåŒ…æ‹¬ä»Žå®¢æˆ·ç«¯ä¼ é€è­¦æŠ¥ä¿¡æ¯åˆ°è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90ï¼Œä»Žè¿œç¨‹ç®¡ç†æœåŠ¡å™¨90ä¼ é€è¿œç¨‹æŽ§åˆ¶æŒ‡ä»¤åˆ°è¯¥å®¢æˆ·ç«¯å¹¶ä¼ é€æ¥è‡ªè¯¥å®¢æˆ·ç«¯çš„å“åº”åˆ°è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90ï¼Œåˆ¤æ–­å¹¶ä¼ é€è¯¥å®¢æˆ·ç«¯çš„ç‰¹å®šé…ç½®å’Œèµ„æºåˆ°è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90ï¼Œä»¥åŠé€šè¿‡ä¸Žè¯¥å®¢æˆ·ç«¯æ“ä½œç³»ç»Ÿçš„äº¤äº’æ¥é…ç½®ä¸ŽæŽ§åˆ¶è¯¥å®¢æˆ·ç«¯ã€‚</span> The Alert Standard Format alarm interface Typical operations include transmitting alarm information from the client to the remote management server 90 from the remote management server 90 transmits a remote control instruction to the client and transmitting from the Client responds to the remote management server 90, is determined and specific configurations and resources to transmit the client to the remote management server 90, as well as configure and control the client through the client operating system interaction.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ­¤å¤–ï¼Œè¿œç¨‹ç®¡ç†æœåŠ¡å™¨90ä¸ŽæŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109é€šä¿¡ï¼Œè€Œè¯¥å®¢æˆ·ç«¯çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109åˆ™ä¸Žæœ¬åœ°å®¢æˆ·ç«¯ä¼ æ„Ÿå™¨103ä»¥åŠæœ¬åœ°å®¢æˆ·ç«¯ä¸»æœºå¤„ç†å™¨é€šä¿¡ã€‚</span> Further, the remote management server 90 with Alert Standard Format communication network adapter 109, and the client&#39;s Alert Standard Format network adapter 109 and the local clients 103 communicate with a local host processor client sensor.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å½“å®¢æˆ·ç«¯å…·æœ‰é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£çŸ¥ä¼šï¼ˆAdvanced Configuration and Power Interfaceâ€”aware; ACPIâ€”aware)æ“ä½œç³»çºŸå……åŠŸèƒ½æ—¶ï¼Œç”¨äºŽæ‰‹è‰®è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109çš„é…ç½®è½¯ä»¶åœ¨&#34;æ­£å¸¸å¯åŠ¨çŠ¶æ€&#34;ä¸‹æ‰§è¡Œä»¥å‚¨å­˜ç‰¹å®šæŠ¥è­¦æ ‡å‡†æ ¼å¼ã€é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£ä»¥åŠå®¢æˆ·ç«¯é…ç½®æ•°æ®ã€‚</span> When the client has informed the Advanced Configuration and Power Interface (Advanced Configuration and Power Interface-aware; ACPI-aware) Si-based charging function is operated, the standard format for the alarm hand Gen network adapter 109 is disposed in the software &#34;normal start state &#34;performed in a standard format to store certain alarm, and the advanced configuration and power Interface client configuration data.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æŠ¥è­¦æ ‡å‡†æ ¼å¼ä¸­ç”¨äºŽä»Žå®¢æˆ·ç«¯ä¼ é€è­¦æŠ¥è‡³è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90çš„ä¼ é€åè®®ä¸ºå¹³å°äº‹ä»¶é™·é˜±ï¼ˆPlatform Event Trap; PET)ã€‚</span> In the standard format for transmitting alarm alert from the client to the remote management server transfer protocol 90 of the platform event traps (Platform Event Trap; PET).</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¹³å°äº‹ä»¶é™·é˜±æ¡†æž¶ç”±åŒ…æ‹¬å…¨å±€å”¯ä¸€æ ‡è¯†ç¬¦ï¼ˆGlobally Unique Identifier; GUID)ã€ åºå·ã€æ—¶é—´ã€åœ¨å®¢æˆ·ç«¯çš„å¹³å°äº‹ä»¶é™·é˜±æ¡†æž¶æ¥æºã€äº‹ä»¶ç±»åž‹ç ã€äº‹ä»¶å±‚çº§ã€äº§ç”Ÿè¯¥è­¦æŠ¥çš„ä¼ æ„Ÿè£…ç½®ã€äº‹ä»¶æ•°æ®ä»¥åŠè¯†åˆ«å­—æ®µç­‰å¤šä¸ªå­—æ®µæ‰€æž„æˆã€‚</span> Platform Event Trap frame comprising a globally unique identifier (Globally Unique Identifier; GUID) sensing means, the serial number, the time, in the framework of a Platform Event Trap source client, the type of event codes, event level, generated the alarm, and the event identification data a plurality of fields like field configuration.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è®¸å¤šçš„äº‹ä»¶å‡å¯å¯¼è‡´è­¦æŠ¥çš„ä¼ é€ã€‚</span> Many events can lead to the transmission of alarm.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿™äº›äº‹ä»¶å¯åŒ…æ‹¬æ¸©åº¦å€¼è¶…è¿‡æˆ–</span> These events may include temperature exceeds or</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä½ŽäºŽé¢„è®¾ç‚¹ã€ç”µåŽ‹å€¼è¶…è¿‡æˆ–ä½ŽäºŽé¢„è®¾ç‚¹ã€é£Žæ‰‡å®žé™…æˆ–è¢«é¢„æŠ¥æ•…éšœã€é£Žæ‰‡é€Ÿåº¦è¶…è¿‡æˆ–ä½ŽäºŽé¢„è®¾ç‚¹ä»¥åŠç‰©ç†è®¡ç®—æœºç³»ç»Ÿä¾µå…¥ã€‚</span> Point lower than a preset voltage value exceeds or falls below a preset point, the actual or predicted failure of the fan, the fan speed exceeds or falls below a preset point, and a physical intrusion of the computer system.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¾‹å¦‚å†…å­˜é”™è¯¯ã€ æ•°æ®è£…ç½®é”™è¯¯ã€æ•°æ®æŽ§åˆ¶å™¨é”™è¯¯ã€ä¸­å¤®å¤„ç†å•å…ƒç”µç‰¹å¾ä¸åŒ¹é…ç­‰ç³»ç»Ÿè¿ä½œé”™è¯¯ä¹Ÿå¯å¯¼è‡´è­¦æŠ¥å‘ç”Ÿã€‚</span> Such as a memory error, the data means an error, the error data controller, the central processing unit does not match the electrical characteristics of the operating system and other errors can also lead to an alarm.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è­¦æŠ¥ä¹Ÿä¼šåœ¨å®¢æˆ·ç«¯ä»»ä½•éƒ¨åˆ†å¯åŠ¨æˆ–åˆå§‹åŒ–çš„è¿‡ç¨‹ä¸­ç›¸åº”BIOSæˆ–å›ºä»¶çš„è¿›ç¨‹è€Œäº§ç”Ÿã€‚</span> BIOS or firmware will alert the appropriate processes to produce any portion of the client process to start or initialization.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¦‚æ“ä½œç³»ç»Ÿå¯åŠ¨å¤±è´¥æˆ–æ“ä½œç³»ç»Ÿæš‚åœç­‰æ“ä½œç³»ç»Ÿäº‹ä»¶ä¹Ÿå¯èƒ½äº§ç”Ÿè­¦æŠ¥ã€‚</span> Such as the operating system boot failure or operating system operating system pause event may also generate an alarm.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å½“è¯¥å®¢æˆ·ç«¯ä½æ²¡æœ‰ä¼ å‡ºå¿ƒè·³æˆ–&#34;æˆ‘ä»ç„¶åœ¨è¿™é‡Œ&#34;ç­‰ä¿¡æ¯æ—¶ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼è§„èŒƒæä¾›é€šå¸¸ä¸€åˆ†é’Ÿè‡³ååˆ†é’Ÿçš„å¯ç¼–ç¨‹å‘¨æœŸçš„&#34;å¿ƒè·³&#34;è­¦æŠ¥ã€‚</span> When the client site or we do not hear a heartbeat. &#34;I&#39;m still here&#34; and other information, Alert Standard Format specification provides commonly minute &#34;heartbeat&#34; of the programmable alert to ten minute period.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å®¢æˆ·ç«¯æŽ§åˆ¶åŠŸèƒ½é€šè¿‡è¿œç¨‹ç®¡ç†ä¸ŽæŽ§åˆ¶åè®®ï¼ˆRMCP)å®žçŽ°ï¼Œè¯¥åè®®æ˜¯ä¸€ç§åŸºäºŽç”¨æˆ·æ•°æ®æŠ¥åè®®ï¼ˆUDP)çš„åè®®ã€‚</span> Control function implemented by the client and the remote management Control Protocol (RMCP), which is a protocol based on the User Datagram Protocol (UDP) protocol.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿œç¨‹ç®¡ç†ä¸ŽæŽ§åˆ¶åè®®åœ¨å®¢æˆ·ç«¯æœªè¿è¡Œæ“ä½œç³»ç»Ÿæ—¶ä½¿ç”¨ã€‚</span> Remote management and control protocol used when the client operating system is not running.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿œç¨‹ç®¡ç†ä¸ŽæŽ§åˆ¶åè®®æ•°æ®åŒ…å¤ä½åœ¨å¤ä½ã€ ç”µæºå¯åŠ¨ä»¥-åŠç”µæºå…³é—­å‘¨æœŸä¸­è¢«äº¤æ¢ï¼Œå…¶ä¸­æ¯ä¸€ä¸ªæ•°æ®åŒ…å‡æœ‰ä¸åŒçš„ä¿¡æ¯ç±»åž‹ã€‚</span> Remote management and control protocol data packet is reset in reset, power up to - and power is switched off period, wherein each data packet has different types of information.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90é€šè¿‡æ¡æ‰‹åè®®æ¥ç¡®å®šå®¢æˆ·ç«¯æŠ¥è­¦æ ‡å‡†æ ¼å¼-è¿œç¨‹ç®¡ç†ä¸ŽæŽ§åˆ¶åè®®çš„åŠŸèƒ½ï¼Œè¯¥æ¡æ‰‹åè®®åˆ©ç”¨é€šè¿‡å®¢æˆ·ç«¯ç¡®è®¤çš„&#34;å½“å‰æŽ¢å¯»è¯·æ±‚&#34;ï¼ˆpresence-ping-request)ä»¥åŠåŽç»­ç”¨ä»¥æŒ‡ç¤ºæ‰€ä½¿ç”¨çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼ç‰ˆæœ¬çš„&#34;å½“å‰æŽ¢å¯»&#34;ï¼ˆpresence-ping)ã€‚</span> The remote management server 90 determines the client Alert Standard Format handshake protocol - functions of a remote management and control protocol, the handshake protocol with an acknowledgment by the client &#34;current probe request&#34; (presence-ping-request), and to indicate the subsequent alert standard format version using the &#34;current seek&#34; (presence-ping).</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90æŽ¥ç€ä¼ é€è¯·æ±‚è‡³å®¢æˆ·ç«¯ä»¥æŒ‡ç¤ºè¯¥å®¢æˆ·ç«¯çš„é…ç½®ï¼Œä¹Ÿå°±æ˜¯è¯¥å®¢æˆ·ç«¯è®¤å¯å¹¶è·Ÿéšç€ä¸€ä¸ªåœ¨&#34;æ­£å¸¸å¯åŠ¨çŠ¶æ€&#34;æœŸé—´å‚¨å­˜åœ¨éžæ˜“å¤±æ€§å†…å­˜ä¸­ç»™å‡ºè¯¥å®¢æˆ·ç«¯é…ç½®çš„ä¿¡æ¯ã€‚</span> The remote management server 90 then transmits a request to the client to indicate that the configuration of the client, the client is recognized and stored during a follow &#34;normal startup state&#34; is given to the client configuration information in the nonvolatile memory .</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥è¿œç¨‹ç®¡ç†ä¸ŽæŽ§åˆ¶åè®®æ•°æ®åŒ…åŒ…æ‹¬å†…å®¹å­—æ®µã€ç±»åž‹å­—æ®µã€åç§»å­—æ®µä»¥åŠæ•°å€¼å­—æ®µã€‚</span> The remote management and control protocol data packet includes a content field, type field, an offset field and a numeric field.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿œç¨‹ç®¡ç†ä¸ŽæŽ§åˆ¶åè®®ä¿¡æ¯å¤„ç†åŒ…æ‹¬æ¥è‡ªè¿œç¨‹ç®¡ç†æœåŠ¡å™¨90çš„è¯·æ±‚ä»¥åŠä¸€ç”¨äºŽç¡®è®¤çš„å®šæ—¶ç­‰å¾…ï¼Œå…¶åŽè·Ÿéšç€ç”¨äºŽå“åº”çš„ç¬¬äºŒå®šæ—¶ç­‰å¾…ã€‚</span> Remote management and control protocol request from the information processing includes the remote management server 90 and a timing for waiting for a confirmation, followed by a second timing with wait for a response.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å½“ç”¨äºŽè®¤å¯æˆ–å“åº”çš„æ—¶é—´é™åˆ¶è¶…è¿‡æ—¶ï¼Œè¿œç¨‹ç®¡ç†æœåŠ¡å™¨90éšå³äº†è§£å®¢æˆ·ç«¯éœ€è¦é‡æ–°ä¼ é€æŸäº›æ•°æ®åŒ…æˆ–å› ä¸ºè¯¥å®¢æˆ·ç«¯æˆ–é€šä¿¡è¿žæŽ¥çš„å¤±è´¥æ‰€å¯¼è‡´ä¸Žè¯¥å®¢æˆ·ç«¯å¤±åŽ»è”ç³»ã€‚</span> When the time for acceptance or response limit is exceeded, the remote management server 90 then understand client needs to retransmit certain packets or because the client or failure of communication connection as a result lost contact with the client.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109å¿…é¡»å¯ä»¥åœ¨æ— é¡»æ“ä½œç³»ç»Ÿä»‹å…¥çš„æƒ…å†µä¸‹æŠ¥å‘Šå…¶IPåœ°å€ï¼ˆæˆ–å…¶å®ƒç›¸ç­‰çš„ä¿¡æ¯ï¼‰ã€‚</span> Alert Standard Format must network adapter card 109 may report its IP address (or other equivalent information) in the case without operating system intervention.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å› æ­¤ï¼Œè¯¥æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109å¿…é¡»å¯ä»¥åœ¨è¯¥æ“ä½œç³»ç»Ÿæ‰§è¡Œæ—¶åœ¨ä¸å¹²æ‰°åœ°å€è§£æžåè®®(ARP)æ•°æ®åŒ…çš„æƒ…å†µä¸‹é€šè¿‡æ“ä½œç³»ç»ŸæŽ¥æ”¶æˆ–å“åº”åœ°å€è§£æžåè®®è¯·æ±‚ï¼Œå¹¶åœ¨é…ç½®ä¸ºå”¤é†’è¯¥åœ°å€è§£æžåè®®æ•°æ®åŒ…æ—¶å°†è¯¥åœ°å€è§£æžåè®®æ•°æ®åŒ…å”¤é†’ã€‚</span> Therefore, when the Alert Standard Format network adapter card 109 may be not interfere Address Resolution Protocol (ARP) packets when the operating system is performed by the operating system receives the ARP request or response, and is configured to wake up the ARP packet when the wake-ARP packet.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£åŒ…æ‹¬å”¤é†’åœ°å€è§£æžåè®®æ•°æ®åŒ…çš„æ ‡å‡†é…ç½®ã€‚</span> The Advanced Configuration and Power Interface includes a wake standard ARP packet configuration.</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸‹é¢çš„å†…å®¹ä½œä¸ºå®¢æˆ·ç«¯é…ç½®çš„æŒ‡ç¤ºä»Žå®¢æˆ·ç«¯å‘é€åˆ°è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90:ç”¨ä»¥è¯†åˆ«ä¼ æ„Ÿå™¨åŠå…¶ç‰¹æ€§çš„é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£æè¿°è¡¨ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼åŠŸèƒ½ä¸Žå…³äºŽå¹³å°äº‹ä»¶é™·é˜±ä¿¡æ¯çš„ç³»ç»Ÿç±»åž‹ï¼Œä»¥åŠå®¢æˆ·ç«¯å¯¹äºŽè¯¥è¿œç¨‹ç®¡ç†æŽ§åˆ¶åè®®ä¸Žæœ€åŽè¿œç¨‹ç®¡ç†æŽ§åˆ¶åè®®æŒ‡ä»¤çš„æ”¯æŒï¼›è¯¥å®¢æˆ·ç«¯å¦‚ä½•é…ç½®é€‰æ‹©çš„æ“ä½œç³»ç»Ÿå¯åŠ¨ç»´æŒç›‘è§†å®šæ—¶å™¨ï¼›ä»¥åŠç”¨äºŽå¹³å°äº‹ä»¶é™·é˜±ä¿¡æ¯çš„é€šç”¨å”¯ä¸€æ ‡è¯†ç¬¦(UUID)/å…¨å±€å”¯ä¸€æ ‡è¯†ç¬¦çš„ç³»ç»Ÿç®¡ç†BIOSè¯†åˆ«ã€‚</span> The following contents of which indicates that the client configuration sent from the client to the remote management server 90: Advanced Configuration and Power Interface Description Table is used to identify the sensor and its properties, and System Alert Standard Format type information about the platform event trap, and client support for the remote management control protocol and remote management control protocol final instructions; how to configure the client to select the operating system starts to maintain the watchdog timer; and a platform event trap information universally unique identifier (UUID) / global system management BIOS recognition of the unique identifier.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ¥è­¦æ ‡å‡†æ ¼å¼å¯¹è±¡éµå¾ªç®€ç§°ä¸º&#34;é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£&#34;çš„é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è½¯ä»¶è¯­è¨€ã€‚</span> Alert Standard Format object obeys referred to as &#34;Advanced Configuration and Power Interface&#34; Advanced Configuration and Power Interface software language.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å›¾2ä¸­ï¼Œæ˜¾ç¤ºäº†åˆ©ç”¨å‚¨å­˜åœ¨Bå·¥0S122çš„ç¨‹åºä»£ç æ¥åˆå§‹åŒ–è®¡ç®—æœºç³»ç»Ÿçš„çŽ°æœ‰æ–¹æ³•çš„æµç¨‹å›¾ã€‚</span> In FIG. 2, the conventional method shows a flow diagram of program code to initialize the B station 0S122 computer system using a storage.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤136ä¸­ï¼Œåœ¨ç”µæºåˆå§‹åŒ–æœŸé—´ï¼Œè¯¥ç”µæºç”Ÿæˆç”µæºæ­£å¸¸ä¿¡å·åˆ°åŒ—æ¡¥104ã€‚</span> In step 136, during the initialization power source, the power supply generates the normal signal 104 to north bridge.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤138ä¸­ï¼Œå½“æŽ¥æ”¶åˆ°æ¥è‡ªè¯¥ç”µæºçš„ç”µæºæ­£å¸¸ä¿¡å·ï¼Œå—æ¡¥112 (æˆ–åŒ—æ¡¥104)åœæ­¢ä¸ºå¤„ç†å™¨102è¯„ä¼°å¤ä½ä¿¡å·ã€‚</span> In step 138, when receiving the power signal from the power supply is normal, a south bridge 112 (or north bridge 104) to stop the processor 102 evaluates the reset signal.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤140ä¸­ï¼Œåœ¨åˆå§‹åŒ–æœŸé—´ï¼Œå¤„ç†å™¨102è¯»å–é¢„è®¾çš„è·³è½¬ï¼ˆjump) ä½ç½®ã€‚</span> In step 140, during initialization, the processor 102 reads a preset jump (Jump) position.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å†…å­˜ä¸­çš„é¢„è®¾çš„è·³è½¬ä½ç½®é€šå¸¸åœ¨FFFFOhã€‚</span> Jump preset position in memory usually FFFFOh.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤142ä¸­ï¼Œå¤„ç†å™¨102æ‰§è¡Œè·³è½¬è‡³åªè¯»å­˜å‚¨å™¨BI0S112ä¸­é€‚å½“çš„BIOSç¨‹åºä»£ç ä½ç½®(å¦‚FFFF0h)ï¼Œå¤åˆ¶è¯¥BIOSç¨‹åºä»£ç è‡³éšæœºå­˜å–å­˜å‚¨å™¨106ï¼Œå¹¶å¼€å§‹å¤„ç†æ¥è‡ªéšæœºå­˜å–å­˜å‚¨å™¨106çš„BIOSç¨‹åºä»£ç æŒ‡ä»¤ã€‚</span> In step 142, the processor 102 executes a jump to the ROM BIOS program BI0S112 appropriate code location (e.g. FFFF0h), copying the BIOS code into a random access memory 106, and starts processing from the random access memory 106 BIOS program code instructions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤144ä¸­ï¼Œ é€šè¿‡å¤„ç†å™¨102æ‰€å¤„ç†çš„BIOSç¨‹åºä»£ç æ‰§è¡Œå¼€æœºè‡ªæ£€ã€‚</span> In step 144, BIOS program processed by the processor 102 POST code execution.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤146ä¸­ï¼ŒæŽ¥ç€è¯¥BIOSç¨‹åºä»£ç å¯»æ‰¾é¢å¤–çš„BIOSç¨‹åºä»£ç ï¼Œ ä¾‹å¦‚æ¥è‡ªè§†é¢‘æŽ§åˆ¶å™¨ã€IDEæŽ§åˆ¶å™¨ã€å°åž‹è®¡ç®—æœºç³»ç»ŸæŽ¥å£æŽ§åˆ¶å™¨ç­‰ï¼Œå¹¶æ˜¾ç¤ºå¯åŠ¨ä¿¡æ¯ç•Œé¢ã€‚</span> In step 146, the BIOS program code then looking for additional BIOS program code, for example, from the video controller, IDE, controllers, small computer system interface controller or the like, and displays the startup screen.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸¾ä¾‹è€Œè¨€ï¼Œè¯¥è§†é¢‘æŽ§åˆ¶å™¨BIOSé€šå¸¸ä½äºŽC000hï¼Œ è€ŒIDEæŽ§åˆ¶å™¨BIOSé€šå¸¸ä½äºŽC800hã€‚</span> For example, the video controller typically located C000h BIOS, BIOS and the IDE controller typically located C800h.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤148ä¸­ï¼Œè¯¥BIOSç¨‹åºä»£ç å¯æ‰§è¡Œé¢å¤–çš„ç³»ç»Ÿæµ‹è¯•ï¼Œä¾‹å¦‚éšæœºå­˜å–å­˜å‚¨å™¨å®¹é‡è®¡ç®—æµ‹è¯•ï¼Œä»¥åŠåŒ…æ‹¬è¯†åˆ«é€šä¿¡ç«¯å£ï¼ˆCOM)(ä¸²è¡Œç«¯å£ï¼‰ä¸Žæ‰“å°æœºç«¯å£ï¼ˆLPT)(å¹¶åˆ—ç«¯å£ï¼‰ çš„ç³»ç»Ÿæ¸…å•ã€‚</span> In step 148, the BIOS program code executable test additional system, such as a random access memory capacity calculation test, and comprising identifying a communication port (the COM) (serial port) to the printer port (the LPT) (parallel port) system list.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤150ä¸­ï¼Œé¢å¤–çš„ç³»ç»Ÿæµ‹è¯•åŒ…æ‹¬æŠ¥è­¦æ ‡å‡†æ ¼å¼ã€é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£ã€ä»¥åŠåŒ…æ‹¬åˆå§‹åŒ–ä¸Žè¿œç¨‹ç®¡ç†æœåŠ¡å™¨90é€šä¿¡è¿žæŽ¥çš„ä»¥å¤ªç½‘åˆå§‹åŒ–ç­‰ã€‚</span> In step 150, the test system comprises additional Alert Standard Format, Advanced Configuration and Power Interface, Ethernet, and the like comprising initializing the remote management server 90 initializes the communication connection.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥BIOSç¨‹åºä»£ç è¿˜è¯†åˆ«å³æ’å³ç”¨è£…ç½®ä¸Žå…¶å®ƒç›¸ç±»ä¼¼çš„è£…ç½®ï¼Œå¹¶æ˜¾ç¤ºè¿™äº›è¯†åˆ«çš„è£…ç½®çš„ç®€è¦ç•Œé¢ã€‚</span> The Plug and Play BIOS program code further identification means and other similar means, and a display device interface brief these identified.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤152ä¸­ï¼Œè¯¥BI0Sç¨‹åºä»£ç è¯†åˆ«å¯åŠ¨ä½ç½®ï¼Œä»¥åŠç›¸åº”çš„å¯åŠ¨åŒºã€‚</span> In step 152, the program code identifies BI0S start position, and the corresponding promoter region.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¯åŠ¨ä½ç½®å¯ä¸ºè½¯ç›˜é©±åŠ¨å™¨ã€ç¡¬ç›˜é©±åŠ¨å™¨ã€å…‰é©±å’Œè¿œç¨‹ä½ç½®ç­‰ã€‚</span> Start position may be floppy disk drives, hard disk drives, optical drives, and a remote location.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨</span> in</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ­¥éª¤154ä¸­ï¼Œè¯¥BIOSç¨‹åºä»£ç æŽ¥ç€å‘¼å«åœ¨å¯åŠ¨åŒºçš„å¯åŠ¨åŒºç¨‹åºä»£ç ï¼Œ ä»¥é€šè¿‡è¯¸å¦‚æ“ä½œç³»ç»Ÿç­‰å¯åŠ¨è¯¥è®¡ç®—æœºç³»ç»Ÿã€‚</span> Step 154, then calls the BIOS program code, the program code promoter region of the promoter region, such as by the operating system to boot the computer system and the like.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">éœ€ç‰¹åˆ«æ³¨æ„è€…ï¼Œåœ¨å†·å¯åŠ¨æˆ–ç¡¬ï¼ˆé‡ï¼‰å¯åŠ¨ï¼ˆhard (re) boot)çš„æƒ…å†µä¸‹ï¼Œæ­¥éª¤136â€”154ä¸­æ‰€æœ‰æˆ–å¤§éƒ¨åˆ†çš„æè¿°å‡ä¼šå‘ç”Ÿã€‚</span> Who need special attention in the case, in a cold or hard start (re) start (hard (re) boot), the steps 136-154, all or most of the description will occur.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨çƒ­å¯åŠ¨æˆ–è½¯ï¼ˆé‡ï¼‰å¯åŠ¨ï¼ˆsoft (re) boot)çš„æƒ…å†µä¸‹ï¼Œè¯¥BIOSç¨‹åºä»£ç é€šå¸¸ä»Žæ­¥éª¤142è·³è‡³æ­¥éª¤148ï¼Œè€Œè·³è¿‡å¼€æœºè‡ªæ£€ã€å†…å­˜æ£€æµ‹ç­‰ç­‰ã€‚</span> In the case of soft or warm start (re) start (soft (re) boot), which BIOS program code typically jumps to step 148 from step 142, skipping the POST, the memory test and the like.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¸å¦‚æŠ¥è­¦æ ‡å‡†æ ¼å¼çš„è¿œç¨‹ç®¡ç†æŠ€æœ¯å–å†³äºŽç½‘ç»œé€‚é…å¡109ä¸ºè¯¥æ“ä½œç³»ç»Ÿ&#34;ä¸€æ­£å¸¸å¯åŠ¨&#34;è€Œè¢«è®¾ç½®ï¼Œæ®æ­¤è¯¥è¿œç¨‹ç®¡ç†æœåŠ¡å™¨ç¡¬ä»¶åŠ/æˆ–å›ºä»¶çš„åˆå§‹åŒ–å¯é€šè¿‡è¯¥æ“ä½œç³»ç»Ÿç›‘æŽ§ã€‚</span> Remote management technology such as an alarm standard format depends on the network adapter 109 for the operating system &#34;in a normal start&#34; is provided, whereby the remote management server hardware and / or firmware initialization by monitoring the operating system.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç”¨äºŽä¸ªäººè®¡ç®—æœºçš„è¿œç¨‹ç®¡ç†ä¸­çš„æ”¹è¿›å¯åŠ é€Ÿè¯¥è¿œç¨‹ç®¡ç†æœåŠ¡å™¨ç¡¬ä»¶åŠ/æˆ–å›ºä»¶çš„åˆå§‹åŒ–ä¸”å¯å‡è½»å¯¹äºŽæ“ä½œç³»ç»Ÿçš„ä¾èµ–ã€‚</span> Improved remote management for personal computer can accelerate the remote management server hardware initialization and / or firmware and reduce dependence on the operating system.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é•¿å¯åŠ¨æ—¶é—´çš„è®¡ç®—æœºç³»ç»Ÿ100ä¼šé™ä½Žæ•ˆçŽ‡ï¼Œæœ€èµ·ç ä¼šå¯¼è‡´ä½¿ç”¨&#39;è€…çš„ä¸è€çƒ¦ã€‚</span> Long start-up time of the computer system 100 may reduce the efficiency, the use of at least cause impatience &#39;&#39;s.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å¯èƒ½çš„æƒ…å†µä¸‹ç›®å‰å°½å¯èƒ½ç¸®çŸ­å¯åŠ¨æ—¶é—´å¹¶é¿å…ä¸éœ€è¦çš„é‡å¯åŠ¨ã€‚</span> Where possible the current situation as much as possible to shorten the start-up time and avoid unnecessary re-start.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å‘æ˜Žå†…å®¹åœ¨æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œæ­éœ²äº†ä¸€ç§æ“ä½œè®¡ç®—æœºç³»ç»Ÿçš„æ–¹æ³•ã€‚</span> SUMMARY OF THE INVENTION In one aspect of the present invention, discloses a method of operating a computer system.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥æ–¹æ³•åŒ…æ‹¬åœ¨å¾®æŽ§åˆ¶å™¨æŽ¥æ”¶ç”¨äºŽéªŒè¯ï¼ˆauthentication)çš„è¯·æ±‚ï¼Œå¹¶è¯·æ±‚æ¥è‡ªå®‰å…¨è£…ç½®çš„å®‰å…¨æ•°æ®ã€‚</span> The method includes receiving a request to verify the microcontroller (authentication) and requesting the security data from the security device.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥æ–¹æ³•è¿˜åŒ…æ‹¬åœ¨è¯¥å¾®æŽ§åˆ¶å™¨ä¸­æŽ¥æ”¶æ¥è‡ªè¯¥å®‰å…¨è£…ç½®çš„å®‰å…¨æ•°æ®ï¼Œå¹¶è¯„ä¼°è¯¥å®‰å…¨æ•°æ®ã€‚</span> The method further comprises receiving the security data from the security device of the microcontroller, and to assess the safety data.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥æ–¹æ³•åˆåŒ…æ‹¬å½“è¯¥å®‰å…¨æ•°æ®è¢«è¯„ä¼°ä¸ºå¯æŽ¥æ”¶æ—¶å‡†è®¸è¯¥éªŒè¯ã€‚</span> The method also includes permitting the secure authentication when the received data is to be assessed.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æœ¬å‘æ˜Žçš„å¦ä¸€æ–¹é¢ï¼Œæ­éœ²äº†ä¸€ç§é›†æˆç”µè·¯ã€‚</span> In another aspect of the present invention, it discloses an integrated circuit.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥é›†æˆç”µè·¯åŒ…æ‹¬ç”¨äºŽè¿žæŽ¥åˆ°ç¬¬ä¸€å¤–éƒ¨æ€»çº¿ä¸Žå¾®æŽ§åˆ¶å™¨çš„ç¬¬ä¸€æ€»çº¿æŽ¥å£é€»è¾‘ã€‚</span> The integrated circuit includes a first bus for connecting to a first external bus interface logic of the microcontroller.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥å¾®æŽ§åˆ¶å™¨é…ç½®ä»¥æŽ¥æ”¶æ¥è‡ªé€šè¿‡ä¸åŒäºŽè¯¥ç¬¬ä¸€å¤–éƒ¨æ€»çº¿çš„ç›´æŽ¥è¾“å…¥çš„å®‰å…¨è£…ç½®è¾“å…¥ã€‚</span> The microcontroller is configured to receive input from the safety device by means other than the direct input of the first external bus.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥å¾®æŽ§åˆ¶å™¨è¿›ä¸€æ­¥ç”¨äºŽæŽ¥æ”¶è¯·æ±‚å¹¶é€šè¿‡è¯¥ç›´æŽ¥è¾“å…¥è¯¢é—®è¯¥å®‰å…¨è£…ç½®ã€‚</span> The microcontroller is further configured to receive a request through the security device directly to the input query.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æœ¬å‘æ˜Žçš„å¦ä¸€æ–¹é¢ï¼Œæ­éœ²äº†ä¸€ç§è®¡ç®—æœºç³»ç»Ÿã€‚</span> In another aspect of the present invention, discloses a computer system.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥è®¡ç®—æœºç³»ç»ŸåŒ…æ‹¬ç¬¬ä¸€å¤–éƒ¨æ€»çº¿ä¸Žä¸€é›†æˆç”µè·¯ã€‚</span> The computer system includes an integrated circuit with a first external bus.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥é›†æˆç”µè·¯åŒ…æ‹¬ç”¨ä»¥è¿žæŽ¥åˆ°ç¬¬ä¸€å¤–éƒ¨æ€»çº¿ä¸Žå¾®æŽ§åˆ¶å™¨çš„ç¬¬ä¸€æ€»çº¿æŽ¥å£é€»è¾‘ã€‚</span> The integrated circuit includes a first bus interface for connection to a first external bus logic of the microcontroller.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥å¾®æŽ§åˆ¶å™¨ç”¨äºŽæŽ¥æ”¶æ¥è‡ªé€šè¿‡ä¸åŒäºŽè¯¥ç¬¬ä¸€å¤–éƒ¨æ€»çº¿çš„ç›´æŽ¥è¾“å…¥çš„å®‰å…¨è£…ç½®è¾“å…¥ã€‚</span> The microcontroller for receiving the input from the safety device by means other than the direct input of the first external bus.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥å¾®æŽ§åˆ¶å™¨è¿›ä¸€æ­¥ç”¨äºŽæŽ¥æ”¶è¯·æ±‚å¹¶é€šè¿‡è¯¥ç›´æŽ¥è¾“å…¥è¯¢é—®è¯¥å®‰å…¨è£…ç½®ã€‚</span> The microcontroller is further configured to receive a request through the security device directly to the input query.</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é™„å›¾è¯´æ˜Žé€šè¿‡ä¸‹è¿°ç»“åˆé™„å›¾çš„è¯´æ˜Žå¯è½»æ˜“çš„äº†è§£æœ¬å‘æ˜Žçš„å†…å®¹ï¼Œå…¶ä¸­ç›¸åŒçš„ç»„ä»¶ç¬¦å·è¡¨ç¤ºç›¸åŒçš„ç»„ä»¶ï¼ŒåŒ…æ‹¬ï¼š .å›¾1Aä¸ºåœ¨å…ˆè®¡ç®—æœºç³»ç»Ÿçš„æ–¹æ¡†å›¾ï¼Œå›¾IBä¸ºåœ¨å…ˆå—æ¡¥çš„æ–¹æ¡†å›¾ï¼Œ ä»¥åŠå›¾1Cæ˜¾ç¤ºäº†åœ¨å…ˆè¿œç¨‹ç®¡ç†çš„ç»“æž„ï¼›å›¾2ä¸ºåˆ©ç”¨å‚¨å­˜åœ¨BIOSçš„ç¨‹åºä»£ç åˆå§‹åŒ–è®¡ç®—æœºç³»ç»Ÿçš„åœ¨å…ˆæ–¹æ³•çš„æµç¨‹å›¾ï¼›å›¾3Aä¸Ž3Bä¸ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸åŒæ–¹é¢ï¼Œå…·æœ‰è¿œç¨‹ç®¡ç†ç»“æž„çš„è®¡ç®—æœºç³»ç»Ÿçš„å®žæ–½ä¾‹çš„æ–¹æ¡†å›¾ï¼›å›¾4ä¸ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸åŒæ–¹é¢ï¼ŒåŒ…æ‹¬é›†æˆçš„æŠ¥è­¦æ ‡å‡†æ ¼å¼ã€é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£ï¼ŒåŠ/æˆ–ä»¥å¤ªç½‘åŠŸèƒ½çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥çš„å®žæ–½ä¾‹çš„æ–¹æ¡†å›¾ï¼› _å›¾5ä¸ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸åŒæ–¹é¢ï¼ŒåŒ…æ‹¬åœ¨æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥çš„å®žæ—¶æ—¶é’Ÿç”µæºäº•ä¸­çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å¯„å­˜å™¨çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥çš„å®žæ–½ä¾‹çš„æ–¹æ¡†å›¾ï¼›å›¾6ä¸ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œç”¨äºŽå¯åŠ¨åŒ…æ‹¬å›¾4ä¸­æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥çš„è®¡ç®—æœºç³»ç»Ÿçš„æ–¹æ³•çš„å®žæ–½ä¾‹çš„æµç¨‹å›¾ï¼›å›¾7A</span> BRIEF DESCRIPTION OF THE DRAWINGS readily understood by the following present invention, in which like reference numerals indicate like components, comprising: a. FIG. 1A is a block diagram of a prior computer system, FIG. IB is a prior Southbridge a block diagram, and FIG 1C shows the structure of a prior remote management; FIG. 2 is a flowchart of a method previously initialization program code stored in the computer system using the BIOS; 3A and 3B according to various aspects of the present invention, having a remote a block diagram of an embodiment of a computer system configuration management; 4 according to various aspects of the present invention, comprising an integrated alarm standard format, the embodiment of FIG alert standard format advanced configuration and power Interface, and / or the Ethernet function Southbridge a block diagram; FIG. 5 is a _ according to various aspects of the present invention, a block diagram of an embodiment of the alert standard format Southbridge power real-time clock well alert standard format alert standard format Southbridge of registers comprising; FIG. 6 according to the present invention is a aspect, includes a flowchart of an embodiment of the alert standard format Southbridge computer system for starting method of FIG. 4; FIG. 7A</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾7Bä¸ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸åŒæ–¹é¢ï¼Œç”¨äºŽæ“ä½œåŒ…æ‹¬å›¾4ä¸­çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥çš„è®¡ç®—æœºç³»ç»Ÿçš„æ–¹æ³•çš„å®žæ–½ä¾‹çš„æµç¨‹å›¾ï¼›å›¾8ä¸ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œè¿žæŽ¥è‡³å®‰å…¨è£…ç½®çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥çš„å®žæ–½ä¾‹çš„æ–¹æ¡†å›¾ï¼›ä»¥åŠå›¾9ä¸Žå›¾10ä¸ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸åŒæ–¹é¢ï¼Œåˆ©ç”¨ç›´æŽ¥è¿žæŽ¥çš„å®‰å…¨è£…ç½®æ¥éªŒè¯å®‰å…¨æŽˆæƒçš„æ–¹æ³•çš„å®žæ–½ä¾‹çš„æµç¨‹å›¾ã€‚</span> 7B is according to various aspects of the present invention, a method flowchart of an embodiment of the Alert Standard Format includes a south bridge in the computer system of FIG 4 for operating; Figure 8 is an aspect of the present invention, connected to a safety device block diagram of an embodiment of the alert standard format Southbridge; and a flowchart of an embodiment FIGS. 9 and 10 according to various aspects of the present invention, the use of the safety device is directly connected to validate the security authorization process.</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æœ¬å‘æ˜Žå¯å®¹è®¸ä¸åŒçš„ä¿®æ”¹ã€å¯æ›¿ä»£çš„å½¢å¼ã€ç‰¹å®šçš„å®žæ–½ä¾‹ç­‰å·²é€šè¿‡é™„å›¾ä¸Žæ­¤å¤„çš„å®žæ–½ä¾‹è¯¦ç»†æ­éœ²ã€‚</span> The present invention is susceptible to various modifications, alternative forms, specific embodiments have been disclosed in detail by the other embodiments and the accompanying drawings embodiments herein.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç„¶è€Œåº”å½“äº†è§£æ­¤å¤„çš„ç‰¹å®šå®žæ–½ä¾‹å¹¶éžç”¨ä»¥å°†æœ¬å‘æ˜Žé™å®šåœ¨æ‰€æ­ç¤ºçš„ç‰¹å®šå½¢å¼ï¼Œç›¸åçš„ï¼Œæœ¬å‘æ˜Žå°†æ¶µç›–æ‰€æœ‰ç­‰æ•ˆä¿®æ”¹ä»¥åŠæ›¿æ¢ï¼Œä¸”æœ¬å‘æ˜Žçš„ç²¾ç¥žä¸ŽèŒƒå›´å¦‚åŽè¿°çš„æƒåˆ©è¯·æ±‚æ‰€åˆ—ã€‚</span> It should be understood however, specific embodiments herein are not intended to limit the invention to the particular forms disclosed, but rather, the invention is to cover all modifications equivalents, and alternatives, and the spirit and scope of the invention as later claimed request listed.</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å…·ä½“å®žæ–½æ–¹å¼æœ¬å‘æ˜Žçš„å®žæ–½ä¾‹å°†æ­éœ²å¦‚ä¸‹ã€‚</span> DETAILED DESCRIPTION Example embodiments of the present invention will be disclosed below.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸ºäº†æ¸…æ™°èµ·è§ï¼Œæœ¬è¯´æ˜Žä¹¦ä¸ä¼šå°†å®žé™…å®žæ–½æ—¶çš„æ‰€æœ‰ç‰¹å¾å…¨éƒ¨æ­éœ²ã€‚</span> For clarity, this description will not all features of an actual implementation at all disclosed.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç„¶è€Œï¼Œåº”è¯¥äº†è§£çš„æ˜¯åœ¨ä»»ä½•è¿™äº›å®žé™…å®žæ–½ä¾‹çš„å¼€å‘ä¸­ï¼Œé¡»è¿›è¡Œå¤šä¸ªå®žæ–½ç‰¹å®šçš„å†³å®šä»¥è¾¾åˆ°ç ”å‘è€…çš„ç‰¹å®šç›®çš„ï¼Œä¾‹å¦‚éµå¾ªä¸Žç³»ç»Ÿç›¸å…³æˆ–ä¸Žå•†ä¸šç›¸å…³çš„é™åˆ¶ç­‰ï¼Œè¿™äº›é™åˆ¶æ¯ç§å®žæ–½å„ä¸ç›¸åŒã€‚</span> However, it should be understood that the development of any such actual embodiment, the implementation must be more specific decisions to achieve the specific purpose of developers, such as compliance with system-related and business-related or restrictions, these restrictions every implementation different.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ­¤å¤–ï¼Œåº”å½“äº†è§£è¿™ç§å¼€å‘æ˜¯å¤æ‚ä¸”è€—æ—¶çš„ï¼Œä½†å¯¹æœ¬é¢†åŸŸæŠ€æœ¯äººå‘˜è€Œè¨€æ˜¯ä¾‹è¡Œå…¬äº‹ã€‚</span> In addition, it should be understood that such a development is complex and time consuming, but for those of skill in a matter of routine.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸Žå‚è€ƒç¬¦å·ç›¸å…³çš„æ–‡å­—è¿ç”¨æ„åœ¨æ˜¾ç¤ºä¸Žè¯¥å‚è€ƒç¬¦å·ç›¸è¿žæŽ¥çš„é¡¹çš„å¯æ›¿æ¢å®žæ–½ä¾‹æˆ–ä¾‹ç¤ºã€‚</span> Reference symbol character associated with the use of the embodiment is intended to display items connected to the reference symbols or alternative embodiment illustrated.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä»¥ä¸‹å…±åŒæœªå†³çš„çš„ç¾Žå›½ä¸“åˆ©ç”³è¯·æ¡ˆåœ¨æ­¤ä¸Žæœ¬æ¡ˆå…±åŒå‚è€ƒï¼Œè¿™äº›ç”³è¯·æ¡ˆå¦‚ä¸‹ï¼š(LPCæ‰©å±•ç”³è¯·æ¡ˆ)æ¡ˆåä¸º&#34;Method and Apparatus for Extending Legacy Computer Systems&#34;,å…¶å‘æ˜Žäººä¸ºDale E. Gulickï¼Œç”³è¯·æ›°ä¸º2000å¹´4æœˆ7æ—¥ï¼Œç¾Žå›½ç”³è¯·å·ä¸º09/544,858;ä»¥åŠ(å®‰å…¨æ‰§è¡Œæ¨¡å¼ç”³è¯·æ¡ˆï¼‰ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/852ï¼Œ 372å·ï¼Œå…¶æ¡ˆåä¸º&#34;Secure Execution Box and Method&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ10 æ—¥ï¼Œå‘æ˜Žäººä¸ºDale E. Gulickä»¥åŠGeoffrey S. Strongin;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/852,942å·ï¼Œå…¶æ¡ˆåä¸º&#34;Coå³uter System Architecture for Enhanced Security and Manageability&#34;, ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ10æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Stronginä»¥åŠDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853ï¼Œ 395å·,å…¶æ¡ˆåä¸º&#34;Enhanced Security and Manageability using Secure Storage in a Personal Computer System&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Strongin ä»¥åŠDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853, 446å·ï¼Œå…¶æ¡ˆåä¸º&#34;Resource Sequester Mechanism&#34;,</span> Following co-pending U.S. patent application herein with reference to the common case, these applications are as follows: (LPC extended application) text entitled &#34;Method and Apparatus for Extending Legacy Computer Systems&#34;, whose inventors are Dale E. Gulick, said application is April 7, 2000, US application No. 09 / 544,858; and (secure execution mode application) US Patent application No. 09/852, 372, his case called &#34;secure execution Box and Method&#34;, apply date of May 10, 2001, inventor Dale E. Gulick and Geoffrey S. Strongin; US Patent application No. 09 / 852,942, which read called &#34;Co that is uter System Architecture for Enhanced Security and Manageability&#34;, filed May 10, 2001, inventor Geoffrey S. Strongin and Dale E. Gulick; US Patent application No. 09/853, 395, his case called &#34;Enhanced Security and Manageability using Secure Storage in a Personal Computer System&#34;, apply date of May 11, 2001, inventors Geoffrey S. Strongin and Dale E. Gulick; US Patent application No. 09/853, 446, his case called &#34;Resource Sequester Mechanism&#34;,</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853ï¼Œ 447å·ï¼Œå…¶æ¡ˆåä¸º&#34;Integrated Circuit for Security and Manageability&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºDale E. Gulickä»¥åŠGeoffrey S. Strongin;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853,225å·ï¼Œå…¶æ¡ˆåä¸º&#34;System Management Mode Duration and Management&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Stronginä»¥åŠDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853, 226å·ï¼Œå…¶æ¡ˆåä¸º&#34;Mechanism for Closing Back Door Access Mechanisms in Personal Computer Systems&#34;, ç”³</span> Please date of May 11, 2001, inventor Dale E. Gulick; US Patent Application No. 09/853, 447, his case called &#34;Integrated Circuit for Security and Manageability&#34;, filed on May 11, 2001 , inventor Dale E. Gulick and Geoffrey S. Strongin; US Patent application No. 09 / 853,225, which read called &#34;System Management Mode Duration and Management&#34;, filed on May 11, 2001, inventor Geoffrey S. Strongin and Dale E. Gulick; US Patent application No. 09/853, 226, his case called &#34;Mechanism for Closing Back Door Access Mechanisms in Personal Computer Systems&#34;, Shen</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Strongin;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/854,040å·ï¼Œå…¶æ¡ˆåä¸º&#34;Cryptographic Randomness Register for Computer System Security&#34;, ç”³è¯·æ—¥ä¸º2001 å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853,465å·ï¼Œå…¶æ¡ˆåä¸º&#34;Cryptographic Command-Response Access to a Memory in a Personal Computer System&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Strongin;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853ï¼Œ 443å·ï¼Œå…¶æ¡ˆåä¸º&#34;Protection Mechanism for Biometric Iå©ut Data&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºDale E. Gulickä»¥åŠGeoffrey S. Strongin;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853,437å·ï¼Œå…¶æ¡ˆåä¸º&#34;Personal Computer Security Mechanism&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Stronginä»¥åŠDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/853, 335å·ï¼Œå…¶æ¡ˆåä¸º&#34;Asset Sharing between Host Processor and Security Hardware&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ11 æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Stronginä»¥åŠDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³</span> Please date of May 11, 2001, inventors Geoffrey S. Strongin; US Patent Application No. 09 / 854,040, which read called &#34;Cryptographic Randomness Register for Computer System Security&#34;, filed on May 11, 2001, inventors Dale E. Gulick; U.S. Patent application No. 09 / 853,465, which case called &#34;Cryptographic Command-Response Access to a Memory in a Personal Computer System&#34;, filed May 11, 2001, inventor Geoffrey S . Strongin; US Patent application No. 09/853, 443, his case called &#34;Protection Mechanism for Biometric I knock ut Data&#34;, filed on May 11, 2001, inventor Dale E. Gulick and Geoffrey S. Strongin ; US Patent application No. 09 / 853,437, which read called &#34;Personal Computer Security Mechanism&#34;, filed on May 11, 2001, inventor Geoffrey S. Strongin and Dale E. Gulick; US Patent application No. 09/853 No. 335, his case called &#34;Asset Sharing between Host Processor and Security Hardware&#34;, filed on May 11, 2001, inventor Geoffrey S. Strongin and Dale E. Gulick; US Patent application</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç¬¬09/853,234å·ï¼Œå…¶æ¡ˆåä¸º&#34;Interruptable and Re-enterable System Management Mode Programming Code&#34;, ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ11æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Stronginä»¥åŠDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/871,084å·ï¼Œå…¶æ¡ˆåä¸º&#34;Locking Mechanism Override and Disable for Personal Computer ROM Access Protection&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ30æ—¥ï¼Œå‘æ˜Žäººä¸ºFrederick D. Weberä»¥åŠDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/871,511å·ï¼Œå…¶æ¡ˆåä¸º&#34;Monotonic Counter Mechanism for Computer System Security&#34;, ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ30æ—¥ï¼Œå‘æ˜Žäººä¸ºFrederick D. Weberä»¥åŠDale E. Gulick;ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/870ï¼Œ 890å·ï¼Œå…¶æ¡ˆåä¸º&#34;Secure Booting of a Personal Computer System&#34;,ç”³è¯·æ—¥ä¸º2001å¹´5æœˆ30æ›°ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Stronginã€ Dale E. Gulickä»¥åŠFrederick D. Weber; ä»¥åŠ</span> No. 09 / 853,234, which case called &#34;Interruptable and Re-enterable System Management Mode Programming Code&#34;, filed May 11, 2001, inventor Geoffrey S. Strongin, and Dale E. Gulick; U.S. Patent Application No. 09 / No. 871,084, his case called &#34;Locking Mechanism Override and Disable for Personal Computer ROM Access Protection&#34;, filed on May 30, 2001, inventor Frederick D. Weber and Dale E. Gulick; US Patent application No. 09 / No. 871,511, his case called &#34;Monotonic Counter Mechanism for Computer System Security&#34;, filed on May 30, 2001, inventor Frederick D. Weber and Dale E. Gulick; US Patent application No. 09/870, 890, which text entitled &#34;Secure Booting of a Personal Computer System&#34;, filed on May 30, 2001, saying, inventor Geoffrey S. Strongin, Dale E. Gulick and Frederick D. Weber; and</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç¾Žå›½ä¸“åˆ©ç”³è¯·ç¬¬09/870,889å·ï¼Œå…¶æ¡ˆåä¸º[&#34;&#34;External Locking Mechanism for Personal Computer Memory Locations&#34;, ç”³è¯·æ—¥ä¸º2001 å¹´5æœˆ30æ—¥ï¼Œå‘æ˜Žäººä¸ºGeoffrey S. Stronginã€ Dale E. Gulickä»¥åŠFrederick D. Weberã€‚åœ¨å¯¹è¿™äº›æ–‡ä»¶çš„å†…å®¹ä¸ä¾µæƒä¸Žä¸å…è´£çš„å‰æä¸‹ï¼Œæä¾›ä»¥ä¸‹éžä¸“åˆ©æ–‡ä»¶ä½œä¸ºæœ¬è¯´æ˜Žä¹¦çš„å‚è€ƒï¼Œè¿™äº›æ–‡ä»¶å†…å®¹å¦‚ä¸‹ï¼š(ASF )æŠ¥è­¦æ ‡å‡†æ ¼å¼è§„èŒƒï¼ˆAlert Standard Format Specification), DSP 0114ï¼Œ 2001å¹´6æœˆ20æ—¥ï¼Œ1. 03æˆ–æ›´æ—©çš„ç‰ˆæœ¬ï¼Œ http:ã€ƒwww. dmtf. org/spec/asf. html; (ACPI)é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒï¼ˆAdvanced Configuration and Power Interface Specification), 2000å¹´7æœˆ27æ—¥ï¼Œ2. 0æˆ–æ›´æ—©çš„ç‰ˆæœ¬ï¼Œ &#39;http://www. teleport. com/~acpi/spec. htm; (RFC1157)ç®€å•ç½‘ç»œç®¡ç†åè®®ï¼ˆA Simple Network Management Protocol),http:ã€ƒwww. ietf. org/rfc/rfc1157. txt;(Cé ‚)CIMæ ‡å‡†(CIM standards), http:ã€ƒwww. dmtf. org/spec/cims. html; (IPMI )æ™ºèƒ½å¹³å°ç®¡ç†æŽ¥å£è§„èŒƒï¼ˆIntelligent Platform Management Interfac</span> US Patent Application No. 09 / 870,889, which read the name [ &#34;&#34; External Locking Mechanism for Personal Computer Memory Locations &#34;, filed on May 30, 2001, inventor Geoffrey S. Strongin, Dale E. Gulick and Frederick D .. Weber without infringing content of these documents and not the exemption, the following non-patent documents incorporated by reference in this specification, the contents of these documents is as follows: (ASF) alert standard format specification (alert standard format specification), DSP 0114 2001 June 20, 103 or earlier, http: ã€ƒwww dmtf org / spec / asf html; (ACPI) advanced configuration and power Interface specification (advanced configuration and power Interface specification),.... ... 2000, July 27, 20 or earlier, &#39;http: // www teleport com / ~ acpi / spec htm; (RFC1157) SNMP (a Simple Network Management Protocol), http. ...: ã€ƒwww ietf org / rfc / rfc1157 txt; (C top) CIM standards (CIM standards), http:... ã€ƒwww dmtf org / spec / cims html; (IPMI) intelligent platform management Interface specification (intelligent Platform Management Interfac</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">e Specif icaition)ï¼Œ 1999å¹´8æœˆ26æ—¥ï¼Œç‰ˆæœ¬1.0ï¼Œä¿®å®šç‰ˆllæˆ–æ›´æ—©çš„ç‰ˆæœ¬ï¼Œhttp://developer, intel. com/design/server/ipmi/; (RFC1188)å…‰çº¤åˆ†å¸ƒå¼æ•°æ®æŽ¥å£ç½‘ç»œä¸Šçš„IPä»¥åŠåœ°å€è§£æžåè®®(IP and ARP onåˆšI Networks),http:ã€ƒwww. ietf. org/rfc/rfcl180. txt; (FRU) IPMIå­—æ®µå¯æ›¿ä»£å•å…ƒä¿¡æ¯å‚¨å­˜å®šä¹‰ï¼ˆIPMI Field Replaceable Unit (FRU) Information Storage Definition), 1998 å¹´9æœˆ16æ—¥ï¼Œç‰ˆæœ¬1. 0æˆ–æ›´æ—©çš„ç‰ˆæœ¬ï¼Œftp://download, intel. com/design/server/ipmi/frul010. pdf; (MTLS) Metoliousé«˜çº§é…ç½®å’Œç”µæºæŽ¥å£/ç®¡ç†è§„èŒƒ(Metolious ACPI/Manageability Specification), 1999å¹´4æœˆ30æ—¥ï¼Œç‰ˆæœ¬1. 0ï¼Œhttp://developer, intel. com/ial/metolious. index, htm; (NDCMP)ç½‘ç»œè£…ç½®ç­‰çº§ç”µæºç®¡ç†å‚è€ƒè§„èŒƒï¼ˆNetwork Device Class Power Management Reference Specification), 1997å¹´11æœˆ21æ›°, ç‰ˆæœ¬1. 0aï¼Œhttp://www. microsoft. com/hwdev/specs/Pmref/Pmnetwork. htm(PET)å¹³å°äº‹ä»¶é™·é˜±è§„èŒƒï¼ˆPlatform Event Trap Specification), 1998å¹´12æœˆ7æ—¥ï¼Œç‰ˆæœ¬</span> . E Specif icaition), 1999 August 26, version 1.0, revised edition ll or earlier, http: // developer, intel com / design / server / ipmi /; (RFC1188) Fiber Distributed Data Interface IP and address resolution protocol (IP and ARP on just I networks) on the network, http:... ã€ƒwww ietf org / rfc / rfcl180 txt; (FRU) IPMI field replaceable unit stored information defined in (IPMI field Replaceable unit ( .. FRU) Information Storage Definition), September 16, 1998, version 1.0 or earlier, ftp: // download, intel com / design / server / ipmi / frul010 pdf; (MTLS) Metolious advanced configuration and power Interface / management Instrumentation (Metolious ACPI / Manageability specification), April 30, 1999, version 1. 0, http:.. // developer, intel com / ial / metolious index, htm; (NDCMP) network device Class power management reference specification (Network Device Class power management reference specification), November 21, 1997, saying, version 1. 0a, http:.. // www microsoft com / hwdev / specs / Pmref / Pmnetwork htm (PET) platform event. trap specification (Platform Event trap specification), December 7, 1998, edition</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">1. 0æˆ–æ›´æ—©çš„ç‰ˆæœ¬ï¼Œftp://download, intel. com/design/server/ipmi/pet100. pdf;(SCMIS)ç³»ç»Ÿç®¡ç†æ€»çº¿æŽ§åˆ¶æ–¹æ³•æŽ¥å£è§„èŒƒï¼ˆSMBus Control Method Interface Specification), 1999å¹´12æœˆ10æ—¥ï¼Œç‰ˆæœ¬LOæˆ–æ›´æ—©çš„ç‰ˆæœ¬ï¼Œhttp:ã€ƒww. smbus. org/specs/index. html; (SMBIOS)ç³»ç»Ÿç®¡ç†BIOSå‚è€ƒè§„èŒƒï¼ˆSystem Management BIOS Reference Specification), 1999å¹´3æœˆ16æ—¥ï¼Œç‰ˆæœ¬2. 3. læˆ–æ›´æ—©çš„ç‰ˆæœ¬ï¼Œftp://download, intel. com/ial/wfm/smbios. pdf; (SMBUSâ€”2. 0)ç³»ç»Ÿç®¡ç†æ€»çº¿è§„èŒƒï¼ˆSystem Management Bus (SMBus) Specification), 2000å¹´å…«æœˆä¸‰æ—¥ï¼Œç‰ˆæœ¬2.0æˆ–æ›´æ—©çš„ç‰ˆæœ¬ï¼Œ http: ã€ƒsmbus. org/specs/index, html; ä»¥åŠ(RFCâ€”UDP)ä½¿ç”¨è€…æ•°æ®ç”µæŠ¥åè®®ï¼ˆUser Datagram Protocol), RFC 768ï¼Œhttp:ã€ƒww. ietf. org/rfc/rfc0768. txtè¯·å‚é˜…å›¾3Aä¸Žå›¾3Bï¼Œæ˜¾ç¤ºäº†æ ¹æ®æœ¬å‘æ˜Žçš„ä¸åŒæ–¹é¢ï¼Œå…·æœ‰è¿œç¨‹ç®¡ç†ç»“æž„çš„è®¡ç®—æœºç³»ç»Ÿ200Aä¸Ž200Bçš„å®žæ–½ä¾‹çš„æ–¹æ¡†å›¾ã€‚</span> . 1.0 or earlier, ftp: // download, intel com / design / server / ipmi / pet100 pdf; (SCMIS) control method of a system management bus interface specification (SMBus Control Method Interface Specification), December 1999 .. May 10, 2009, or earlier versions LO, http: ã€ƒww smbus org / specs / index html; (SMBIOS) system management BIOS reference specification (system management BIOS reference specification), 1999 March 16,. version 2. 3. l or earlier, ftp:.. // download, intel com / ial / wfm / smbios pdf; (. SMBUS-2 0) system management bus specification (system management bus (SMBus) specification) 2000 August 3, version 2.0 or earlier, http:. ã€ƒsmbus org / specs / index, html; and (RFC-UDP) user data telegram protocol (user Datagram protocol), RFC 768, http :... ã€ƒww ietf org / rfc / rfc0768 txt see FIG. 3A and 3B, a display, and a block diagram of an embodiment of a computer system 200B with remote management structure 200A according to various aspects of the present invention.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å›¾3Aä¸­ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212å¯åŒ…æ‹¬ç”¨äºŽå¢žå¼ºè¿œç¨‹ç®¡ç†èƒ½åŠ›çš„é›†æˆæŠ¥è­¦æ ‡å‡†æ ¼å¼ã€é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£åŠ/æˆ–ä»¥å¤ªç½‘ç­‰åŠŸèƒ½ã€‚</span> In FIG. 3A, Alert Standard Format for enhancing the south bridge 212 may include an integrated Alert Standard Format remote management capabilities, advanced configuration and power interface and / or Ethernet functions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾3Aä¸­çš„è®¡ç®—æœºç³»ç»Ÿ200AåŒ…æ‹¬å¤„ç†å™¨202ã€åŒ—æ¡¥204ã€å†…å­˜206ã€ åŠ é€Ÿå›¾å½¢ç«¯å£è£…ç½®208ã€å¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210ã€å¤–å›´è®¾å¤‡äº’è¿žè¿žæŽ¥å™¨211ã€æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212ã€ç”µæº213ã€å…ˆè¿›æŠ€æœ¯é™„ä»¶æŽ¥å£214ã€ç³»ç»Ÿç®¡ç†æ€»çº¿215ã€é€šç”¨ä¸²è¡Œæ€»çº¿æŽ¥å£216ã€ä½Žå¼•è„šè®¡æ•°æ€»çº¿218ã€è¾“å…¥/</span> The computer system of FIG. 3A 200A includes a processor 202, a north bridge 204, a memory 206, an accelerated graphics port means 208, a peripheral interconnect bus 210, peripheral device interconnection 211 Alert Standard Format south bridge 212, the power supply 213, advanced technology attachment interface 214, a system management bus 215, universal serial bus interface 216, low pin count bus 218, input /</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¾“å‡ºæŽ§åˆ¶èŠ¯ç‰‡ï¼ˆSuper I/Oâ„¢) 220ã€æ‰©å±•BIOSå†…å­˜222ç­‰ï¼Œå¯é€¸æ‹©çš„åŒ…æ‹¬æœ‰å¯†ç å¤„ç†å™¨224ä¸Žå—ä¿æŠ¤çš„å‚¨å­˜å•å…ƒ230ã€‚</span> Output control chip (Super I / O â„¢) 220, expansion BIOS memory 222, can select Yi processor 224 includes a password-protected and the storage unit 230.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”å½“äº†è§£åŒ—æ¡¥204 ä¸ŽæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212å¯åŒ…æ‹¬å•ä¸€èŠ¯ç‰‡æˆ–&#34;èŠ¯ç‰‡ç»„&#34;ä¸­çš„å¤šä¸ªèŠ¯ç‰‡ã€‚</span> It should be understood Northbridge 204 and Southbridge 212 Alert Standard Format may include a single chip or multiple chips &#34;chipset&#34; in.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿˜åº”äº†è§£ä¸Šè¿°çš„è®¡ç®—æœºç³»ç»Ÿ200Aä¸­å¯åŒ…æ‹¬å…¶å®ƒçš„æ€»çº¿ã€è£…ç½®åŠ/æˆ–å­ç³»ç»Ÿç­‰ï¼Œä¾‹å¦‚é«˜é€Ÿç¼“å­˜ã€è°ƒåˆ¶è§£è°ƒå™¨ã€å¹¶è¡Œæˆ–ä¸²è¡ŒæŽ¥å£ã€å°åž‹è®¡ç®—æœºç³»ç»ŸæŽ¥å£ç­‰ç­‰ã€‚</span> It is also understood that the above-described computer system 200A may include other buses, devices and / or other subsystems, such as caches, modems, parallel or serial interface, a small computer system interface and the like.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¤„ç†å™¨202è¿žæŽ¥åˆ°åŒ—æ¡¥204ã€‚</span> The processor 202 is connected to north bridge 204.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åŒ—æ¡¥204æä¾›å¤„äºŽå¤„ç†å™¨202ã€å†…å­˜206ã€åŠ é€Ÿå›¾å½¢ç«¯å£è£…ç½®208ä»¥åŠå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210ä¹‹é—´çš„æŽ¥å£ã€‚</span> Northbridge 204 provided in the processor 202, memory 206, acceleration 208 and an interface between the peripheral interconnect bus 210 graphics port device.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212åˆ™æä¾›å¤„äºŽå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210ã€è¿žæŽ¥åˆ°IDE æŽ¥å£214çš„å¤–å›´è£…ç½®ã€è£…ç½®ä¸Žå­ç³»ç»Ÿã€ç³»ç»Ÿç®¡ç†æ€»çº¿215ã€é€šç”¨ä¸²è¡Œæ€»çº¿æŽ¥å£216ä»¥åŠä½Žå¼•è„šè®¡æ•°æ€»çº¿218ä¹‹é—´çš„æŽ¥å£ã€‚</span> Alert Standard Format Southbridge 212 provided in the peripheral interconnect bus 210, a peripheral device connected to the IDE interface 214, and between the device and subsystem, system management bus 215, universal serial bus interface 216, and a low pin count bus 218 Interface.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾ä¸­çš„ç”µæº213è¿žæŽ¥åˆ°æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212ã€‚</span> Illustrated power supply 213 is connected to Southbridge 212 Alert Standard Format.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¶…çº§è¾“å…¥è¾“å‡ºèŠ¯ç‰‡220ã€æ‰©å±•BI0S222ä»¥åŠå¯†ç å¤„ç†å™¨224è¿žæŽ¥åˆ°ä½Žå¼•è„šè®¡æ•°æ€»çº¿218ã€‚</span> Super input output chip 220, and extended BI0S222 cryptographic processor 224 is connected to a low pin count bus 218.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å—ä¿æŠ¤çš„å‚¨å­˜å•å…ƒ230 é€šè¿‡å¯†ç å¤„ç†å™¨224è¢«è¿žæŽ¥ã€‚</span> Protected storage unit 230 is connected through the cryptographic processor 224.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åŒ—æ¡¥204æä¾›å¤„äºŽå¤„ç†å™¨202ã€å†…å­˜206ã€åŠ é€Ÿå›¾å½¢ç«¯å£è£…ç½®208 ä»¥åŠå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210ä¹‹é—´çš„æŽ¥å£ï¼ŒåŠ/æˆ–åœ¨è¯¥å¤„ç†å™¨202ã€å†…å­˜206ã€åŠ é€Ÿå›¾å½¢ç«¯å£è£…ç½®208ä»¥åŠå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210ä¸­çš„æŽ¥å£ã€‚</span> Northbridge 204 provided in the processor 202, memory 206, acceleration 208 and an interface between the peripheral interconnect bus graphics port device 210, and / or the processor 202, memory 206, an accelerated graphics port device 208, and Peripheral Component Interconnect 210 bus interface.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å…¸åž‹çš„ï¼Œå¯ç§»é™¤çš„å¤–å›´è£…ç½®æ’å…¥è¿žæŽ¥åˆ°å¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210çš„å¤–å›´è®¾å¤‡äº’è¿žæ’æ§½ï¼Œäº¦å³æ­¤å¤„æ‰€ç¤ºçš„å¤–å›´è®¾å¤‡äº’è¿žè¿žæŽ¥å™¨211ï¼Œä»¥è¿žæŽ¥åˆ°è®¡ç®—æœºç³»ç»Ÿ200Aã€‚</span> Typically, the peripheral device connected to the removable insert may be a Peripheral Component Interconnect Peripheral Component Interconnect bus slot 210, i.e. peripheral component interconnect connector 211 shown herein, to connect to the computer system 200A.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¯æ›¿ä»£çš„ï¼Œä½äºŽä¸»æ¿ä¸Šçš„è£…ç½®å¯ç›´æŽ¥è¿žæŽ¥è‡³å¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210ã€‚</span> Alternatively, the means located on the motherboard may be directly connected to a peripheral interconnect bus 210.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç³»ç»Ÿç®¡ç†æ€»çº¿215å¯åˆ©ç”¨å¤–å›´è®¾å¤‡äº’è¿žè¿žæŽ¥å™¨211ç”¨äºŽç³»ç»Ÿç®¡ç†æ€»çº¿215è¿žæŽ¥çš„éƒ¨åˆ†çš„æŽ¥è„šè€Œä¸Žå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210&#34;é›†æˆ&#34;ã€‚</span> The system management bus 215 may utilize Peripheral Component Interconnect 211 is connected to a system management bus 215 is connected to the pin portion 210 of the &#34;integrated&#34; with the Peripheral Component Interconnect bus.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212æä¾›å¤„äºŽå¤–å›´è®¾å¤‡äº’è¿žæ€»çº¿210ä¸Žè¯¸å¦‚è°ƒåˆ¶è§£è°ƒå™¨ã€æ‰“å°æœºã€é”®ç›˜ã€é¼ æ ‡ç­‰ä¸åŒçš„è£…ç½®å’Œå­ç³»ç»Ÿä¹‹é—´çš„æŽ¥å£ï¼Œ è¿™äº›è£…ç½®é€šå¸¸é€šè¿‡ä½Žå¼•è„šè®¡æ•°æ€»çº¿218(æˆ–è¯¸å¦‚Xæ€»çº¿æˆ–ISAæ€»çº¿ç­‰æ›´ä¸ºæ—©æœŸçš„æ€»çº¿æŽ¥å£ï¼‰è¿žæŽ¥åˆ°è®¡ç®—æœºç³»ç»Ÿ200Aã€‚</span> Alert Standard Format in Southbridge 212 provides an interface between the bus 210 and a peripheral component interconnect various devices and subsystems, such as a modem, a printer, a keyboard, a mouse, etc., these devices typically by a low pin count bus 218 (or buses, or such as X ISA bus and other more early bus interface) to the computer system 200A.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212 åŒ…æ‹¬ç”¨äºŽå°†è¿™äº›è£…ç½®ä¸Žè®¡ç®—æœºç³»ç»Ÿçš„å…¶ä½™éƒ¨åˆ†æŽ¥å£çš„é€»è¾‘ï¼ŒæŽ¥å£é€šè¿‡IDEæŽ¥å£214ã€ç³»ç»Ÿç®¡ç†æ€»çº¿215ã€ä¼˜é€‰æ”¯æŒæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212å¤–éƒ¨çš„ä¸»è£…ç½®ï¼ˆmaster)ã€é€šç”¨ä¸²è¡Œæ€»çº¿æŽ¥å£216ä»¥åŠä½Žå¼•è„šè®¡æ•°æ€»çº¿218ã€‚</span> Alert Standard Format south bridge 212 includes the logic for the remaining part of the interface these devices with the computer system, the interface through the IDE interface 214, a system management bus 215, alarm 212 preferably supports standard format Southbridge external master device (Master), GM serial bus interface 216, and a low pin count bus 218.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”è¯¥ç†è§£çš„æ˜¯ä½Žå¼•è„šè®¡æ•°æ€»çº¿218çš„æ“ä½œå¯ä¾æ®åœ¨å…ˆçš„1997å¹´9</span> It should be appreciated that the operation of a low pin count bus 218 may vary depending on the preceding September 1997</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æœˆ29æ—¥æ‰€å‘å¸ƒçš„ä½Žå¼•è„šè®¡æ•°æ€»çº¿æŽ¥å£è§„èŒƒä¿®è®¢ç‰ˆæœ¬1.0ã€‚</span> Bus interface specification revision count low pin on May 29 issued 1.0.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä½Žå¼•è„šè®¡æ•°æ€»çº¿218ä¹Ÿå¯ä¾æ®å…ˆå‰æ‰€æåŠçš„LPCæ‰©å±•ç”³è¯·çš„æ‰©å±•ä½Žå¼•è„šè®¡æ•°æ€»çº¿è§„èŒƒã€‚</span> Low pin count bus 218 can also be extended extended application based on a low pin count bus specification previously mentioned LPC.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ‰©å±•BI0S222åŒ…æ‹¬ä¸åŒäºŽæˆ–é™„åŠ äºŽè¯¥BIOSå†…å­˜112çš„é¢å¤–å†…å­˜ä½ç½®ã€‚</span> BI0S222 extended to include additional or different than the additional memory location in BIOS memory 112.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥é¢å¤–çš„å†…å­˜ä½ç½®å¯å…·æœ‰ç‰¹å®šè¯»å–/å†™å…¥å…è®¸åŠ/æˆ–å®‰å…¨çš„å†…å­˜ä½ç½®ã€‚</span> This additional memory locations may have a specific read / write memory locations and allowing / or safety.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ›´è¯¦ç»†çš„å†…å®¹å¯å‚ç…§å…ˆå‰æ‰€æåŠçš„å®‰å…¨æ‰§è¡Œæ¨¡å¼ç”³è¯·ã€‚</span> Further details can refer to the previously mentioned security application execution mode.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ‰©å±•BI0S222çš„å†…å­˜å®šä½å¯ä¾æ®å‰è¿°çš„LPCæ‰©å±•ç”³è¯·çš„è§„èŒƒã€‚</span> Extended memory BI0S222 targeting based on the application of the extended LPC specification.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¯†ç å¤„ç†å™¨224å¯æä¾›è¢«ä¿æŠ¤çš„å‚¨å­˜å•å…ƒ230æ‰€éœ€çš„å®‰å…¨æ€§ã€‚</span> The processor 224 may provide the cryptographic security required in the storage unit 230 is protected.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é€šè¿‡å¯†ç å¤„ç†å™¨224 ç”¨äºŽå­˜å–è¢«ä¿æŠ¤çš„å‚¨å­˜å•å…ƒ230çš„å¤šç§å®žæ–½ä¾‹å¯å‚ç…§å…ˆå‰æ‰€æåŠçš„å®‰å…¨æ‰§è¡Œæ¨¡å¼ç”³è¯·ã€‚</span> Processor 224 for accessing a password protected storage unit 230 may be various embodiments and with reference to the previously mentioned application for the secure execution mode.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¦‚ä¸Šæ‰€è¿°ï¼Œæ ¹æ®æœ¬å‘æ˜Žçš„å¤šä¸ªæ–¹é¢ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212å¯åŒ…æ‹¬é›†æˆæŠ¥è­¦.æ ‡å‡†æ ¼å¼ã€é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£åŠ/æˆ–ä»¥å¤ªç½‘ç­‰åŠŸèƒ½ã€‚</span> As described above, according to various aspects of the invention, Alert Standard Format south bridge 212 may include an integrated alarm standard format, Advanced Configuration and Power Interface and / or Ethernet functions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ ¹æ®æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œå½“è®¡ç®—æœºç³»ç»Ÿ200Aä¸­æ²¡æœ‰æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109æ—¶ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212åœ¨ç”µæºå¯åŠ¨æœŸé—´ä¼šåˆ¤æ–­å…¶æœ¬èº«ä¸ºè®¡ç®—æœºç³»ç»Ÿ200Açš„ä¸»æŠ¥è­¦æ ‡å‡†æ ¼å¼æŽ§åˆ¶å™¨ã€‚</span> According to an aspect of the present invention, when the computer system 200A is not Alert Standard Format network adapter 109, a south bridge 212 Alert Standard Format during power activation determines itself as a main computer system 200A Alert Standard Format controller.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç”±äºŽåœ¨è¯¥BIOSç¨‹åºä»£ç è¢«å†™å…¥å‰è¯¥BIOSç¨‹åºä»£ç å†™å…¥å™¨å·²è¯†åˆ«å‡ºæŠ¥è­¦æ ‡å‡†æ ¼å¼ã€é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£åŠ/æˆ–ä»¥å¤ªç½‘ç¡¬ä»¶ï¼Œåœ¨è¯¥BIOSä¸»è¦éƒ¨åˆ†åŠ è½½æœŸé—´é€šè¿‡åˆå§‹åŒ–æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212ä¸­çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼åŠ/æˆ–é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£èµ„æºï¼Œå¯æœ‰æ•ˆåœ°ä½¿è¯¥è®¡ç®—æœºç³»ç»Ÿ200Açš„å¯åŠ¨é€Ÿåº¦å¿«äºŽè®¡ç®—æœºç³»ç»Ÿ100ã€‚</span> Since BIOS before the BIOS program code is written in the program code writer has identified Alert Standard Format, Advanced Configuration and Power Interface and / or Ethernet hardware, during the main part of the load by the BIOS initializes Alert Standard Format Southbridge alert standard format 212 and / or the advanced configuration and power Interface resource, it can be effectively causing the computer system 200A is started faster than the computer system 100.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç„¶åŽè¯¥BIOSç¨‹åºä»£ç æœ¬èº«å¯æ‰©å……è‡³åŒ…æ‹¬ä»»ä½•æˆ–æ‰€æœ‰çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼ã€é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£åŠ/æˆ–ä»¥å¤ªç½‘åˆå§‹åŒ–æ•°æ®åŠ/æˆ–å›ºä»¶ã€‚</span> Then the BIOS program code itself can be expanded to include any or all of the Alert Standard Format, Advanced Configuration and Power Interface and / or Ethernet initialization data and / or firmware.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æœ¬å‘æ˜Žçš„å¤šç§å®žæ–½ä¾‹çš„é¢å¤–çš„ç»†èŠ‚å°†å™è¿°å¦‚ä¸‹ã€‚</span> Additional details of various embodiments of the present invention will be described below.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å›¾3Bä¸­ï¼Œè®¡ç®—æœºç³»ç»Ÿ200Bä¸Žè®¡ç®—æœºç³»ç»Ÿ200Aä¸åŒä¹‹å¤„åœ¨äºŽè®¡ç®—æœºç³»ç»Ÿ200BåŒ…æ‹¬ä½äºŽå¤–å›´è®¾å¤‡äº’è¿žè¿žæŽ¥å™¨211çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109ã€‚</span> In FIG. 3B, the computer system 200B is different from the computer system 200A in that the computer system 200B includes a peripheral component interconnect connector 211 Alert Standard Format network adapter card 109.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ ¹æ®æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œåœ¨è®¡ç®—æœºç³»ç»Ÿ200Bä¸­æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212ä¼šåˆ¤æ–­å…¶æœ¬èº«ä¸ºæŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼ä»Žå±žã€‚</span> According to an aspect of the present invention, in the Alert Standard Format 200B south bridge 212 determines that the computer system is itself dependent Alert Standard Format network adapter 109 Alert Standard Format.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å…ˆå‰æ‰€æåŠçš„å®‰å…¨æ‰§è¡Œæ¨¡å¼ç”³è¯·åœ¨æ­¤å°†ä½œä¸ºå‚è€ƒæŠ€æœ¯ä¸€å¹¶ç”¨ä»¥è¯´æ˜Žç”µæºç®¡ç†åŠŸèƒ½å¯åœ¨å®‰å…¨æ‰©å±•æ¨¡å¼ä¸­æ‰§è¡Œï¼ŒåŒ…æ‹¬åˆ©ç”¨é›†æˆåˆ°å—æ¡¥ä¸­çš„å®‰å…¨ç¡¬ä»¶ã€‚</span> Previously mentioned secure execution mode application is hereby incorporated by reference for describing power management techniques together can be executed in the security functions in the extended mode, including the use of a secure hardware integrated into the South Bridge.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£æ˜¯å½“å‰ç”¨äºŽç”µæºç®¡ç†ä»¥åŠé…ç½®çš„ä¸€ç§æ ‡å‡†ã€‚</span> Advanced Configuration and Power Interface is currently used in a standard configuration and power management.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ ¹æ®é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒã€æŽ§åˆ¶æ–¹æ³•ã€æŒ‡ä»¤ç±»åž‹å‘ŠçŸ¥è®¡ç®—</span> The Advanced Configuration and Power Interface Specification, a control method, calculation instruction type informed</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æœºç³»ç»Ÿæ‰§è¡Œæ“ä½œã€‚</span> Perform system operations.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒå¹¶æœªè§£é‡Šå¦‚ä½•æ‰§è¡Œä»»ä½•æŒ‡ä»¤ã€‚</span> Advanced Configuration and Power Interface specification does not explain how to perform any instruction.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒä»…å®šä¹‰è¯¥å‘¼å«ä»¥åŠè¯¥è½¯ä»¶å¿…é¡»å†™å…¥ä»¥æ‰§è¡Œå‘¼å«çš„ç¦æ­¢æ–¹å¼ã€‚</span> Advanced Configuration and Power Interface specification defines only the call and software must write disabled mode to perform the call.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒçš„ç¦æ­¢æ–¹å¼é™åˆ¶éžå¸¸ä¸¥æ ¼ã€‚</span> Prohibition way Advanced Configuration and Power Interface Specification limits are very strict.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŸå•å…ƒä¸èƒ½å­˜å–åœ¨ç¡¬ä»¶ä¸­çš„éƒ¨åˆ†å¯„å­˜å™¨ã€‚</span> Unit can not access a register in the hardware portion.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¾æ®å…ˆå‰æ‰€æåŠçš„å®‰å…¨æ‰§è¡Œæ¨¡å¼ç”³è¯·è§„èŒƒï¼Œä¸ºå­˜å–è¿™äº›å¯„å­˜å™¨ï¼ŒæŸå•å…ƒå¯äº§ç”Ÿç³»ç»Ÿç®¡ç†ä¸­æ–­ä»¥è¿›å…¥ç³»ç»Ÿç®¡ç†æ¨¡å¼å¹¶è¯»å–è¿™äº›å¯„å­˜å™¨ã€‚</span> Application previously mentioned specification based secure execution mode, access to these registers, a unit may generate a system management interrupt to enter system management mode and read these registers.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å½“ç”µæºç®¡ç†æœ‰è¢«æ»¥ç”¨çš„å€¾å‘ï¼Œ å¦‚æ”¹å˜å¤„ç†å™¨ç”µåŽ‹æˆ–é¢‘çŽ‡ï¼Œå¢žåŠ åˆ°æ“ä½œé™åˆ¶ä»¥ä¸Šä»¥æŸåå¤„ç†å™¨æˆ–é™ä½Žåˆ°æ“ä½œé™åˆ¶ä»¥ä¸‹ä»¥å¯¼è‡´æœåŠ¡æ‹’ç»ï¼Œé«˜çº§é…ç½®å’Œç”µæºæŽ¥å£å‘¼å«å¿…é¡»åœ¨è¯¸å¦‚å®‰å…¨æ‰©å±•æ¨¡å¼ç­‰å®‰å…¨æ–¹æ³•ä¸­äºˆä»¥æ‰§è¡Œã€‚</span> When the power management tends to abuse, such as voltage or frequency change processor, limited by the foregoing operation is increased to reduce damage to the processor or to limit the operation to cause denial of service Advanced Configuration and Power Interface call must wait in extended mode as safe security methods to implement them.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å®‰å…¨æ‰©å±•æ¨¡å¼ä¸­ï¼Œæ¯ä¸€ä¸ªé«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è¯·æ±‚ä¼šä¾æ®ä¸€äº›å†…éƒ¨è§„åˆ™è¢«æ£€æŸ»ä»¥ä¿è¯è¡Œä¸ºå®‰å…¨ã€‚</span> In extended mode security, each Advanced Configuration and Power Interface requests will be based on some internal rules are checked to ensure safe behavior.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ‰€åˆ©ç”¨çš„ä¸“ç”¨æœ¯è¯­å°†æ›´å®Œæ•´çš„æ­éœ²åœ¨å‰è¿°çš„å®‰å…¨æ‰§è¡Œæ¨¡å¼ç”³è¯·ä¸­å¹¶åœ¨æ­¤å¤„ä½œä¸ºå‚è€ƒä¹‹ç”¨ï¼Œé«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è¯·æ±‚å°†è¢«ç½®äºŽ&#34;ä¿¡ç®±ï¼ˆmailbox)&#34;(åœ¨å—æ¡¥ä¸­çš„å•å‘å†…å­˜ä½ç½®ï¼‰ ä¸­çš„&#34;æ”¶ä»¶ç®±ï¼ˆinbox)&#34;(åœ¨å—æ¡¥ä¸­ä»…ç”¨äºŽæŽ¥æ”¶çš„å†…å­˜ä½ç½®ï¼‰ï¼Œå‚æ•°å€¼è‡ªè¯¥æ”¶ä»¶ç®±è¯»å‡ºï¼Œåˆ©ç”¨è¯¥æ”¶ä»¶ç®±å‚æ•°è¯„ä¼°é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è¯·æ±‚ï¼Œ å¹¶æŽ¥ç€ä¾æ®è¯¥è¯„ä¼°å€¼å†³å®šæ˜¯å¦æ‰§è¡Œè¯¥è¯·æ±‚ã€‚</span> The terminology utilized more fully disclosed in the secure execution mode of the application, and herein by reference, Advanced Configuration and Power Interface requests will be placed in the &#34;mailbox (Mailbox)&#34; (single in the Southbridge to) the memory location &#34;inbox (inbox)&#34; (in the south bridge to a memory location only received), the parameter value is read out from the inbox, by using the parameter estimates inbox advanced configuration and power Interface request, and then determine whether the request is performed according to the evaluation value.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¯¹äºŽå¤šç§å®žæ–½ä¾‹æ›´è¯¦ç»†çš„è¯´æ˜Žï¼Œå¯ä»¥å‚ç…§å‰è¿°å®‰å…¨æ‰§è¡Œæ¨¡å¼ç”³è¯·ä¸­çš„å›¾6ã€ 42Aä¸Žå›¾42Bã€‚</span> For more detailed description of various embodiments embodiment, the secure execution mode can be referred to the application in FIG. 6, 42A and FIG. 42B.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç³»ç»Ÿç®¡ç†æ¨¡å¼ä¸ºè®¡ç®—æœºç³»ç»Ÿä¸­æ‰§è¡Œä»¥èŠ‚çœèƒ½æºçš„ä¸€ç§è¿ä½œæ¨¡å¼ã€‚</span> System Management Mode to perform a pattern at work in order to save energy for the computer system.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥å®‰å…¨ç®¡ç†æ¨¡å¼åº”ç¬¬å››ä»£X86å¤„ç†å™¨è€Œäº§ç”Ÿï¼Œä¸”ä¸åŒäºŽX86çš„å·¥ä½œæ¨¡å¼ã€‚</span> The security management model should X86 processor generates the fourth generation, and is different from the working mode of X86.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å½“æ–°çš„X86å¤„ç†å™¨å‡ºçŽ°æ—¶ï¼Œç³»ç»Ÿç®¡ç†æ¨¡å¼å¯¹äºŽæ“ä½œç³»ç»Ÿè€Œè¨€ç›¸å¯¹é€æ˜Žã€‚</span> When a new X86 processor occurs, a system management mode is relatively transparent to the operating system.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">äº¦å³ï¼Œåœ¨å¯¹æ“ä½œç³»ç»Ÿä»…æœ‰è¾ƒå°çš„å†²å‡»æˆ–å®Œå…¨æ²¡æœ‰å†²å‡»çš„æƒ…å†µä¸‹è®¡ç®—æœºç³»ç»Ÿå¯è¿›å…¥å¹¶ç¦»å¼€ç³»ç»Ÿç®¡ç†æ¨¡å¼ã€‚</span> That is, in the operating system only a small impact or shock case no computer system may enter and exit the system management mode.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å›¾4ä¸­ï¼Œæ˜¾ç¤ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸åŒæ–¹é¢çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212 çš„å®žæ–½ä¾‹ã€‚</span> In Figure 4, it shows an embodiment 212 in accordance with various aspects of the Alert Standard Format Southbridge of the present invention.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¦‚å›¾æ‰€ç¤ºï¼Œå†…éƒ¨å—æ¡¥æ€»çº¿302å°†å—æ¡¥å¯„å­˜å™¨304è¿žæŽ¥åˆ°ä»¥å¤ªç½‘æŽ§åˆ¶å™¨344çš„å†…éƒ¨æ€»çº¿æŽ¥å£338ä»¥åŠä½Žå¼•è„šè®¡æ•°æ¡¥æŽ¥å™¨330ã€‚</span> As shown, an internal bus 302 to the south bridge south bridge register 304 connected to the Ethernet controller 338 and the internal bus interface bridge 344 low pin count 330.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å—æ¡¥å¯„å­˜å™¨304è¿˜è¿žæŽ¥åˆ°ç³»ç»Ÿç®¡ç†ä¸­æ–­è¯·æ±‚å¯„å­˜å™¨306ã€æŠ¥è­¦æ ‡å‡†æ ¼å¼é…ç½®å¯„å­˜å™¨308ã€ç›‘è§†å®šæ—¶å™¨310ã€ä¸­å¤®å¤„ç†å™¨-å¾®æŽ§åˆ¶å™¨ä¸­æ–­å¯„å­˜å™¨312ã€ ä¸­å¤®å¤„ç†å™¨-å¾®æŽ§åˆ¶å™¨æ•°æ®äº¤æ¢å¯„å­˜å™¨314ã€é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒæŽ¥å£316ã€æŠ¥è­¦æ ‡å‡†æ ¼å¼çŠ¶æ€å¯„å­˜å™¨318ä»¥åŠå—æ¡¥å¯„å­˜å™¨æ¡¥æŽ¥å™¨334ã€‚</span> South bridge register 304 is also connected to the system management interrupt request register 306, configuration registers 308 Alert Standard Format, watchdog timer 310, the central processor - a microcontroller interrupt register 312, the central processor - a microcontroller for data exchange register 314, Advanced configuration and power Interface specification interface 316, status register 318 alert standard format bridge and a south bridge register 334.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å—æ¡¥å¯„å­˜å™¨æ¡¥æŽ¥å™¨334è¿˜è¿žæŽ¥åˆ°å¾®æŽ§åˆ¶å™¨åœ°å€/æ•°æ®æ€»çº¿322ã€‚</span> South bridge register bridge 334 is also connected to the microcontroller address / data bus 322.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åŒæ ·è¿žæŽ¥åˆ°å¾®æŽ§åˆ¶å™¨åœ°å€/æ•°æ®æ€»çº¿322çš„è¿˜åŒ…æ‹¬å†…å­˜324ã€æŠ¥è­¦</span> Also connected to the microcontroller address / data bus 322 further includes a memory 324, alarm</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ ‡å‡†æ ¼å¼å‘é€ç¼“å†²å™¨326ã€æŠ¥è­¦æ ‡å‡†æ ¼å¼æŽ¥æ”¶ç¼“å†²å™¨328ã€ä½Žå¼•è„šè®¡æ•°æ¡¥æŽ¥å™¨330ã€è¿œç¨‹ç®¡ç†ä¸ŽæŽ§åˆ¶åè®®è®¾ç½®å‘½ä»¤å•å…ƒ336ä»¥åŠåµŒå…¥å¼å¾®æŽ§åˆ¶å™¨320ã€‚</span> Standard format transmission buffer 326, buffer 328 receives the Alert Standard Format, low pin count bridge 330, the remote management and control protocol setting command unit 336 and an embedded microcontroller 320.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åµŒå…¥å¼å¾®æŽ§åˆ¶å™¨320è¿˜è¿žæŽ¥åˆ°ç›‘è§†å®šæ—¶å™¨310å¹¶è¿žæŽ¥ä»¥æŽ¥æ”¶æ¥è‡ªä¸­å¤®å¤„ç†å™¨-å¾®æŽ§åˆ¶å™¨ä¸­æ–­å¯„å­˜å™¨312ä¸Žé«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒæŽ¥å£316çš„ä¸­æ–­ã€‚</span> Embedded microcontroller 320 is also connected to the watchdog timer 310 and coupled to receive signals from the central processor - a microcontroller interrupt register 312 with the Advanced Configuration and Power Interface Specification 316 interface interrupt.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒæŽ¥å£316è¿˜äº§ç”Ÿä¸²è¡Œé€šä¿¡æŽ¥å£ä¸­æ–­è¯·æ±‚ã€‚</span> Advanced Configuration and Power Interface Specification interface 316 also generates a serial communication interface interrupt requests.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ¥è­¦æ ‡å‡†æ ¼å¼çŠ¶æ€å¯„å­˜å™¨318ä¹Ÿäº§ç”Ÿä¸­æ–­è¯·æ±‚ã€‚</span> Alert Standard Format Status register 318 also generates an interrupt request.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åµŒå…¥å¼ä»¥å¤ªç½‘æŽ§åˆ¶å™¨è¿˜åŒ…æ‹¬è¿žæŽ¥åˆ°æŠ¥è­¦æ ‡å‡†æ ¼å¼æŽ¥æ”¶ç¼“å†²å™¨328çš„æŽ¥æ”¶ç¼“å†²å™¨342ã€è¿žæŽ¥åˆ°æŠ¥è­¦æ ‡å‡†æ ¼å¼å‘é€ç¼“å†²å™¨326çš„å‘é€ç¼“å†²å™¨340ä»¥åŠåŒ…æ‹¬å¯„å­˜å™¨346çš„ä»¥å¤ªç½‘æ ¸å¿ƒ344ã€‚</span> Embedded Ethernet controller further comprises an alarm connected to a standard format received by the receiving buffer 328 of the buffer 342 is connected to the Alert Standard Format transmission buffer 340 and transmit buffer 326 includes a register 344 346 Ethernet core.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä»¥å¤ªç½‘æ ¸å¿ƒ344å¦‚å›¾æ‰€ç¤ºèˆ¬çš„é€šè¿‡æœºæ¢°ç‹¬ç«‹æŽ¥å£è¿žæŽ¥åˆ°å®žä½“348ã€‚</span> The core 344 as shown in FIG Ethernet interface 348 is connected to the entity via mechanically independent.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å®žä½“348å¯ä½äºŽæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212 çš„å¤–éƒ¨ã€‚</span> Entity 348 may be located in Alert Standard Format Southbridge 212 outside.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾ä¸­æœªæ˜¾ç¤ºå¾®æŽ§åˆ¶å™¨320è¿žæŽ¥åˆ°ç³»ç»Ÿç®¡ç†æ€»çº¿215ã€‚</span> Not shown in the microcontroller 320 is connected to a system management bus 215.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ ¹æ®æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œå¾®æŽ§åˆ¶å™¨320å¯å°†è½¯ä»¶é©±åŠ¨è¾“å…¥/è¾“å‡ºç«¯å£ç”¨äºŽç³»ç»Ÿç®¡ç†æ€»çº¿åè®®ï¼Œåˆ©ç”¨è¯¥é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒçš„&#34;ç¬¬13ç« æŽ¥å£&#34;è§„èŒƒï¼Œå…¶å‘½åç”±äºŽè¯¥æŽ¥å£åœ¨é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒç¬¬13ç« ä¸­å®šä¹‰ã€‚</span> According to an aspect of the present invention, the microcontroller 320 may be software-driven input / output ports for the system management bus protocol, using the Advanced Configuration and Power Interface Specification &#34;Chapter 13 Interface&#34; specification, which is named since the advanced interface configuration and power Interface specification defined in Chapter 13.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æœ¬å®žæ–½ä¾‹ä¸­ï¼Œå¤„ç†å™¨202å¯æŽ§åˆ¶ç³»ç»Ÿç®¡ç†æ€»çº¿2.15ã€‚</span> In the present embodiment, the processor 202 may control the system management bus 2.15.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¾®æŽ§åˆ¶å™¨320å¯å‚¨å­˜å†…å­˜324ä¸­å¯åˆ†é…çš„åœ°å€ï¼Œä¼´éšç€å°†ä¸»æ¿å¸¸é©»å…ˆå‰ä¼ æ„Ÿå™¨(motherboard-resident legacy sensor)çš„å›ºå®šåœ°åœŸæ­¢å‚¨å­˜åœ¨BIOSåªè¯»å­˜å‚¨å™¨122æˆ–æ‰©å±•BI0S222ä¸­ã€‚</span> The microcontroller 320 may be stored in memory 324 can be allocated an address, along with the previously-board permanent sensors (motherboard-resident legacy sensor) is fixedly retaining the soil in the BIOS ROM 122 is stored or extended in BI0S222.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å½“æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109å­˜åœ¨ä¸”æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212å·¥ä½œåœ¨ä»Žå±žæ¨¡å¼ï¼Œä»»ä½•åœ¨æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212å†…éƒ¨çš„ä¼ æ„Ÿå™¨å¯è¢«æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109ä¾¦æµ‹åˆ°ã€‚</span> Alert Standard Format When a network adapter card 109 is present and Alert Standard Format south bridge 212 operate in slave mode, any sensor within the Southbridge 212 Alert Standard Format Alert Standard Format may be network adapter 109 detected.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åŒ…æ‹¬ç½‘ç»œæ ¸å¿ƒ344çš„åµŒå…¥å¼ä»¥å¤ªç½‘æŽ§åˆ¶å™¨å¯ç”±å‚¨å­˜åœ¨æ‰©å±•BIOSä¸­çš„BIOSç¨‹åºä»£ç æˆ–é€šè¿‡å¾®æŽ§åˆ¶å™¨320è¯»å–EEPROM (æœªå›¾æ ‡ï¼‰ä¸­çš„å€¼åœ¨å¯åŠ¨æ—¶é—´é…ç½®å¹¶å†™å…¥å¯„å­˜å™¨346ã€‚</span> The core network 344 includes an Ethernet controller can be embedded in the expansion BIOS stored in the BIOS 320 reads the program code or by a microcontroller EEPROM (not shown) and writes the value in the configuration register 346 at boot time.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”è¯¥ç†è§£çš„æ˜¯å¯„å­˜å™¨346å¯åŒ…æ‹¬å¤šä¸ªå‚¨å­˜ä½ç½®æˆ–å¤šä¸ªå¯„å­˜å™¨ï¼Œå…¶ä¸­æ¯ä¸ªå¯„å­˜å™¨å‡æœ‰ä¸€ä¸ªæˆ–å¤šä¸ªå‚¨å­˜ä½ç½®ã€‚</span> It should be understood that a plurality of registers 346 may include a plurality of storage locations or registers, wherein each register has one or more storage positions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”è¯¥ç†è§£çš„æ˜¯å¾®æŽ§åˆ¶å™¨320å¯å…·æœ‰ä¸€äº›é€šç”¨è¾“å…¥/è¾“å‡ºå¼•è„šï¼ˆæœªå›¾æ ‡ï¼‰ã€‚</span> It should be appreciated that microcontroller 320 may have a number of general purpose input / output pins (not shown).</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥è¾“å…¥å¼•è„šå¯ç”¨äºŽç”Ÿæˆå¼‚å¸¸ä¸­æ–­è‡³å¾®æŽ§åˆ¶å™¨320ã€‚</span> The input pin may be used to generate an exception interrupt to the microcontroller 320.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å½“å¤„ç†å™¨202 åœæ­¢è¿ä½œåŠæŠ¥è­¦æ ‡å‡†æ ¼å¼ä»Žå±žæ¨¡å¼å¼‚å¸¸äº§ç”Ÿæ—¶è¯¥è¾“å‡ºæŽ¥è„šå¯ç”¨äºŽæŽ§åˆ¶æ‰€éœ€çš„ä¸»æ¿åŠŸèƒ½ã€‚</span> When the processor 202 stops the operation of Alert Standard Format and Slave mode exception generate the output pin may be used to control the desired functions of the motherboard.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ¥è­¦æ ‡å‡†æ ¼å¼ä»Žå±žæ¨¡å¼å¼‚å¸¸äº§ç”Ÿå¯å–ä»£å¾®æŽ§åˆ¶å™¨320 è¾“å‡ºçš„æŽ¨æŒ¤ï¼ˆpiishes)ã€‚</span> Alert Standard Format slave mode abnormality occurrence output of the microcontroller 320 may be substituted pushing (piishes).</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥é€šç”¨è¾“å…¥/è¾“å‡ºæŽ¥è„šå¯æ ¹æ®éœ€è¦äº§ç”Ÿä¸­æ–­è‡³å¾®æŽ§åˆ¶å™¨320æˆ–é€šè¿‡å¾®æŽ§åˆ¶å™¨320è¢«è¯¢é—®ï¼ˆpolled)ã€‚</span> The general purpose input / output pin may be required to generate an interrupt to the microcontroller 320 or 320 is asked (Polled) by the microcontroller.</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç³»ç»Ÿç®¡ç†ä¸­æ–­è¯·æ±‚å¯„å­˜å™¨306é…ç½®ä»¥åœ¨ä¸­æ–­å‘é‡å†™å…¥è‡³ç³»ç»Ÿç®¡ç†ä¸­æ–­è¯·æ±‚å¯„å­˜å™¨306æ—¶äº§ç”Ÿä¸€ç³»ç»Ÿç®¡ç†ä¸­æ–­ã€‚</span> System Management Interrupt request register 306 is configured to write to the system management interrupt vector in the interrupt request register 306 generates a system management interrupt time.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥ä¸­æ–­å‘é‡ä¼ é€åˆ°ä¸­æ–­æŽ§åˆ¶å™¨ï¼ˆæœªå›¾æ ‡ï¼‰ã€‚</span> The interrupt vector is transferred to the interrupt controller (not shown).</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”å½“ç†è§£çš„æ˜¯ç³»ç»Ÿç®¡ç†ä¸­æ–­è¯·æ±‚å¯„å­˜å™¨306å¯ä¸ºé™„åŠ äºŽæˆ–ç±»ä¼¼äºŽå…ˆå‰æ‰€æåŠçš„å®‰å…¨æ‰§è¡Œæ¨¡å¼ç”³è¯·çš„å®‰å…¨ç®¡ç†æ¨¡å¼æŒ‡ç¤ºç¬¦(initiator)æˆ–å®‰å…¨ç®¡ç†æ¨¡å¼åˆå§‹åŒ–å¯„å­˜å™¨ã€‚</span> It should be appreciated that a system management interrupt request register 306 may be attached to or similar to the safety management mode indicator (Initiator) previously mentioned secure execution mode or the secure application management mode initialization register.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å†…å­˜324æ ¹æ®éœ€è¦å¯åŒ…æ‹¬åªè¯»å­˜å‚¨å™¨åŠ/æˆ–éšæœºå­˜å–å­˜å‚¨å™¨ã€‚</span> Memory 324 may include read only memory as needed and / or random access memory.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¾®æŽ§åˆ¶å™¨320å¯ä»Žå†…å­˜324çš„åªè¯»å­˜å‚¨å™¨ä¸­è¯»å–é…ç½®æ•°æ®å¹¶å¤åˆ¶ï¼ˆshadow) è¯¥é…ç½®æ•°æ®åˆ°å†…å­˜324çš„éšæœºå­˜å–å­˜å‚¨å™¨ä¸­ã€‚</span> The microcontroller 320 can read the configuration data from the read-only memory and copy the memory 324 (Shadow) configuration data to the memory 324 of the random access memory.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥é…ç½®æ•°æ®å¯å‚¨å­˜åˆ°æ‰©å±•Bå·¥0S222å¹¶å¤åˆ¶åˆ°è¯¥éšæœºå­˜å–å­˜å‚¨å™¨ä¸­ã€‚</span> The configuration data can be stored to the extended station B 0S222 and copied to the random access memory.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”è¯¥æ³¨æ„é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£è§„èŒƒæŽ¥å£316è¿žæŽ¥åˆ°å›¾3æ‰€ç¤ºçš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212ä¸­çš„ç”µæº/ ç³»ç»Ÿç®¡ç†æ ¸å¿ƒ233ã€‚</span> It should be noted Advanced Configuration and Power Interface Specification interface 316 connected to a power / management system core 233 Southbridge Alert Standard Format 212 shown in FIG.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨ä¸€å®žæ–½ä¾‹ä¸­ï¼Œå¾®æŽ§åˆ¶å™¨320ä¸ºçŽ°æœ‰æŠ€æœ¯å¯å–å¾—çš„å¾®æŽ§åˆ¶å™¨ï¼Œå¦‚åµŒå…¥å¼8051å¾®æŽ§åˆ¶å™¨ã€‚</span> In one embodiment, the microcontroller 320 can be obtained prior art microcontrollers, such as an embedded microcontroller 8051.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥8051å¾®æŽ§åˆ¶å™¨ä¸Žç›¸å…³çš„å¾®æŽ§åˆ¶å™¨å…·æœ‰æœ¬é¢†åŸŸæŠ€æœ¯äººå‘˜æ‰€ç†ŸçŸ¥çš„åŠŸèƒ½ã€‚</span> The 8051 microcontroller has a microcontroller associated to those skilled in the art functions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥8051å¾®æŽ§åˆ¶å™¨çš„å…¸åž‹åŠŸèƒ½åŒ…æ‹¬å…·æœ‰ä¼˜åŒ–ç”¨äºŽä¸€ä½è¿ç®—çš„å¸ƒå°”å¤„ç†å™¨çš„ä¸­å¤®å¤„ç†å•å…ƒã€äº”æˆ–å…­ä¸ªä¸­æ–­ã€å…·æœ‰äºŒä¸ªå¤–éƒ¨ä¸ŽäºŒä¸ªä¼˜å…ˆå±‚çº§ã€äºŒæˆ–ä¸‰ä¸ªå®šæ—¶å™¨æˆ–è®¡æ•°å™¨ã€é€šå¸¸ä¸ºåå…­ä½ã€ å…·æœ‰é€šè¿‡è¿™äº›å®šæ—¶å™¨ä¹‹ä¸€æ‰€å®šä¹‰çš„æ•°æ®çŽ‡çš„å¯ç¼–ç¨‹å…¨åŒå·¥ä¸²è¡Œç«¯å£ã€ ä¸‰åäºŒæ¡é€šå¸¸æž„æˆå››ç»„å…«ä½ç«¯å£çš„è¾“å…¥/è¾“å‡ºçº¿è·¯ã€éšæœºå­˜å–å­˜å‚¨å™¨ä»¥åŠå¯é€‰çš„åªè¯»å­˜å‚¨å™¨ã€‚</span> Typical functions of the microcontroller 8051 includes a Boolean processor optimized for operation of a central processing unit, five or six interrupted, having two external and two priority levels, two or three timer or counter, typically sixteen, having data rates as defined by one of these timers, programmable full duplex serial port, thirty-two typically composed of four groups of eight inputs / output lines, and a random access memory optional read-only memory.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥8051å¾®æŽ§åˆ¶å™¨å¯ä»¥ä»¥è®¸å¤šçš„å½¢å¼å­˜åœ¨ï¼Œæ¯ä¸€ç§ä¸åŒçš„å½¢å¼å¯è¢«æœ¬è¯´æ˜Žä¹¦åŒ…æ‹¬ã€‚</span> The microcontroller 8051 may be present in many forms, each of the various forms of the present specification may be included.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å…¶å®ƒçš„å¾®æŽ§åˆ¶å™¨æˆ–å¾®å¤„ç†å™¨è®¾è®¡å‡å¯è€ƒè™‘ä½œä¸ºå¾®æŽ§åˆ¶å™¨320ã€‚</span> Other microcontrollers or microprocessors can be considered as the design of the microcontroller 320.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾5æ˜¾ç¤ºæ ¹æ®æœ¬å‘æ˜Žçš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212çš„å®žæ—¶æ—¶é’Ÿç”µæºäº•225ã€‚</span> Figure 5 shows the format of the real-time clock power Southbridge standard wells according to the present invention, the alarm 212 225.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">é™¤ç³»ç»Ÿæ€»çº¿éšæœºå­˜å–å­˜å‚¨å™¨226 (åˆ†æˆCMOSéšæœºå­˜å–å­˜å‚¨å™¨226A ä¸Žå®žæ—¶æ—¶é’Ÿéšæœºå­˜å–å­˜å‚¨å™¨226B)å¤•åœï¼Œè¯¥å®žæ—¶æ—¶é’Ÿç”µæºäº•225åŒ…æ‹¬æ—¶é’Ÿç”µè·¯228ã€çŠ¶æ€å¯„å­˜å™¨250ä»¥åŠå¯ç”¨å¯„å­˜å™¨252ã€‚</span> In addition to the system bus 226 random access memory (CMOS RAM 226A into a real-time clock and a random access memory 226B) Bu Xi, the real-time clock well power supply circuit 228 includes a clock 225, a status register 250, and register 252 is enabled.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å®žæ—¶æ—¶é’Ÿéšæœºå­˜å–å­˜å‚¨å™¨226BåŒ…æ‹¬æ ¡éªŒæ•°æ®227ä¸Žæ—¶é’Ÿæ•°æ®229ã€‚</span> Real-time clock 226B comprises a random access memory 227 and the check data data clock 229.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç”µæº213è¢«è¿žæŽ¥ä»¥ä¸ºå®žæ—¶æ—¶é’Ÿç”µæºäº•225çš„å†…å®¹æä¾›ç”µæºã€‚</span> Power 213 is connected to supply power to the real-time clock power content of 225 wells.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">çŠ¶æ€å¯„å­˜å™¨250é…ç½®æ¥ä¸ºè®¡ç®—æœºç³»ç»Ÿ200çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼åŠŸèƒ½å‚¨å­˜çŠ¶æ€ä¿¡æ¯ã€‚</span> Status register 250 configured to function Alert Standard Format storing state information for the computer system 200.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¯ç”¨å¯„å­˜å™¨252é…ç½®æ¥å‚¨å­˜ä¸»ï¼ˆmaster)ä½ï¼Œè¯¥ä¸»ä½åœ¨ç½®ä½æ—¶ç”¨ä»¥æŒ‡ç¤ºæŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109å¹¶ä¸å­˜åœ¨ã€‚</span> Enable register 252 configured to store the primary (master) bits to indicate the Alert Standard Format thematic network adapter card 109 does not exist at the time set.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¦å¤–å¯å­˜å‚¨ä»Žå±žï¼ˆslave)ä½ï¼Œä»Žå±žä½åœ¨ç½®ä½æ—¶ç”¨ä»¥æŒ‡ç¤ºæŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109å­˜åœ¨ã€‚</span> Further may store slave (slave) bits, bits for indicating the slave Alert Standard Format network adapter 109 is present when set.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”å½“ç†è§£çš„æ˜¯å›¾5ä¸­çš„</span> It should be appreciated that FIG. 5</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">çŠ¶æ€å¯„å­˜å™¨250ä¸Ž252å¯åˆ†åˆ«åŒ…æ‹¬ä¸€æˆ–å¤šä¸ªå‚¨å­˜ä½ç½®æˆ–å¤šä¸ªå¯„å­˜å™¨ï¼Œå…¶ä¸­æ¯ä¸€ä¸ªå¯„å­˜å™¨å‡å…·æœ‰ä¸€æˆ–å¤šä¸ªå‚¨å­˜ä½ç½®ã€‚</span> Status register 250 and 252 may include one or more of a plurality of storage locations or registers, wherein each register has one or more storage positions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212åœ¨å®žæ—¶æ—¶é’Ÿç”µæºäº•225å¤–éƒ¨è¿˜åŒ…æ‹¬ä¸­å¤®å¤„ç†å•å…ƒæŽ¥å£232ã€ç”µæºä¸Žç³»ç»Ÿç®¡ç†å•å…ƒ233ä»¥åŠå¤šç§æ€»çº¿æŽ¥å£é€»è¾‘ç”µè·¯234ã€‚</span> Alert Standard Format Southbridge real time clock 212 in the external power supply shaft 225 further includes a central processing unit interface 232, the power management unit 233 and a variety of system bus interface logic circuit 234.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ¥è‡ªæ—¶é’Ÿç”µè·¯228çš„æ—¶é—´ä¸Žæ—¥æœŸæ•°æ®å‚¨å­˜åœ¨å®žæ—¶æ—¶é’Ÿéšæœºå­˜å–å­˜å‚¨å™¨226Bä»¥ä½œä¸ºæ—¶é’Ÿæ•°æ®229ã€‚</span> Time from the clock circuit 228 and the real time clock date data stored in the random access memory 226B as the data clock 229.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¯ä¾æ®CMOSéšæœºå­˜å–å­˜å‚¨å™¨226Aæ•°æ®è®¡ç®—å®žæ—¶æ—¶é’Ÿéšæœºå­˜å–å­˜å‚¨å™¨226Bä¸­çš„æ ¡éªŒæ•°æ®227å¹¶åœ¨å¯åŠ¨æœŸé—´é€šè¿‡BIOSç¨‹åºä»£ç å‚¨å­˜ã€‚</span> 226A may be a random access memory data is calculated based on the real-time clock CMOS random access memory parity data 226B 227 during startup by BIOS and the program code is stored.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸­å¤®å¤„ç†å•å…ƒæŽ¥å£232å¯åŒ…æ‹¬ä¸­æ–­ä¿¡å·æŽ§åˆ¶å™¨ä»¥åŠå¤„ç†å™¨ä¿¡å·æŽ§åˆ¶å™¨ã€‚</span> The central processing unit interface 232 may comprise a controller and a processor interrupt signal to the controller signal.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç”µæºä¸Žç³»ç»Ÿç®¡ç†å•å…ƒ233å¯åŒ…æ‹¬é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£æŽ§åˆ¶å™¨ã€‚</span> Power management unit 233 and the system may include Advanced Configuration and Power Interface Controller.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾6ä¸­æ˜¾ç¤ºç”¨ä»¥åˆå§‹åŒ–åŒ…æ‹¬æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥çš„è®¡ç®—æœºç³»ç»Ÿçš„æ–¹æ³•çš„å®žæ–½ä¾‹çš„æµç¨‹å›¾ã€‚</span> Flowchart of an embodiment of a method for initializing a computer system comprising the Alert Standard Format southbridge shown in Figure 6.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å›¾2ä¸­å¤šæ•°çš„æ­¥éª¤æœªæ˜¾ç¤ºåœ¨å›¾6ä¸­æˆ–è¢«å…¶å®ƒæ­¥éª¤æ‰€æ›¿æ¢ï¼Œä½†è¿™äº›æ­¥éª¤åº”ç†è§£ä¸ºè¢«å›¾6æ‰€æ¶µç›–ã€‚</span> In the step of FIG. 2 most or additional steps not shown in Figure 6. Alternatively, these steps should be understood to be encompassed by FIG.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨åˆå§‹åŒ–æœŸé—´ï¼Œå¤„ç†å™¨202è¯»å–é¢„è®¾çš„è·³è½¬ä½ç½®ã€‚</span> During initialization, the processor 202 reads a preset skip position.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å†…å­˜ä¸­çš„é¢„è®¾è·³è½¬ä½ç½®é€šå¸¸ä½äºŽFFFF0hçš„ä½ç½®ã€‚</span> Jump preset position in the memory is usually located FFFF0h of.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤405ä¸­ï¼Œå¤„ç†å™¨202æ‰§è¡Œè·³è½¬è‡³åªè¯»å­˜å‚¨å™¨BI0S222é€‚å½“çš„BIOSç¨‹åºä»£ç ä½ç½®ï¼ˆå¦‚FFFF0h), å°†è¯¥BIOSç¨‹åºä»£ç å¤åˆ¶åˆ°éšæœºå­˜å–å­˜å‚¨å™¨206ï¼Œå¹¶å¤„ç†æ¥è‡ªéšæœºå­˜å–å­˜å‚¨å™¨206çš„BIOSç¨‹åºä»£ç æŒ‡ä»¤ã€‚</span> In step 405, the processor 202 executes a jump to the ROM BIOS program code BI0S222 appropriate position (e.g. FFFF0h), copying the BIOS program code into the random access memory 206, and a random access process from the BIOS memory 206 program code instructions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¤„ç†è¯¥BIOSç¨‹åºä»£ç æŒ‡ä»¤åŒ…æ‹¬æ£€æŸ¥æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109æ˜¯å¦å­˜åœ¨ã€‚</span> Treating the BIOS program code instructions comprising Alert Standard Format checks 109 whether there is a network adapter card.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨åˆ¤æ–­æ­¥éª¤410ä¸­ï¼Œè‹¥æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109å­˜åœ¨æ—¶ï¼Œè¯¥æ–¹æ³•æŽ¥ç€è¿›è‡³æ­¥éª¤415ã€‚</span> In decision step 410, if the Alert Standard Format network adapter card 109 is present, then the process proceeds to step 415.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨åˆ¤æ–­æ­¥éª¤410ä¸­ï¼Œè‹¥æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109ä¸å­˜åœ¨æ—¶ï¼Œåˆ™è¯¥æ–¹æ³•æŽ¥ç€è¿›è‡³æ­¥éª¤420ã€‚</span> In decision step 410, if the Alert Standard Format network adapter card 109 is not present, then the method proceeds to step 420.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤415ä¸­ï¼Œè‹¥æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109å­˜åœ¨æ—¶ï¼ŒæŽ¥ç€å°†æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212é…ç½®ä¸ºæŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109çš„ä»Žå±žè£…ç½®ã€‚</span> In step 415, if the Alert Standard Format network adapter card 109 is present, then Alert Standard Format south bridge 212 configured as a slave device Alert Standard Format 109 of the network adapter card.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤420ä¸­ï¼Œè‹¥æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109ä¸å­˜åœ¨æ—¶ï¼ŒæŽ¥ç€å°†æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212é…ç½®ä¸ºä¸»æŠ¥è­¦æ ‡å‡†æ ¼å¼è£…ç½®ã€‚</span> In step 420, if the Alert Standard Format network adapter card 109 is not present, then Alert Standard Format south bridge 212 configured as a master device Alert Standard Format.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤415ä¸Žæ­¥éª¤420åŽæŽ¥ç€è¿›è¡Œæ­¥éª¤425ã€‚</span> Followed by step 425 after step 415 and step 420.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤425ä¸­ï¼Œè¯¥BIOSç¨‹åºä»£ç é€šè¿‡å¤„ç†å™¨202æ‰§è¡Œå¼€æœºè‡ªæ£€ã€‚</span> In step 425, the BIOS program code executed by the processor 202 POST.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤430ä¸­ï¼ŒæŽ¥ç€è¯¥BIOSç¨‹åºä»£ç å¯»æ‰¾é¢å¤–çš„BIOSç¨‹åºä»£ç ï¼Œä¾‹å¦‚æ¥è‡ªè§†é¢‘æŽ§åˆ¶å™¨ã€IDEæŽ§åˆ¶å™¨ã€å°åž‹è®¡ç®—æœºç³»ç»ŸæŽ¥å£æŽ§åˆ¶å™¨ç­‰ï¼Œå¹¶æ˜¾ç¤ºå¯åŠ¨ä¿¡æ¯ç•Œé¢ã€‚</span> In step 430, the BIOS program code then looking for additional BIOS program code, for example, from the video controller, IDE, controllers, small computer system interface controller or the like, and displays the startup screen.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤435ä¸­ï¼Œè¯¥BIOSç¨‹åºä»£ç å¯æ‰§è¡Œé¢å¤–çš„ç³»ç»Ÿ</span> In step 435, the BIOS program code executable additional systems</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æµ‹è¯•ï¼Œä¾‹å¦‚éšæœºå­˜å–å­˜å‚¨å™¨å®¹é‡è®¡ç®—æµ‹è¯•ï¼Œä»¥åŠåŒ…æ‹¬è¯†åˆ«é€šä¿¡ç«¯å£ä¸Žæ‰“å°æœºç«¯å£çš„ç³»ç»Ÿæ¸…å•ã€‚</span> Tests, such as a random access memory capacity calculation tests, including a list of system identification and communication port to the printer port.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤440ä¸­ï¼Œè¯¥BIOSç¨‹åºä»£ç è¿˜è¯†åˆ«å³æ’å³ç”¨è£…ç½®ä¸Žå…¶å®ƒç›¸ç±»ä¼¼çš„è£…ç½®ï¼Œç„¶åŽæ˜¾ç¤ºè¿™äº›è¯†åˆ«çš„è£…ç½®çš„ç®€è¦ç•Œé¢ã€‚</span> In step 440, the Plug and Play BIOS program code further identification means and other similar means, and then displays these brief interface device identification.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤445ä¸­ï¼Œè¯¥BIOSç¨‹åºä»£ç è¯†åˆ«å¯åŠ¨ä½ç½®ï¼Œä»¥åŠç›¸åº”çš„å¯åŠ¨åŒºã€‚</span> In step 445, the BIOS program code identifies the start position, and the corresponding promoter region.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤415ä¸­ï¼Œå°†æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212é…ç½®ä¸ºæŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109çš„ä»Žå±žè£…ç½®ï¼Œå…¶å¯åŒ…æ‹¬è®¾ç½®åœ¨æŠ¥è­¦æ ‡å‡†æ ¼å¼å¯ç”¨å¯„å­˜å™¨252ä¸­æŒ‡ç¤ºè¯¥ä»Žå±žçŠ¶å†µçš„ä½ã€‚</span> In step 415, the Alert Standard Format south bridge 212 configured as a slave device Alert Standard Format network adapter 109, which may include a bit enable register 252 indicate that the slave alarm condition is provided a standard format.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤420ä¸­ï¼Œå°†æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212 é…ç½®ä¸ºä¸»æŠ¥è­¦æ ‡å‡†æ ¼å¼è£…ç½®ï¼Œå…¶å¯åŒ…æ‹¬è®¾ç½®åœ¨æŠ¥è­¦æ ‡å‡†æ ¼å¼å¯ç”¨å¯„å­˜å™¨252ä¸­æŒ‡ç¤ºè¯¥ä¸»åŠ¨çŠ¶å†µçš„ä½ã€‚</span> In step 420, the south bridge 212 is configured Alert Standard Format Alert Standard Format based device, which may include enabling bit register indicates the active status 252 provided in the Alert Standard Format.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾7Aä¸ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œç”¨äºŽæ“ä½œåŒ…æ‹¬åœ¨ä»Žå±žæ¨¡å¼çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212çš„è®¡ç®—æœºç³»ç»Ÿçš„æ–¹æ³•çš„å®žæ–½ä¾‹çš„æµç¨‹å›¾ã€‚</span> FIG. 7A according to an aspect of the present invention, for operating a flowchart of an embodiment of a method in a slave mode Alert Standard Format Southbridge of the computer system 212.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤505 ä¸­ï¼Œåœ¨ä»Žå±žæ¨¡å¼ä¸‹ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212å“åº”æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109çš„å†…éƒ¨ä¼ æ„Ÿå™¨çŠ¶æ€è¯»å–ã€‚</span> In step 505, in slave mode, the south bridge 212 in response Alert Standard Format Alert Standard Format internal network adapter 109 reads the state of the sensor.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤510ä¸­ï¼Œåœ¨ä»Žå±žæ¨¡å¼ä¸­çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212å“åº”ç”±æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109æ‰€äº§ç”Ÿçš„ç³»ç»Ÿç®¡ç†æ€»çº¿215è¯¢é—®ã€‚</span> In step 510, a south bridge 212 Alert Standard Format slave mode in response to a system management bus 215 Alert Standard Format interrogated by a network adapter card 109 is generated.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨ä»Žå±žæ¨¡å¼ä¸­çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212è¿˜æä¾›æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109çš„æŽ§åˆ¶ç‚¹ï¼Œå…è®¸æŠ¥è­¦æ ‡å‡†æ ¼å¼ç½‘ç»œé€‚é…å¡109å¤ä½è®¡ç®—æœºç³»ç»Ÿ200å¹¶å°†æƒåŠ›è¿˜å›žè®¡ç®—æœºç³»ç»Ÿ200ã€‚</span> Alert Standard Format south bridge 212 is also provided in the slave mode Alert Standard Format control point network adapter 109 allows Alert Standard Format network adapter 109 to reset the computer system 200 and computer system 200 power back further.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾7Bå›¾æ˜¾ç¤ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œç”¨ä»¥æ“ä½œåŒ…æ‹¬åœ¨ä¸»åŠ¨æ¨¡å¼çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212çš„è®¡ç®—æœºç³»ç»Ÿçš„æ–¹æ³•çš„å®žæ–½ä¾‹çš„æµç¨‹å›¾ã€‚</span> FIG. 7B view showing an aspect of the invention, a flowchart for operating embodiment of the method comprises Alert Standard Format active mode Southbridge of the computer system 212. FIG.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤605ä¸­ï¼Œåœ¨ä¸»åŠ¨æ¨¡å¼ä¸‹ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212åœ¨å¯ç¼–ç¨‹çš„è¯¢é—®çŽ‡ä¸‹ä¸»åŠ¨è¯¢é—®è¿žæŽ¥åˆ°ç³»ç»Ÿç®¡ç†æ€»çº¿215çš„å¤–éƒ¨ä¼ æ„Ÿå™¨ã€‚</span> In step 605, in the active mode, the south bridge 212 Alert Standard Format interrogation at a programmable rate sensor connected to an external active interrogation system management bus 215.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤610ä¸­ï¼Œåœ¨ä¸»åŠ¨æ¨¡å¼ä¸‹ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212ä¸»åŠ¨è¯¢é—®æˆ–ç›‘è§†å†…éƒ¨ä¼ æ„Ÿå™¨çŠ¶æ€ã€‚</span> In step 610, in the active mode, a south bridge 212 Alert Standard Format active interrogation or monitoring the state of internal sensors.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤615ä¸­ï¼Œåœ¨ä¸»åŠ¨æ¨¡å¼ä¸‹ï¼ŒæŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212äº§ç”Ÿä¸­æ–­åŠ/æˆ–å“åº”ä¸­æ–­ã€‚</span> In step 615, in the active mode, Alert Standard Format south bridge 212 generates an interrupt and / or an interrupt.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤620ä¸­ï¼Œæ‰€äº§ç”Ÿçš„å¤–éƒ¨ä¼ æ„Ÿå™¨çŠ¶æ€å€¼ä¸Žå†…éƒ¨ç›‘è§†ä¼ æ„Ÿå™¨å€¼ç›¸ç»“åˆå¹¶é€šè¿‡æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212çš„ä»¥å¤ªç½‘æ ¸å¿ƒ344æŠ¥å‘Šç»™è¿œç¨‹ç®¡ç†æœåŠ¡å™¨90ã€‚</span> In step 620, the generated external sensor and the internal state value monitored by the sensor combined value Alert Standard Format Ethernet core Southbridge 344 212 reports to the remote management server 90.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾8æ˜¾ç¤ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸€æ–¹é¢ï¼Œè¿žæŽ¥è‡³å®‰å…¨è£…ç½®720çš„æŠ¥è­¦æ ‡å‡†æ ¼å¼å—æ¡¥212çš„å®žæ–½ä¾‹çš„æ–¹æ¡†å›¾ã€‚</span> 8 shows according to an aspect of the present invention, the safety device is connected to the block diagram of the South Bridge 720 Alert Standard Format 212 embodiment.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¦‚å›¾æ‰€ç¤ºï¼Œä»¥å¤ªç½‘æŽ§åˆ¶å™¨344ä¸Žå—æ¡¥å¯„å­˜å™¨304è¿žæŽ¥åˆ°å†…éƒ¨å—æ¡¥æ€»çº¿302ã€‚</span> As shown, the Ethernet controller 344 and the south bridge register 304 connected to an internal bus 302 south bridge.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä»¥å¤ªç½‘æŽ§åˆ¶å™¨344è¿˜è¿žæŽ¥åˆ°ç½‘ç»œä»¥äº¤æ¢å¦‚IPæ•°æ®åŒ…ç­‰ç½‘ç»œæ•°æ®ã€‚</span> Ethernet controller 344 is also connected to a network and other packet switched data networks such as IP data.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¾®æŽ§åˆ¶å™¨320è¿žæŽ¥åˆ°å—æ¡¥å¯„å­˜å™¨304 ä¸Žä»¥å¤ªç½‘æŽ§åˆ¶å™¨344ã€‚</span> The microcontroller 320 is connected to Southbridge 304 and the Ethernet controller 344 registers.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸­å¤®å¤„ç†å™¨-å¾®æŽ§åˆ¶å™¨ä¸­æ–­å¯„å­˜å™¨312ä¸Žä¸­å¤®å¤„</span> Central processor - a microcontroller interrupt register 312 and the center</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ç†å™¨-å¾®æŽ§åˆ¶å™¨æ•°æ®äº¤æ¢å¯„å­˜å™¨314è¿žæŽ¥åˆ°å—æ¡¥å¯„å­˜å™¨304ã€‚</span> Processor - a microcontroller data register 314 is connected to Southbridge exchange register 304.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸­å¤®å¤„ç†å™¨-å¾®æŽ§åˆ¶å™¨ä¸­æ–­å¯„å­˜å™¨312è¿˜è¢«è¿žæŽ¥ä»¥äº§ç”Ÿå¾®æŽ§åˆ¶å™¨ä¸­æ–­åˆ°å¾®æŽ§åˆ¶å™¨320ã€‚</span> Central processor - a microcontroller interrupt register 312 is also connected to the microcontroller generate an interrupt to the microcontroller 320.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¾®æŽ§åˆ¶å™¨320é€šè¿‡è¯¸å¦‚å¼•è„šç­‰ç›´æŽ¥è¿žæŽ¥710ç›´æŽ¥è¿žæŽ¥å®‰å…¨è£…ç½®720ã€‚</span> The microcontroller 320 is directly connected to the safety device 710 are directly connected such as by pins 720 and the like.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å…¶å®ƒç»†èŠ‚å¯è§å‰è¿°å›¾4çš„æè¿°ã€‚</span> Further details can be seen in FIG. 4 described in the foregoing.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å›¾9ä¸Žå›¾10æ˜¾ç¤ºæ ¹æ®æœ¬å‘æ˜Žçš„ä¸åŒæ–¹é¢ï¼Œåˆ©ç”¨ç›´æŽ¥è¿žæŽ¥å®‰å…¨è£…ç½®720ä»¥æ‰§è¡Œå®‰å…¨éªŒè¯çš„æ–¹æ³•800å’Œ900çš„å®žæ–½ä¾‹çš„æµç¨‹å›¾ã€‚</span> 9 and FIG. 10 shows a different aspect of the present invention, a method flowchart of an embodiment of the safety device 720 is directly connected to enforce security authentication using 800 and 900.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å›¾9çš„æ­¥éª¤810ä¸­ï¼Œæ–¹æ³•800åŒ…æ‹¬è¯¸å¦‚å¤„ç†å™¨202æˆ–å¾®æŽ§åˆ¶å™¨320çš„å¤„ç†å™¨è¯·æ±‚ä¸€å®‰å…¨éªŒè¯ã€‚</span> In step 810 of FIG. 9, method 800 includes a processor 202 such as a processor or microcontroller 320 requests a security verification.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤820ä¸­ï¼Œå¾®æŽ§åˆ¶å™¨320é€šçŸ¥å®‰å…¨è£…ç½®720ã€‚</span> In step 820, the microcontroller 320 notifies the security device 720.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤830ä¸­ï¼Œæ–¹æ³•800è¿˜åŒ…æ‹¬æŽ¥å—å®‰å…¨è¾“å…¥çš„å®‰å…¨è£…ç½®720ã€‚</span> In step 830, the method 800 further comprises receiving secure input safety means 720.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥å®‰å…¨è¾“å…¥å¯åŒ…æ‹¬æ¥è‡ªæ™ºèƒ½å¡æˆ–ç”Ÿç‰©æµ‹å®šè¾“å…¥çš„æ•°æ®ã€‚</span> The security may include data input from the smart card or biometric input.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤840ä¸­ï¼Œæ–¹æ³•800è¿˜åŒ…æ‹¬æä¾›è‡³å°‘ä¸€ä¸ªå®‰å…¨è¾“å…¥çš„æŒ‡ç¤ºåˆ°å¾®æŽ§åˆ¶å™¨320çš„å®‰å…¨è£…ç½®720ã€‚</span> In step 840, the method 800 further includes providing an indication of at least one safety input of the safety device 320 to the microcontroller 720.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥å®‰å…¨è¾“å…¥æŒ‡ç¤ºå¯åŒ…æ‹¬å…·æœ‰æˆ–ä¸å…·æœ‰é¢å¤–è¾“å…¥çš„å®‰å…¨æ•°æ®çš„æ•£åˆ—ï¼ˆhash)ã€‚</span> The indication may include a security input hash (hash) with or without the additional security data input.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æœ¬å®žæ–½ä¾‹ä¸­ï¼Œè¯¥å®‰å…¨è¾“å…¥æœ¬èº«æ˜¯è¯¥å®‰å…¨è¾“å…¥æŒ‡ç¤ºçš„ä¸€ä¾‹ç¤ºã€‚</span> In the present embodiment, the secure input itself is an example illustrating the safe input indication.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤850ä¸­ï¼Œæ–¹æ³•800è¿˜åŒ…æ‹¬éªŒè¯è‡³å°‘è¯¥å®‰å…¨è¾“å…¥çš„æŒ‡ç¤ºçš„å¾®æŽ§åˆ¶å™¨320ã€‚</span> In step 850, the method 800 further comprises verifying at least an indication of the secure microcontroller 320 input.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å¾®æŽ§åˆ¶å™¨320å¯ä½œä¸ºå®‰å…¨éªŒè¯å™¨æˆ–ä»Žè¯¸å¦‚å¯†ç å¤„ç†å™¨224æˆ–è¿œç¨‹è£…ç½®ç­‰çš„å¦ä¸€å®‰å…¨éªŒè¯å™¨è¯·æ±‚éªŒè¯ã€‚</span> The microcontroller 320 can be used as security or authentication request from another authentication password security authentication processor 224 such as a remote device or the like.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤860ä¸­ï¼Œè¯¥æ–¹æ³•800è¿˜åŒ…æ‹¬æä¾›å®‰å…¨éªŒè¯æˆ–æä¾›å®‰å…¨éªŒè¯çš„æ‹’ç»åˆ°è¯¥å¤„ç†å™¨çš„å¾®æŽ§åˆ¶å™¨320ã€‚</span> In step 860, the method 800 further includes providing security to provide secure authentication or authentication refusal to the processor 320 microcontroller.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤860ä¸­ï¼Œè¯¥å¤„ç†å™¨å¯åŒ…æ‹¬å¤„ç†å™¨202æˆ–å¾®æŽ§åˆ¶å™¨320æœ¬èº«ã€‚</span> In step 860, the processor 202 may include a processor or microcontroller 320 itself.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨å›¾10çš„æ­¥éª¤910ä¸­ï¼Œæ–¹æ³•900åŒ…æ‹¬å¾®æŽ§åˆ¶å™¨320ä¼ é€å®‰å…¨è¾“å…¥æˆ–è‡³å°‘ä¸€å®‰å…¨è¾“å…¥æŒ‡ç¤ºåˆ°å®‰å…¨éªŒè¯å™¨ï¼Œå¦‚å¯†ç å¤„ç†å™¨224ç­‰ã€‚</span> In step 910 of FIG. 10, the method 900 includes a microcontroller 320 transmits the security input or at least one safety input instruction to the secure authentication, such as a cryptographic processor 224 and the like.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤920ä¸­ï¼Œæ–¹æ³•900è¿˜åŒ…æ‹¬è¯¥å®‰å…¨éªŒè¯å™¨éªŒè¯è¯¥å®‰å…¨è¾“å…¥æˆ–è¯¥å®‰å…¨è¾“å…¥æŒ‡ç¤ºã€‚</span> In step 920, the method 900 further comprises secure verifier to verify the safety of the security input or input instructions.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">éªŒè¯å¯åŒ…æ‹¬ä»»ä½•æ‰€éœ€çš„éªŒè¯æ–¹æ³•ï¼Œå…¸åž‹çš„æ–¹æ³•ä¸ºæ¯”è¾ƒï¼ŒåŒ…æ‹¬ä¸Žå‚¨å­˜å€¼æ¯”è¾ƒã€ä¸Žè®¡ç®—ç»“æžœçš„å€¼æ¯”è¾ƒæˆ–ä¸Žæ•£åˆ—æ¯”è¾ƒã€‚</span> Verification may include any desired authentication method, a typical method comparison comprising comparing the stored value, the value is compared with the calculation result or the comparison with the hash.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æ­¥éª¤930ä¸­ï¼Œæ–¹æ³•900è¿˜åŒ…æ‹¬å®‰å…¨éªŒè¯å™¨é€šçŸ¥å¾®æŽ§åˆ¶å™¨320éªŒè¯æˆ–éªŒè¯å¤±è´¥ã€‚</span> In step 930, method 900 further includes a security authentication informs the microcontroller 320 fails authentication or verification.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æœ¬å®žæ–½ä¾‹ä¸­ï¼Œæ‰€ä½¿ç”¨çš„åªè¯»å­˜å‚¨å™¨å¯ç†è§£ä¸ºåˆ©ç”¨é—ªå­˜æˆ–å…¶å®ƒéžæ˜“å¤±æ€§å­˜å‚¨å™¨ç±»åž‹ã€‚</span> In the present embodiment, a read only memory used as understood by using flash memory or other type of nonvolatile memory.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æ‰€ä½¿ç”¨çš„ç”Ÿç‰©æµ‹å®šå¯åŒ…æ‹¬ä¸‹è¿°ä»»ä½•æˆ–æ‰€æœ‰çš„ä¾‹ç¤ºï¼š æŒ‡çº¹æˆ–æ‹‡æŒ‡çº¹ã€æ‰‹å½¢ã€å£°çº¹ã€è§†ç½‘è†œæ‰«æã€é¢éƒ¨æ‰«æã€ä½“å‘³ã€è€³å½¢ã€ åŽ»æ°§æ ¸é†£æ ¸é…¸å›¾åƒã€é”®å‡»åŠ¨æ€ï¼ˆkeystroke dynamic)ã€ç¬”è§¦åŠ¨æ€ï¼ˆpen stroke dynamic)ä»¥åŠé™è„‰ç¡®è®¤ã€‚</span> Biological assays may be used include any or all of the illustrated: thumbprint or fingerprint, hand shape, voice prints, retinal scan, facial scan, body odor, ear, image deoxyribonucleic acid, keystroke dynamics (keystroke dynamic), stroke dynamic (pen stroke dynamic) and intravenous confirmation.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å…¶å®ƒçš„ç”Ÿç‰©æµ‹å®šæ•°æ®ç±»åž‹ä¹ŸåŒ…æ‹¬åœ¨æœ¬å‘æ˜Žä¸­ã€‚</span> Other types of biometric data are also included in the present invention.</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”ç†è§£çš„æ˜¯å½“æ­¤å¤„æ‰€æ­éœ²çš„æœ¬å‘æ˜Žçš„æ–¹æ³•800ã€ 900é€šè¿‡æµç¨‹å›¾è¿›è¡Œè¯´æ˜Žæ—¶ï¼Œè¯¥æµç¨‹å›¾ä¸­çš„å¤šç§ç»„ä»¶å¯è¢«çœç•¥æˆ–åœ¨ä¸åŒçš„å®žæ–½ä¾‹ä¸­æ”¹å˜æµç¨‹çš„é¡ºåºã€‚</span> It should be understood that when the method of the present invention disclosed herein, 800, 900 is illustrated by a flowchart, the various components of the flowchart may be omitted or altered sequence flow in different embodiments.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿˜åº”ç†è§£æ­¤å¤„æ‰€æ­éœ²çš„æœ¬å‘æ˜Žçš„æ–¹æ³•800ã€ 900å…è®¸ä¸åŒå®žæ–½ä¾‹çš„å˜åŒ–ã€‚</span> It should also be understood that the method of the present invention disclosed herein, 800, 900 is allowed to vary in different embodiments.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å½“å·±æ­éœ²çš„æœ¬å‘æ˜Žæœ‰å…³äºŽæŠ¥è­¦æ ‡å‡†æ ¼å¼åŠ/æˆ–é«˜çº§é…ç½®å’Œç”µæºæŽ¥å£çš„å¤šç§ç±»åž‹æ—¶ï¼Œä»»ä½•è¿œç¨‹ç®¡ç†æŠ€æœ¯æˆ–åè®®å‡å¯å®žçŽ°æœ¬å‘æ˜Žæ­¤å¤„æ‰€æ­ç¤ºçš„å†…å®¹ã€‚</span> When the content on Alert Standard Format and / or more advanced configuration and power interface types when, or any remote management protocol can achieve the present invention disclosed herein, the present invention has disclosed.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å‰è¿°æ‰€æ­éœ²çš„æœ¬å‘æ˜Žçš„éƒ¨åˆ†å®žæ–½ä¾‹å¯é€šè¿‡ç¡¬ä»¶æˆ–è½¯ä»¶äºˆä»¥å®žçŽ°ã€‚</span> Part of the invention disclosed in the foregoing embodiments may be implemented by hardware or software.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å› æ­¤ï¼Œåœ¨æ­¤è¯¦ç»†è¯´æ˜Žçš„æŸäº›éƒ¨åˆ†å¿…ç„¶åœ°åœ¨æ‰§è¡Œç¨‹åºä¸­ä¼šä»¥ç¡¬ä»¶ä¸“ä¸šæœ¯è¯­å‡ºçŽ°è€Œåœ¨æ­¤è¯¦ç»†è¯´æ˜Žçš„æŸäº›éƒ¨åˆ†å¿…ç„¶åœ°åœ¨æ‰§è¡Œç¨‹åºä¸­ä¼šä»¥è½¯ä»¶ä¸“ä¸šæœ¯è¯­å‡ºçŽ°ï¼Œå…¶åŒ…æ‹¬åœ¨è®¡ç®—æœºç³»ç»Ÿæˆ–è®¡ç®—æœºè£…ç½®çš„å†…å­˜ä¸­çš„æ•°æ®ä½æ“ä½œçš„ç¬¦å·è¡¨ç¤ºã€‚</span> Thus, some portions of the detailed description herein necessarily occur in the execution of the program in hardware and some portion terminology described herein in detail necessarily occur in software in execution of the program in jargon, which comprises a computer system or symbol data bit memory device in the computer representations of operations.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿™äº›æè¿°ä¸Žè¡¨ç¤ºåˆ©ç”¨å¯¹äºŽæœ¬é¢†åŸŸæŠ€æœ¯äººå‘˜æœ€å®¹æ˜“äº†è§£çš„è½¯ä»¶ä¸Žç¡¬ä»¶ç”¨è¯­çš„æ‰‹æ®µã€‚</span> These descriptions indicating means using the most skilled in the art will readily appreciate the hardware and software terms.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥ç¨‹åºä¸Žæ“ä½œå‡è¯·æ±‚ç‰©ç†é‡çš„å®žä½“æ“ä½œã€‚</span> The procedures and operations are requesting entity manipulation of physical quantities.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å°½ç®¡ä¸å¿…è¦ï¼Œä½†é€šå¸¸åœ¨è½¯ä»¶ä¸­ï¼Œè¿™äº›é‡çš„å½¢å¼å¯ä¸ºå…·æœ‰å‚¨å­˜ã€è½¬æ¢ã€ç»“åˆã€æ¯”è¾ƒæˆ–å…¶å®ƒåŠŸèƒ½çš„ç”µçš„ã€ç£çš„æˆ–å…‰å­¦çš„ä¿¡å·ã€‚</span> Although not necessary, typically in software, these quantities may have a storage, conversion, combined, compared, or the function of other electrical, magnetic or optical signals.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸ºäº†èŠ‚çœæ—¶é—´ï¼Œæ›´å¤§éƒ¨åˆ†æ˜¯ä¸ºäº†é€šç”¨çš„åŽŸå› ï¼Œæ•…å°†å‰è¿°çš„è¿™äº›ä¿¡å·ç§°ä¹‹ä¸ºä½ã€å€¼ã€å…ƒç´ ã€ ç¬¦å·ã€å­—ã€æœ¯è¯­ã€æ•°å­—ç­‰ç­‰ã€‚</span> To save time, but mostly for reasons of common, it will be referred to as the signals of these bits, values, elements, symbols, characters, terms, numbers or the like.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”è¯¥ç†è§£çš„æ˜¯åœ¨æ­¤æ‰€ç”¨çš„æ‰€æœ‰æˆ–ç›¸ä¼¼çš„æœ¯è¯­å‡å’Œé€‚å½“çš„é‡ç›¸å…³è”ä¸”åªæ˜¯æ–¹ä¾¿åœ°æ ‡ç¤ºè¿™äº›é‡ã€‚</span> It should be understood that all or similar terms are used herein and associated with an appropriate amount conveniently labeled and only these quantities.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åœ¨æœ¬è¯´æ˜Žä¹¦ä¸­ï¼Œé™¤éžæ˜¯ç‰¹æ®Šçš„çŠ¶æ€æˆ–æ˜¯ä¸ºäº†æ›´æ˜¾è€Œæ˜“è§ï¼Œå…³äºŽç”µå­è£…ç½®çš„åŠ¨ä½œæˆ–å¤„ç†ç›¸å…³çš„æè¿°ï¼Œäº¦å³ï¼Œåœ¨éƒ¨åˆ†ç”µå­è£…ç½®çš„å‚¨å­˜å•å…ƒä¸­ç”¨ä½œä¸ºç‰©ç†ï¼ˆç”µã€ç£æˆ–å…‰å­¦ï¼‰é‡æ‰§è¡Œä¸Žè½¬æ¢çš„æ•°æ®æ“ä½œå¹¶è½¬æ¢åˆ°å‚¨å­˜å•å…ƒã€ä¼ è¾“æˆ–æ˜¾ç¤ºå•å…ƒä¸­å…¶å®ƒä»¥ç‰©ç†é‡æ‰€è¡¨ç¤ºçš„ç›¸ç±»ä¼¼æ•°æ®ã€‚</span> In the present specification, unless special state or to be more apparent, an operation or process related to the electronic device described, i.e., the portion of the storage unit with the electronic device as physical (electronic, magnetic, or optical) quantities performed and data conversion operation and converted into other data similarly represented as physical quantities within the storage unit, transmission or display unit.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸¾ä¾‹è€Œè¨€ï¼Œè¿™äº›æœ¯è¯­ä¸ºä½†å¹¶ä¸é™äºŽ&#34;å¤„ç†&#34;ã€&#34;è®¡ç®—&#34;ã€ &#34;è®¡æ•°&#34;ã€&#34;åˆ¤æ–­&#34;ã€&#34;æ˜¾ç¤º&#34;ç­‰äºˆä»¥è¡¨ç¤ºã€‚</span> By way of example, but is not limited to these terms &#34;processing,&#34; &#34;computing,&#34; &#34;counting,&#34; &#34;determining&#34;, &#34;displaying&#34; or the like to be expressed.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¿˜åº”ç†è§£çš„æ˜¯æœ¬å‘æ˜Žä¸­é€šè¿‡è½¯ä»¶æ‰§è¡Œçš„æ–¹é¢å…¸åž‹åœ°ä¾æ®æŸäº›ç¨‹åºå‚¨å­˜ä»‹è´¨ä»¥ç¼–ç æˆ–é€šè¿‡æŸäº›ä¼ é€ä»‹è´¨äºˆä»¥æ‰§è¡Œã€‚</span> It should also be understood that aspects of the present invention is typically performed by some software program or a storage medium to be encoded by performing some transmission medium basis.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">è¯¥ç¨‹åºå‚¨å­˜ä»‹è´¨å¯ä¸ºç£æ€§çš„ï¼ˆå¦‚è½¯ç›˜æˆ–ç¡¬ç›˜ç­‰ï¼‰æˆ–å…‰å­¦çš„ï¼ˆå¦‚CDROM)ï¼Œä¸”å¯è¢«åªè¯»æˆ–éšæœºå­˜å–ã€‚</span> The program or optical storage medium may be magnetic (such as a floppy disk or a hard disk, etc.) (e.g., CDROM), and may be read only or random access.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åŒæ ·çš„ï¼Œè¯¥ä¼ é€ä»‹è´¨å¯ä¸ºåŒç»žçº¿ã€åŒè½´ç”µç¼†ã€å…‰çº¤æˆ–å…¶å®ƒé€‚åˆçš„ä¼ é€ä»‹è´¨ã€‚</span> Similarly, the transmission medium may be twisted wire pairs, coaxial cable, fiber or other suitable transmission medium.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">æœ¬å‘æ˜Žå¹¶ä¸é™å®šäºŽæ‰€ä»»ä½•ç»™å®šçš„å®žæ–½å½¢æ€ã€‚</span> The present invention is not limited to any given embodiment.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä¸Šè¿°å®žæ–½ä¾‹ä»…ä¸ºä¾‹ç¤ºæ€§è¯´æ˜Žæœ¬å‘æ˜Žçš„åŽŸç†åŠå…¶åŠŸæ•ˆï¼Œè€Œä¸æ˜¯ç”¨äºŽé™åˆ¶æœ¬å‘æ˜Žã€‚</span> The above-described embodiment is merely illustrative of the principles and effect of the present invention, and are not intended to limit the present invention.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">ä»»ä½•æœ¬é¢†åŸŸæŠ€æœ¯äººå‘˜å‡å¯åœ¨ä¸è¿èƒŒæœ¬å‘æ˜Žçš„ç²¾ç¥žåŠèŒƒç•´ä¸‹ï¼Œå¯¹ä¸Šè¿°å®žæ–½ä¾‹è¿›è¡Œä¿®é¥°ä¸Žå˜åŒ–ã€‚</span> Anyone skilled in the art may be made without departing from the spirit and scope of the present invention, the above-described embodiments modifications and variations.</span> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">å› æ­¤ï¼Œæœ¬å‘æ˜Žçš„æƒåˆ©ä¿æŠ¤èŒƒå›´ï¼Œ</span> Accordingly, the scope of the present invention as claimed,</span> </p> <p> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">åº”å¦‚åŽè¿°çš„æƒåˆ©è¯·æ±‚æ‰€åˆ—,</span> It is claimed as listed later request,</span> </p> </div></div>
  </section>

  <section itemprop="claims" itemscope>
    <h2>Claims (<span itemprop="count">10</span>)</h2>
    <aside>Translated from <span itemprop="translatedLanguage">Chinese</span></aside>
    <div itemprop="content" html><div mxw-id="PCLM5773693" lang="ZH" load-source="patent-office" class="claims"> <div class="claim"> <div num="1" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">1.ä¸€ç§é›†æˆç”µè·¯(212)ï¼ŒåŒ…å«ï¼š ç¬¬ä¸€æ€»çº¿æŽ¥å£(216)ï¼Œç”¨äºŽè¿žæŽ¥åˆ°ç¬¬ä¸€å¤–éƒ¨æ€»çº¿(215)ï¼›åŠä¸€å¾®æŽ§åˆ¶å™¨(320)ï¼Œé…ç½®ä»¥é€šè¿‡ä¸åŒäºŽè¯¥å¤–éƒ¨æ€»çº¿(215)çš„ç›´æŽ¥è¿žæŽ¥(710)æŽ¥æ”¶æ¥è‡ªå®‰å…¨è£…ç½®(720)çš„è¾“å…¥ï¼Œå…¶ä¸­è¯¥å¾®æŽ§åˆ¶å™¨(320)è¿›ä¸€æ­¥é…ç½®ä»¥é€šè¿‡è¯¥ç›´æŽ¥è¿žæŽ¥(710)æŽ¥æ”¶è¯·æ±‚å¹¶è¯¢é—®è¯¥å®‰å…¨è£…ç½®(720)ã€‚</span> 1. An integrated circuit (212), comprising: a first bus interface (216), for connection to a first external bus (215); and a microcontroller (320) configured to pass different from the external bus ( 215) directly connected (710) receiving input from the safety means (720), wherein the microcontroller (320) is further configured to receive the request and asks the security device (720) via the direct connection (710).</span> </div> </div> </div> <div class="claim"> <div num="2" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">2. å¦‚æƒåˆ©è¯·æ±‚læ‰€è¿°çš„é›†æˆç”µè·¯ï¼ˆ212),è¿›ä¸€æ­¥åŒ…å«ï¼š ç¬¬äºŒå¤–éƒ¨æ€»çº¿æŽ¥å£ï¼ˆ330)ï¼Œç”¨äºŽè¿žæŽ¥åˆ°ç¬¬äºŒå¤–éƒ¨æ€»çº¿ï¼ˆ210)ï¼Œå…¶ä¸­è¯¥å¾®æŽ§åˆ¶å™¨ï¼ˆ320)è¿›ä¸€æ­¥é…ç½®ä¸ºä¸€è¿œç¨‹ç®¡ç†å¼•æ“Žï¼ˆ320)ï¼Œå…¶ä¸­è¯¥å¾®æŽ§åˆ¶å™¨ï¼ˆ320)è¿›ä¸€æ­¥é…ç½®ä»¥é€šè¿‡è¯¥ç¬¬äºŒå¤–éƒ¨æ€»çº¿ï¼ˆ210)æŽ¥æ”¶ç®¡ç†ä¼ æ„Ÿå™¨æ•°æ®ï¼›ç¬¬ä¸€å†…éƒ¨æ€»çº¿ï¼ˆ302)ï¼Œå…¶ä¸­æ¥è‡ªè¯¥ç¬¬äºŒå¤–éƒ¨æ€»çº¿ï¼ˆ210)çš„æ•°æ®å¯é€šè¿‡è¯¥ç¬¬ä¸€å†…éƒ¨æ€»çº¿ï¼ˆ302)é€šè¿‡è¯¥è¿œç¨‹ç®¡ç†å¼•æ“Žï¼ˆ320)é€‰æ‹©è·¯å¾„ï¼› ä»¥åŠåµŒå…¥å¼ä»¥å¤ªç½‘æŽ§åˆ¶å™¨ï¼ˆ344),è¿žæŽ¥åˆ°è¯¥ç¬¬ä¸€å†…éƒ¨æ€»çº¿ï¼ˆ302)ã€‚</span> The integrated circuit (212) l of the request claim, further comprising: a second external bus interface (330), for connection to a second external bus (210), wherein the microcontroller (320) is further configured to a remote management engine (320), wherein the microcontroller (320) is further configured to receive through the second external bus (210) to manage the sensor data; a first internal bus (302), wherein from the second external bus (210 ) data path can be selected by the remote management engine (320) via the first internal bus (302); and an embedded Ethernet controller (344), connected to the first internal bus (302).</span> </div> </div> </div> <div class="claim"> <div num="3" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">3. å¦‚æƒåˆ©è¯·æ±‚2æ‰€è¿°çš„é›†æˆç”µè·¯ï¼ˆ212)ï¼Œå…¶ä¸­è¯¥åµŒå…¥å¼ä»¥å¤ªç½‘æŽ§åˆ¶å™¨ï¼ˆ344)é…ç½®ä»¥å‘é€è¯¥ç®¡ç†ä¼ æ„Ÿå™¨æ•°æ®åˆ°å¤–éƒ¨ç®¡ç†æœåŠ¡å™¨ã€‚</span> 3. The integrated circuit (212) according to claim 2 request, wherein the embedded Ethernet controller (344) configured to transmit the external management server to manage the sensor data.</span> </div> </div> </div> <div class="claim"> <div num="4" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">4. å¦‚æƒåˆ©è¯·æ±‚2æ‰€è¿°çš„é›†æˆç”µè·¯(212)ï¼Œå…¶ä¸­è¯¥è¿œç¨‹ç®¡ç†å¼•æ“Ž(320) åŒ…å«æŠ¥è­¦æ ‡å‡†æ ¼å¼ç®¡ç†å¼•æ“Žã€‚</span> 4. The integrated circuit (212) according to claim 2 request, wherein the remote management engine (320) comprising Alert Standard Format management engine.</span> </div> </div> </div> <div class="claim"> <div num="5" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">5. å¦‚æƒåˆ©è¯·æ±‚4æ‰€è¿°çš„é›†æˆç”µè·¯ï¼ˆ212)ï¼Œå…¶ä¸­è¯¥ç®¡ç†ä¼ æ„Ÿå™¨æ•°æ®åŒ…å«æŠ¥è­¦æ ‡å‡†æ ¼å¼ä¼ æ„Ÿå™¨æ•°æ®ã€‚</span> 5. The integrated circuit of claim 4, wherein the request (212), wherein the sensor data comprises management Alert Standard Format sensor data.</span> </div> </div> </div> <div class="claim"> <div num="6" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">6. å¦‚æƒåˆ©è¯·æ±‚1æ‰€è¿°çš„é›†æˆç”µè·¯ï¼ˆ212)ï¼Œå…¶ä¸­è¯¥è¯·æ±‚æŽ¥æ”¶è‡ªå¤–éƒ¨å¤„ç†å™¨ã€‚</span> The integrated circuit (212) as claimed in claim 1 request, wherein the request is received from an external processor.</span> </div> </div> </div> <div class="claim"> <div num="7" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">7. å¦‚æƒåˆ©è¯·æ±‚6æ‰€è¿°çš„é›†æˆç”µè·¯ï¼ˆ212),è¿›ä¸€æ­¥åŒ…å«å¯„å­˜å™¨ï¼ˆ304)ï¼Œ é…ç½®ä»¥å‚¨å­˜åœ¨è¯¥å¾®æŽ§åˆ¶å™¨ï¼ˆ320)ä¸Žè¯¥å¤–éƒ¨å¤„ç†å™¨ä¹‹é—´äº¤æ¢çš„æ•°æ®ã€‚</span> 7. The integrated circuit of claim 6, wherein the request (212), further comprising a register (304), configured to store at (320) the exchange of data between the processor and the external microcontroller.</span> </div> </div> </div> <div class="claim"> <div num="8" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">8. å¦‚æƒåˆ©è¯·æ±‚7æ‰€è¿°çš„é›†æˆç”µè·¯ï¼ˆ212)ï¼Œå…¶ä¸­è¯¥å¾®æŽ§åˆ¶å™¨ï¼ˆ320) è¿›ä¸€æ­¥é…ç½®ä»¥å“åº”è¯¥è¯·æ±‚è€Œè¯»å–æ¥è‡ªè¯¥å¯„å­˜å™¨ï¼ˆ304)çš„æ•°æ®ã€‚</span> The integrated circuit (212) as claimed in claim 7 request, wherein the microcontroller (320) is further configured to respond to the request to read data from the register (304).</span> </div> </div> </div> <div class="claim"> <div num="9" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">9. ä¸€ç§æ‰§è¡Œè®¡ç®—æœºç³»ç»Ÿï¼ˆ200A-B)çš„æ–¹æ³•ï¼ŒåŒ…å«ï¼š åœ¨å¾®æŽ§åˆ¶å™¨ï¼ˆ320)ç«¯æŽ¥æ”¶éªŒè¯è¯·æ±‚ï¼›é€šè¿‡å¤„äºŽå®‰å…¨è£…ç½®ï¼ˆ720)ä¸Žå¾®æŽ§åˆ¶å™¨ï¼ˆ320)ä¹‹é—´çš„ç›´æŽ¥è¿žæŽ¥ï¼ˆ710) è¯·æ±‚æ¥è‡ªè¯¥å®‰å…¨è£…ç½®ï¼ˆ720)çš„å®‰å…¨æ•°æ®ï¼›åœ¨å¾®æŽ§åˆ¶å™¨ï¼ˆ320)ç«¯æŽ¥æ”¶æ¥è‡ªè¯¥å®‰å…¨è£…ç½®ï¼ˆ720)çš„å®‰å…¨æ•°æ®ï¼›è¯„ä¼°è¯¥å®‰å…¨æ•°æ®ï¼›ä»¥åŠå½“è¯¥å®‰å…¨æ•°æ®è¢«è¯„ä¼°ä¸ºå¯æŽ¥å—æ—¶å‡†è®¸è¯¥éªŒè¯ã€‚</span> 9. A method executed by a computer system (200A-B), comprising: a microcontroller (320) receives the verification request; direct connection (between 710 (720) and the microcontroller (320) is in the safety device by ) request for the security data from the security device (720); a terminal for receiving the security data from the security device (720) in the microcontroller (320); the assessment of safety data; and when a pharmaceutically permitted when the secure data is evaluated the verification.</span> </div> </div> </div> <div class="claim"> <div num="10" class="claim"> <div class="claim-text"> <span class="notranslate"> <span class="google-src-text" style="direction: ltr; text-align: left">10. å¦‚æƒåˆ©è¯·æ±‚9æ‰€è¿°çš„æ–¹æ³•ï¼Œå…¶ä¸­åœ¨å¾®æŽ§åˆ¶å™¨ï¼ˆ320)ç«¯æŽ¥æ”¶æ¥è‡ªè¯¥å®‰å…¨è£…ç½®ï¼ˆ720)çš„å®‰å…¨æ•°æ®åŒ…å«ï¼šåœ¨è¯¥å¾®æŽ§åˆ¶å™¨ï¼ˆ320)ç«¯æŽ¥æ”¶æ¥è‡ªç”Ÿç‰©æµ‹å®šè£…ç½®çš„ç”Ÿç‰©æµ‹å®šæ•°æ®ï¼›å…¶ä¸­è¯„ä¼°è¯¥å®‰å…¨æ•°æ®åŒ…å«è¯„ä¼°è¯¥ç”Ÿç‰©æµ‹å®šæ•°æ®ï¼›ä¸”å…¶ä¸­å½“è¯¥å®‰å…¨æ•°æ®è¢«è¯„ä¼°ä¸ºå¯æŽ¥å—æ—¶å‡†è®¸è¯¥éªŒè¯åŒ…å«å½“è¯¥ç”Ÿç‰©æµ‹å®šæ•°æ®è¢«è¯„ä¼°ä¸ºå¯æŽ¥å—æ—¶å‡†è®¸è¯¥éªŒè¯ï¼›ä»¥åŠå…¶ä¸­åœ¨å¾®æŽ§åˆ¶å™¨ï¼ˆ320)ç«¯æŽ¥æ”¶æ¥è‡ªå®‰å…¨è£…ç½®ï¼ˆ720)çš„å®‰å…¨æ•°æ®åŒ…å«é€šè¿‡ç›´æŽ¥è¿žæŽ¥ï¼ˆ710)è‡³è¯¥å¾®æŽ§åˆ¶å™¨ï¼ˆ320)æŽ¥æ”¶æ¥è‡ªå®‰å…¨è£…ç½®ï¼ˆ720) çš„å®‰å…¨æ•°æ®ã€‚</span> 10. The method of claim 9 request, wherein (320) receives the security data from the security device (720) in a microcontroller comprising: terminal receiving biometric from the biometric device in the microcontroller (320) data; wherein the security assessment evaluates the biometric data comprises data; and wherein when the security when data is evaluated as acceptable when the permit comprising the verification data is biometric authentication is to permit the assessment of acceptable; and wherein the micro control (320) receives the security data from the security means (720) comprises receiving the security data from the security device (720) via a direct connection (710) to the microcontroller (320).</span> </div> </div> </div> </div></div>
  </section>

  <section itemprop="application" itemscope>

    <section itemprop="metadata" itemscope>
        <span itemprop="applicationNumber">CN 02828374</span>
        <span itemprop="priorityDate">2001-11-01</span>
        <span itemprop="filingDate">2002-12-18</span>
        <span itemprop="title">Embedded processor with direct connection of security devices for enhanced security 
       </span>
        
        
        <a href="/patent/CN100373284C/en">
            <span itemprop="representativePublication">CN100373284C</span>
            (<span itemprop="primaryLanguage">en</span>)
        </a>
    </section>

    <h2>Priority Applications (2)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US10/084,596</span>
                   
                   
                <td itemprop="priorityDate"></td>
                <td itemprop="filingDate">2002-02-27</td>
                <td itemprop="title"></td>
              </tr><tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US10/084,596</span>
                   
                   <a href="/patent/US20030097587A1/en">
                        <span itemprop="representativePublication">US20030097587A1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2001-11-01</td>
                <td itemprop="filingDate">2002-02-27</td>
                <td itemprop="title">Hardware interlock mechanism using a watchdog timer 
       </td>
              </tr>
           </tbody>
       </table>

    

    

    

    <h2>Publications (2)</h2>
        <table>
            <thead>
                <tr>
                    <th>Publication Number</th>
                    <th>Publication Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">CN1623131A</span>
                   
                   <a href="/patent/CN1623131A/en">CN1623131A
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2005-06-01</td>
              </tr><tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">CN100373284C</span>
                   
                   <span itemprop="thisPatent">true</span>
                   <a href="/patent/CN100373284C/en">CN100373284C
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2008-03-05</td>
              </tr>
           </tbody>
        </table>

  </section>

  <section itemprop="family" itemscope>
    <h1>Family</h1>
    <h2>ID=27765323</h2>

    <h2>Family Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Title</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="applications" itemscope repeat>
                <td>
                    <span itemprop="applicationNumber">CN 02828374</span>
                    
                    
                    <a href="/patent/CN100373284C/en">
                        <span itemprop="representativePublication">CN100373284C</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                </td>
                <td itemprop="priorityDate">2001-11-01</td>
                <td itemprop="filingDate">2002-12-18</td>
                <td itemprop="title">Embedded processor with direct connection of security devices for enhanced security 
       </td>
              </tr>
           </tbody>
        </table>

    

    

    <h2>Country Status (8)</h2>
      <table>
        <thead>
          <tr>
            <th>Country</th>
            <th>Link</th>
          </tr>
        </thead>
        <tbody>
        <tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">US</span>
                (<span itemprop="num">2</span>)
              
            </td>
            <td>
              <a href="/patent/US20030097587A1/en">
                <span itemprop="representativePublication">US20030097587A1</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr><tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">JP</span>
                (<span itemprop="num">1</span>)
              
            </td>
            <td>
              <a href="/patent/JP4579547B2/en">
                <span itemprop="representativePublication">JP4579547B2</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr><tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">KR</span>
                (<span itemprop="num">1</span>)
              
            </td>
            <td>
              <a href="/patent/KR100947125B1/en">
                <span itemprop="representativePublication">KR100947125B1</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr><tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">CN</span>
                (<span itemprop="num">1</span>)
              <meta itemprop="thisCountry" content="true">
            </td>
            <td>
              <a href="/patent/CN100373284C/en">
                <span itemprop="representativePublication">CN100373284C</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr><tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">AU</span>
                (<span itemprop="num">1</span>)
              
            </td>
            <td>
              <a href="/patent/AU2002364072A1/en">
                <span itemprop="representativePublication">AU2002364072A1</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr><tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">DE</span>
                (<span itemprop="num">1</span>)
              
            </td>
            <td>
              <a href="/patent/DE10297662T5/en">
                <span itemprop="representativePublication">DE10297662T5</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr><tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">GB</span>
                (<span itemprop="num">1</span>)
              
            </td>
            <td>
              <a href="/patent/GB2401457B/en">
                <span itemprop="representativePublication">GB2401457B</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr><tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">WO</span>
                (<span itemprop="num">1</span>)
              
            </td>
            <td>
              <a href="/patent/WO2003073243A2/en">
                <span itemprop="representativePublication">WO2003073243A2</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr>
      </tbody>
    </table>

    

    <h2>Families Citing this family (22)</h2>
    <table>
      <caption>* Cited by examiner, â€  Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7003607B1/en">
              <span itemprop="publicationNumber">US7003607B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2002-03-20</td>
          <td itemprop="publicationDate">2006-02-21</td>
          <td><span itemprop="assigneeOriginal">Advanced Micro Devices, Inc.</span></td>
          <td itemprop="title">Managing a controller embedded in a bridge 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7178014B2/en">
              <span itemprop="publicationNumber">US7178014B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2002-09-04</td>
          <td itemprop="publicationDate">2007-02-13</td>
          <td><span itemprop="assigneeOriginal">Intel Corporation</span></td>
          <td itemprop="title">Method and apparatus for using a memory region to pass parameters between a run time environment and SMM handler 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20040123142A1/en">
              <span itemprop="publicationNumber">US20040123142A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2002-12-18</td>
          <td itemprop="publicationDate">2004-06-24</td>
          <td><span itemprop="assigneeOriginal">Dubal Scott P.</span></td>
          <td itemprop="title">Detecting a network attack 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7213140B2/en">
              <span itemprop="publicationNumber">US7213140B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2003-10-30</td>
          <td itemprop="publicationDate">2007-05-01</td>
          <td><span itemprop="assigneeOriginal">Micro-Star Int&#39;l Co., Ltd.</span></td>
          <td itemprop="title">Method for self-starting a computer 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20050223227A1/en">
              <span itemprop="publicationNumber">US20050223227A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-03-31</td>
          <td itemprop="publicationDate">2005-10-06</td>
          <td><span itemprop="assigneeOriginal">Deleeuw William C</span></td>
          <td itemprop="title">Addressable authentication in a scalable, reconfigurable communication architecture 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/KR100704624B1/en">
              <span itemprop="publicationNumber">KR100704624B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-11-20</td>
          <td itemprop="publicationDate">2007-04-10</td>
          <td><span itemprop="assigneeOriginal">ì‚¼ì„±ì „ìžì£¼ì‹íšŒì‚¬</span></td>
          <td itemprop="title">Universal interface device and method for communication using by universal interface device 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7804822B2/en">
              <span itemprop="publicationNumber">US7804822B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2005-09-21</td>
          <td itemprop="publicationDate">2010-09-28</td>
          <td><span itemprop="assigneeOriginal">At&amp;T Intellectual Property Ii, L.P.</span></td>
          <td itemprop="title">Method and apparatus for detecting subscriber service address change 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/KR20080112010A/en">
              <span itemprop="publicationNumber">KR20080112010A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2007-06-20</td>
          <td itemprop="publicationDate">2008-12-24</td>
          <td><span itemprop="assigneeOriginal">ì‚¼ì„±ì „ìžì£¼ì‹íšŒì‚¬</span></td>
          <td itemprop="title">Apparatus and method for authenticating firmware 
     </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8185941B2/en">
              <span itemprop="publicationNumber">US8185941B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2007-07-31</td>
          <td itemprop="publicationDate">2012-05-22</td>
          <td><span itemprop="assigneeOriginal">Hewlett-Packard Development Company, L.P.</span></td>
          <td itemprop="title">System and method of tamper-resistant control 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8453016B2/en">
              <span itemprop="publicationNumber">US8453016B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2007-09-23</td>
          <td itemprop="publicationDate">2013-05-28</td>
          <td><span itemprop="assigneeOriginal">Dell Products L.P.</span></td>
          <td itemprop="title">Methods and systems for managing response data in an information handling system 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9172583B1/en">
              <span itemprop="publicationNumber">US9172583B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2011-11-22</td>
          <td itemprop="publicationDate">2015-10-27</td>
          <td><span itemprop="assigneeOriginal">Crimson Corporation</span></td>
          <td itemprop="title">Actively provisioning a managed node 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/CN104025027B/en">
              <span itemprop="publicationNumber">CN104025027B</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2011-12-30</td>
          <td itemprop="publicationDate">2017-08-15</td>
          <td><span itemprop="assigneeOriginal">è‹±ç‰¹å°”å…¬å¸</span></td>
          <td itemprop="title">Structural reference processor, method, system and instruction 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9703567B2/en">
              <span itemprop="publicationNumber">US9703567B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2012-11-30</td>
          <td itemprop="publicationDate">2017-07-11</td>
          <td><span itemprop="assigneeOriginal">Intel Corporation</span></td>
          <td itemprop="title">Control transfer termination instructions of an instruction set architecture (ISA) 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/CN103500135A/en">
              <span itemprop="publicationNumber">CN103500135A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2013-10-15</td>
          <td itemprop="publicationDate">2014-01-08</td>
          <td><span itemprop="assigneeOriginal">æ·±åœ³å¸‚æ±‡å·æŠ€æœ¯è‚¡ä»½æœ‰é™å…¬å¸</span></td>
          <td itemprop="title">Circuit for monitoring embedded device main program 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9594413B2/en">
              <span itemprop="publicationNumber">US9594413B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2013-12-24</td>
          <td itemprop="publicationDate">2017-03-14</td>
          <td><span itemprop="assigneeOriginal">Intel Corporation</span></td>
          <td itemprop="title">Interface for communication between circuit blocks of an integrated circuit, and associated apparatuses, systems, and methods 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JP6344913B2/en">
              <span itemprop="publicationNumber">JP6344913B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2013-12-27</td>
          <td itemprop="publicationDate">2018-06-20</td>
          <td><span itemprop="assigneeOriginal">ã‚­ãƒ¤ãƒŽãƒ³æ ªå¼ä¼šç¤¾</span></td>
          <td itemprop="title">Printing apparatus, image reading apparatus, and control method thereof 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9767272B2/en">
              <span itemprop="publicationNumber">US9767272B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2014-10-20</td>
          <td itemprop="publicationDate">2017-09-19</td>
          <td><span itemprop="assigneeOriginal">Intel Corporation</span></td>
          <td itemprop="title">Attack Protection for valid gadget control transfers 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9626508B2/en">
              <span itemprop="publicationNumber">US9626508B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2014-10-20</td>
          <td itemprop="publicationDate">2017-04-18</td>
          <td><span itemprop="assigneeOriginal">Intel Corporation</span></td>
          <td itemprop="title">Providing supervisor control of control transfer execution profiling 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JP2016126692A/en">
              <span itemprop="publicationNumber">JP2016126692A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2015-01-08</td>
          <td itemprop="publicationDate">2016-07-11</td>
          <td><span itemprop="assigneeOriginal">æ ªå¼ä¼šç¤¾ãƒ‡ãƒ³ã‚½ãƒ¼</span></td>
          <td itemprop="title">Electronic control device 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/WO2017087497A1/en">
              <span itemprop="publicationNumber">WO2017087497A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2015-11-19</td>
          <td itemprop="publicationDate">2017-05-26</td>
          <td><span itemprop="assigneeOriginal">Robert Bosch Gmbh</span></td>
          <td itemprop="title">Secure access control to an embedded device through a networked computer 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9785800B2/en">
              <span itemprop="publicationNumber">US9785800B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2015-12-23</td>
          <td itemprop="publicationDate">2017-10-10</td>
          <td><span itemprop="assigneeOriginal">Intel Corporation</span></td>
          <td itemprop="title">Non-tracked control transfers within control transfer enforcement 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US10262158B1/en">
              <span itemprop="publicationNumber">US10262158B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2017-07-27</td>
          <td itemprop="publicationDate">2019-04-16</td>
          <td><span itemprop="assigneeOriginal">American Megatrends, Inc.</span></td>
          <td itemprop="title">Restricting the use of a firmware tool to a specific platform 
       </td>
        </tr>
      </tbody>
    </table>

    

    <h2>Family Cites Families (21)</h2>
    <table>
      <caption>* Cited by examiner, â€  Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/GB2247964A/en">
              <span itemprop="publicationNumber">GB2247964A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1990-09-13</td>
          <td itemprop="publicationDate">1992-03-18</td>
          <td><span itemprop="assigneeOriginal">John Robert Devany</span></td>
          <td itemprop="title">Controlling access to a keyboard-operated computer system 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5327497A/en">
              <span itemprop="publicationNumber">US5327497A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1992-06-04</td>
          <td itemprop="publicationDate">1994-07-05</td>
          <td><span itemprop="assigneeOriginal">Integrated Technologies Of America, Inc.</span></td>
          <td itemprop="title">Preboot protection of unauthorized use of programs and data with a card reader interface 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5884026A/en">
              <span itemprop="publicationNumber">US5884026A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1995-07-28</td>
          <td itemprop="publicationDate">1999-03-16</td>
          <td><span itemprop="assigneeOriginal">Samsung Electronics Co., Ltd.</span></td>
          <td itemprop="title">Personal computer having a security function, a method of implementing the security function, and methods of installing and detaching a security device to/from a computer 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/GB2312040A/en">
              <span itemprop="publicationNumber">GB2312040A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-04-13</td>
          <td itemprop="publicationDate">1997-10-15</td>
          <td><span itemprop="assigneeOriginal">Xerox Corp</span></td>
          <td itemprop="title">A computer mouse 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5748888A/en">
              <span itemprop="publicationNumber">US5748888A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-05-29</td>
          <td itemprop="publicationDate">1998-05-05</td>
          <td><span itemprop="assigneeOriginal">Compaq Computer Corporation</span></td>
          <td itemprop="title">Method and apparatus for providing secure and private keyboard communications in computer systems 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5850559A/en">
              <span itemprop="publicationNumber">US5850559A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-08-07</td>
          <td itemprop="publicationDate">1998-12-15</td>
          <td><span itemprop="assigneeOriginal">Compaq Computer Corporation</span></td>
          <td itemprop="title">Method and apparatus for secure execution of software prior to a computer system being powered down or entering a low energy consumption mode 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/WO1998013791A1/en">
              <span itemprop="publicationNumber">WO1998013791A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-09-27</td>
          <td itemprop="publicationDate">1998-04-02</td>
          <td><span itemprop="assigneeOriginal">Westinghouse Electric Corporation</span></td>
          <td itemprop="title">Apparatus and method for personal identification 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5949882A/en">
              <span itemprop="publicationNumber">US5949882A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-12-13</td>
          <td itemprop="publicationDate">1999-09-07</td>
          <td><span itemprop="assigneeOriginal">Compaq Computer Corporation</span></td>
          <td itemprop="title">Method and apparatus for allowing access to secured computer resources by utilzing a password and an external encryption algorithm 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5953422A/en">
              <span itemprop="publicationNumber">US5953422A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-12-31</td>
          <td itemprop="publicationDate">1999-09-14</td>
          <td><span itemprop="assigneeOriginal">Compaq Computer Corporation</span></td>
          <td itemprop="title">Secure two-piece user authentication in a computer network 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JPH10198453A/en">
              <span itemprop="publicationNumber">JPH10198453A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1997-01-13</td>
          <td itemprop="publicationDate">1998-07-31</td>
          <td><span itemprop="assigneeOriginal">Toshiba Corp</span></td>
          <td itemprop="title">  Personal computer system  </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6032257A/en">
              <span itemprop="publicationNumber">US6032257A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1997-08-29</td>
          <td itemprop="publicationDate">2000-02-29</td>
          <td><span itemprop="assigneeOriginal">Compaq Computer Corporation</span></td>
          <td itemprop="title">Hardware theft-protection architecture 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6304970B1/en">
              <span itemprop="publicationNumber">US6304970B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1997-09-02</td>
          <td itemprop="publicationDate">2001-10-16</td>
          <td><span itemprop="assigneeOriginal">International Business Mcahines Corporation</span></td>
          <td itemprop="title">Hardware access control locking 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6199167B1/en">
              <span itemprop="publicationNumber">US6199167B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-03-25</td>
          <td itemprop="publicationDate">2001-03-06</td>
          <td><span itemprop="assigneeOriginal">Compaq Computer Corporation</span></td>
          <td itemprop="title">Computer architecture with password-checking bus bridge 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JP2000004256A/en">
              <span itemprop="publicationNumber">JP2000004256A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-04-17</td>
          <td itemprop="publicationDate">2000-01-07</td>
          <td><span itemprop="assigneeOriginal">Toshiba Corp</span></td>
          <td itemprop="title">Stream data processing system and limiting method for stream data 
     </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JP3951464B2/en">
              <span itemprop="publicationNumber">JP3951464B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-07-28</td>
          <td itemprop="publicationDate">2007-08-01</td>
          <td><span itemprop="assigneeOriginal">æ ªå¼ä¼šç¤¾æ—¥ç«‹è£½ä½œæ‰€</span></td>
          <td itemprop="title">Digital signal processor 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6275588B1/en">
              <span itemprop="publicationNumber">US6275588B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-11-12</td>
          <td itemprop="publicationDate">2001-08-14</td>
          <td><span itemprop="assigneeOriginal">I-Data International A/S</span></td>
          <td itemprop="title">Apparatus and method for performing and controlling encryption/decryption for data to be transmitted on local area network 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6389542B1/en">
              <span itemprop="publicationNumber">US6389542B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1999-10-27</td>
          <td itemprop="publicationDate">2002-05-14</td>
          <td><span itemprop="assigneeOriginal">Terence T. Flyntz</span></td>
          <td itemprop="title">Multi-level secure computer with token-based access control 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JP4618467B2/en">
              <span itemprop="publicationNumber">JP4618467B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2000-01-05</td>
          <td itemprop="publicationDate">2011-01-26</td>
          <td><span itemprop="assigneeOriginal">ã‚½ãƒ‹ãƒ¼æ ªå¼ä¼šç¤¾</span></td>
          <td itemprop="title">General-purpose computer and copyright management method in general-purpose computer 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/WO2002086751A1/en">
              <span itemprop="publicationNumber">WO2002086751A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-04-24</td>
          <td itemprop="publicationDate">2002-10-31</td>
          <td><span itemprop="assigneeOriginal">Broadcom Corporation</span></td>
          <td itemprop="title">Alerte standard format memory loading and handling 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20030028781A1/en">
              <span itemprop="publicationNumber">US20030028781A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-05-10</td>
          <td itemprop="publicationDate">2003-02-06</td>
          <td><span itemprop="assigneeOriginal">Strongin Geoffrey S.</span></td>
          <td itemprop="title">Mechanism for closing back door access mechanisms in personal computer systems 
       </td>
        </tr><tr itemprop="backwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/TW546586B/en">
              <span itemprop="publicationNumber">TW546586B</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-11-14</td>
          <td itemprop="publicationDate">2003-08-11</td>
          <td><span itemprop="assigneeOriginal">Via Tech Inc</span></td>
          <td itemprop="title">Personal computer peripheral device and initialization method thereof 
     </td>
        </tr>
      </tbody>
    </table>

    
    <ul>
      
      <li itemprop="applicationsByYear" itemscope repeat>
        <span itemprop="year">2002</span>
        <ul>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2002-02-27</span>
            <span itemprop="countryCode">US</span>
            <span itemprop="applicationNumber">US10/084,596</span>
            <a href="/patent/US20030097587A1/en"><span itemprop="documentId">patent/US20030097587A1/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">Abandoned</span>
            
          </li>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2002-12-18</span>
            <span itemprop="countryCode">KR</span>
            <span itemprop="applicationNumber">KR1020047012950A</span>
            <a href="/patent/KR100947125B1/en"><span itemprop="documentId">patent/KR100947125B1/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">IP Right Cessation</span>
            
          </li>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2002-12-18</span>
            <span itemprop="countryCode">WO</span>
            <span itemprop="applicationNumber">PCT/US2002/040622</span>
            <a href="/patent/WO2003073243A2/en"><span itemprop="documentId">patent/WO2003073243A2/en</span></a>
            <span itemprop="legalStatusCat">active</span>
            <span itemprop="legalStatus">Application Filing</span>
            
          </li>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2002-12-18</span>
            <span itemprop="countryCode">AU</span>
            <span itemprop="applicationNumber">AU2002364072A</span>
            <a href="/patent/AU2002364072A1/en"><span itemprop="documentId">patent/AU2002364072A1/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">Abandoned</span>
            
          </li>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2002-12-18</span>
            <span itemprop="countryCode">JP</span>
            <span itemprop="applicationNumber">JP2003571871A</span>
            <a href="/patent/JP4579547B2/en"><span itemprop="documentId">patent/JP4579547B2/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">Expired - Fee Related</span>
            
          </li>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2002-12-18</span>
            <span itemprop="countryCode">GB</span>
            <span itemprop="applicationNumber">GB0417363A</span>
            <a href="/patent/GB2401457B/en"><span itemprop="documentId">patent/GB2401457B/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">Expired - Fee Related</span>
            
          </li>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2002-12-18</span>
            <span itemprop="countryCode">CN</span>
            <span itemprop="applicationNumber">CN 02828374</span>
            <a href="/patent/CN100373284C/en"><span itemprop="documentId">patent/CN100373284C/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">IP Right Cessation</span>
            
            <span itemprop="thisApp" content="true" bool></span>
            
          </li>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2002-12-18</span>
            <span itemprop="countryCode">DE</span>
            <span itemprop="applicationNumber">DE2002197662</span>
            <a href="/patent/DE10297662T5/en"><span itemprop="documentId">patent/DE10297662T5/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">Withdrawn</span>
            
          </li>
          
        </ul>
      </li>
      
      <li itemprop="applicationsByYear" itemscope repeat>
        <span itemprop="year">2008</span>
        <ul>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2008-01-18</span>
            <span itemprop="countryCode">US</span>
            <span itemprop="applicationNumber">US12/016,687</span>
            <a href="/patent/US20080228985A1/en"><span itemprop="documentId">patent/US20080228985A1/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">Abandoned</span>
            
          </li>
          
        </ul>
      </li>
      
    </ul>
    

    </section>

  

  

  

  <section>
    <h2>Also Published As</h2>
    <table>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Publication date</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JP2005519366A/en">
              <span itemprop="publicationNumber">JP2005519366A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2005-06-30</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/GB2401457B/en">
              <span itemprop="publicationNumber">GB2401457B</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2005-07-27</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/AU2002364072A1/en">
              <span itemprop="publicationNumber">AU2002364072A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2003-09-09</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20080228985A1/en">
              <span itemprop="publicationNumber">US20080228985A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2008-09-18</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20030097587A1/en">
              <span itemprop="publicationNumber">US20030097587A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2003-05-22</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/GB2401457A/en">
              <span itemprop="publicationNumber">GB2401457A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2004-11-10</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/DE10297662T5/en">
              <span itemprop="publicationNumber">DE10297662T5</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2005-02-17</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/WO2003073243A2/en">
              <span itemprop="publicationNumber">WO2003073243A2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2003-09-04</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/KR20040083542A/en">
              <span itemprop="publicationNumber">KR20040083542A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2004-10-02</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/CN1623131A/en">
              <span itemprop="publicationNumber">CN1623131A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2005-06-01</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/KR100947125B1/en">
              <span itemprop="publicationNumber">KR100947125B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2010-03-10</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/GB0417363D0/en">
              <span itemprop="publicationNumber">GB0417363D0</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2004-09-08</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JP4579547B2/en">
              <span itemprop="publicationNumber">JP4579547B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2010-11-10</td>
        </tr><tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/WO2003073243A3/en">
              <span itemprop="publicationNumber">WO2003073243A3</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2004-04-08</td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Similar Documents</h2>
    <table>
      <thead>
        <tr>
          <th>Publication</th>
          <th>Publication Date</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="17695602070198836957">
              <a href="/scholar/17695602070198836957"><span itemprop="scholarAuthors">Petroni Jr et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2006">2006</time>
            
          </td>
          <td itemprop="title">An Architecture for Specification-Based Detection of Semantic Integrity Violations in Kernel Dynamic Data.</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/TWI581183B/en">
                <span itemprop="publicationNumber">TWI581183B</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2017-05-01">2017-05-01</time>
            
            
          </td>
          <td itemprop="title">Apparatus and method for isolating a secure execution mode in a microprocessor 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/CN100458641C/en">
                <span itemprop="publicationNumber">CN100458641C</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-02-04">2009-02-04</time>
            
            
          </td>
          <td itemprop="title">System and method for resetting platform configuration register 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR100921779B1/en">
                <span itemprop="publicationNumber">KR100921779B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-10-15">2009-10-15</time>
            
            
          </td>
          <td itemprop="title">A computer system including a secure execution mode-capable cpu and a security services processor connected via a secure communication path 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7900058B2/en">
                <span itemprop="publicationNumber">US7900058B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2011-03-01">2011-03-01</time>
            
            
          </td>
          <td itemprop="title">Methods and arrangements for remote communications with a trusted platform module 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7360253B2/en">
                <span itemprop="publicationNumber">US7360253B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2008-04-15">2008-04-15</time>
            
            
          </td>
          <td itemprop="title">System and method to lock TPM always â€˜onâ€™ using a monitor 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP5452656B2/en">
                <span itemprop="publicationNumber">JP5452656B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-03-26">2014-03-26</time>
            
            
          </td>
          <td itemprop="title">System and method for executing instructions to initialize a secure environment 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US8909978B2/en">
                <span itemprop="publicationNumber">US8909978B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-12-09">2014-12-09</time>
            
            
          </td>
          <td itemprop="title">Remote access diagnostic mechanism for communication devices 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP1518158B1/en">
                <span itemprop="publicationNumber">EP1518158B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2012-03-21">2012-03-21</time>
            
            
          </td>
          <td itemprop="title">Trusted computer platform 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5953502A/en">
                <span itemprop="publicationNumber">US5953502A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1999-09-14">1999-09-14</time>
            
            
          </td>
          <td itemprop="title">Method and apparatus for enhancing computer system security 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/TWI431533B/en">
                <span itemprop="publicationNumber">TWI431533B</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-03-21">2014-03-21</time>
            
            
          </td>
          <td itemprop="title">Microprocessor system, methods and processor for initiating secure operations 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP4664966B2/en">
                <span itemprop="publicationNumber">JP4664966B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2011-04-06">2011-04-06</time>
            
            
          </td>
          <td itemprop="title">Cooperative embedded agent 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6480097B1/en">
                <span itemprop="publicationNumber">US6480097B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2002-11-12">2002-11-12</time>
            
            
          </td>
          <td itemprop="title">Security control for personal computer 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7590867B2/en">
                <span itemprop="publicationNumber">US7590867B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-09-15">2009-09-15</time>
            
            
          </td>
          <td itemprop="title">Method and apparatus for providing secure virtualization of a trusted platform module 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP1975836B1/en">
                <span itemprop="publicationNumber">EP1975836B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2017-09-20">2017-09-20</time>
            
            
          </td>
          <td itemprop="title">Server active management technology (AMT) assisted secure boot 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US8732824B2/en">
                <span itemprop="publicationNumber">US8732824B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-05-20">2014-05-20</time>
            
            
          </td>
          <td itemprop="title">Method and system for monitoring integrity of running computer system 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/CN101174291B/en">
                <span itemprop="publicationNumber">CN101174291B</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2012-06-13">2012-06-13</time>
            
            
          </td>
          <td itemprop="title">System and method for secure operating system boot 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7558966B2/en">
                <span itemprop="publicationNumber">US7558966B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-07-07">2009-07-07</time>
            
            
          </td>
          <td itemprop="title">Notifying remote administrator of platform integrity determination 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP2601588B1/en">
                <span itemprop="publicationNumber">EP2601588B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2018-05-23">2018-05-23</time>
            
            
          </td>
          <td itemprop="title">Providing fast non-volatile storage in a secure environment 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7111202B2/en">
                <span itemprop="publicationNumber">US7111202B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2006-09-19">2006-09-19</time>
            
            
          </td>
          <td itemprop="title">Autonomous boot failure detection and recovery 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP2006501581A/en">
                <span itemprop="publicationNumber">JP2006501581A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2006-01-12">2006-01-12</time>
            
            
          </td>
          <td itemprop="title">Encapsulation of reliable platform module functions by TCPA inside server management coprocessor subsystem 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20090055157A1/en">
                <span itemprop="publicationNumber">US20090055157A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-02-26">2009-02-26</time>
            
            
          </td>
          <td itemprop="title">Server Having Remotely Manageable Emulated Functions 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US8522018B2/en">
                <span itemprop="publicationNumber">US8522018B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2013-08-27">2013-08-27</time>
            
            
          </td>
          <td itemprop="title">Method and system for implementing a mobile trusted platform module 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/CN100416501C/en">
                <span itemprop="publicationNumber">CN100416501C</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2008-09-03">2008-09-03</time>
            
            
          </td>
          <td itemprop="title">A computer system employing a trusted execution environment including a memory controller configured to clear memory 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="1407036188703820006">
              <a href="/scholar/1407036188703820006"><span itemprop="scholarAuthors">Shankar et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2004">2004</time>
            
          </td>
          <td itemprop="title">Side effects are not sufficient to authenticate software</td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Legal Events</h2>
    <table>
      <thead>
        <tr>
          <th>Date</th>
          <th>Code</th>
          <th>Title</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2005-06-01">2005-06-01</time></td>
          <td itemprop="code">C06</td>
          <td itemprop="title">Publication</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2005-08-03">2005-08-03</time></td>
          <td itemprop="code">C10</td>
          <td itemprop="title">Entry into substantive examination</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2008-03-05">2008-03-05</time></td>
          <td itemprop="code">C14</td>
          <td itemprop="title">Grant of patent or utility model</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2010-08-18">2010-08-18</time></td>
          <td itemprop="code">COR</td>
          <td itemprop="title">Change of bibliographic data</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">CORRECT: ADDRESS; FROM: CALIFORNIA, USA TO: GRAND CAYMAN ISLAND  RITISH CAYMAN ISLANDS</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2010-08-18">2010-08-18</time></td>
          <td itemprop="code">C41</td>
          <td itemprop="title">Transfer of patent application or patent right or utility model</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2010-08-18">2010-08-18</time></td>
          <td itemprop="code">ASS</td>
          <td itemprop="title">Succession or assignment of patent right</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Owner name</strong>:
              <span itemprop="value">ADVANCED MICRO DEVICES INC</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">FORMER OWNER: ADVANCED MICRO DEVICES INC.</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Effective date</strong>:
              <span itemprop="value">20100708</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2018-02-02">2018-02-02</time></td>
          <td itemprop="code">CF01</td>
          <td itemprop="title"></td>
          <td>
            
          </td>
        </tr>
      </tbody>
    </table>
  </section>
</article>

    </search-app>
    <script type="text/javascript" src="//www.gstatic.com/feedback/api.js"></script>
    <script async="" defer="" src="//www.google.com/insights/consumersurveys/async_survey?site=cxkjf7ipxgbnnjy6k35ezcvbbe"></script>
  </body>
</html>
