// Seed: 1580536100
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always_comb #1 id_3[1 : 1] = id_2;
  wire id_5;
  module_2 modCall_1 ();
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    output wand id_5,
    input tri id_6
);
  integer id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_2;
  always @(id_1 or posedge id_1) begin : LABEL_0
    #1;
  end
  wire id_2;
endmodule
