# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 7
attribute \dynports 1
attribute \src "dut.sv:1.1-26.10"
module \sp_read_or_write
  parameter \ABITS 4
  parameter \WIDTH 8
  wire $auto$rtlil.cc:2957:Not$2
  wire $auto$rtlil.cc:3004:And$4
  wire width 8 $auto$rtlil.cc:3092:Mux$6
  attribute \src "dut.sv:1.47-1.53"
  wire width 4 input 4 \addr_a
  attribute \src "dut.sv:1.26-1.29"
  wire input 1 \clk
  attribute \src "dut.sv:14.10-14.11"
  wire width 32 \i
  wire width 8 \memrd_mem_DATA
  attribute \src "dut.sv:1.64-1.71"
  wire width 8 output 6 \rdata_a
  attribute \src "dut.sv:1.39-1.45"
  wire input 3 \rden_a
  attribute \src "dut.sv:1.55-1.62"
  wire width 8 input 5 \wdata_a
  attribute \src "dut.sv:1.31-1.37"
  wire input 2 \wren_a
  attribute \src "dut.sv:12.18-12.21"
  memory width 8 size 16 \mem
  cell $not $auto$process.cpp:1727:import_statement_sync$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_a
    connect \Y $auto$rtlil.cc:2957:Not$2
  end
  cell $mux $auto$process.cpp:2333:import_assignment_sync$5
    parameter \WIDTH 8
    connect \A \rdata_a
    connect \B \memrd_mem_DATA
    connect \S $auto$rtlil.cc:3004:And$4
    connect \Y $auto$rtlil.cc:3092:Mux$6
  end
  cell $and $auto$process.cpp:2698:import_if_stmt_sync$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$2
    connect \B \rden_a
    connect \Y $auto$rtlil.cc:3004:And$4
  end
  attribute \src "dut.sv:23.19-23.25"
  cell $memrd \memrd_mem
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr_a
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA
    connect \EN 1'1
  end
  attribute \src "dut.sv:15.2-17.5"
  process $proc$dut.sv:15$1
    sync always
    sync init
      update \rdata_a 8'00000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:19.2-24.5"
  process $proc$dut.sv:19$1
    sync posedge \clk
      update \rdata_a $auto$rtlil.cc:3092:Mux$6
      memwr \mem \addr_a \wdata_a { \wren_a \wren_a \wren_a \wren_a \wren_a \wren_a \wren_a \wren_a } 0'x
  end
end
