

================================================================
== Vivado HLS Report for 'SWU_2'
================================================================
* Date:           Mon Sep  6 00:44:08 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.901 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    25842|  2050562| 0.129 ms | 10.253 ms |  25842|  2050562|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+------------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+------------+-----------+-----------+----------+----------+
        |- Loop 1     |    25840|  2050560| 646 ~ 6408 |          -|          -| 40 ~ 320 |    no    |
        | + Loop 1.1  |      642|      642|           2|          1|          1|       642|    yes   |
        | + Loop 1.2  |     5761|     5761|           3|          1|          1|      5760|    yes   |
        +-------------+---------+---------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      4|        0|     1097|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        3|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      227|    -|
|Register             |        -|      -|      502|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|      4|      502|     1324|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buffer_V_U  |SWU_2_line_buffer_V  |        3|  0|   0|    0|  1926|   24|     1|        46224|
    +-----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                     |        3|  0|   0|    0|  1926|   24|     1|        46224|
    +-----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln39_fu_261_p2                |     *    |      2|  0|  20|          32|           9|
    |mul_ln98_fu_437_p2                |     *    |      2|  0|  20|          32|          10|
    |add_ln47_fu_303_p2                |     +    |      0|  0|  32|          32|           1|
    |add_ln68_fu_366_p2                |     +    |      0|  0|  32|          32|           1|
    |add_ln98_5_fu_448_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln98_fu_443_p2                |     +    |      0|  0|  32|          32|          32|
    |i_fu_431_p2                       |     +    |      0|  0|  13|          13|           1|
    |line_buffer_pointer_19_fu_344_p2  |     +    |      0|  0|  32|          32|          12|
    |line_buffer_pointer_fu_333_p2     |     +    |      0|  0|  32|          32|          32|
    |pointer_10_fu_390_p2              |     +    |      0|  0|  32|          32|          12|
    |pointer_fu_379_p2                 |     +    |      0|  0|  32|          32|          10|
    |read_address_19_fu_547_p2         |     +    |      0|  0|  32|          32|          12|
    |read_address_fu_454_p2            |     +    |      0|  0|  32|          32|          32|
    |rep_fu_271_p2                     |     +    |      0|  0|  32|          32|           1|
    |s_fu_484_p2                       |     +    |      0|  0|  32|          32|           1|
    |w_fu_323_p2                       |     +    |      0|  0|  10|          10|           1|
    |x_fu_472_p2                       |     +    |      0|  0|  32|          32|           1|
    |y_fu_498_p2                       |     +    |      0|  0|  32|          32|           1|
    |and_ln110_fu_504_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln41_fu_289_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln88_fu_414_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln100_fu_542_p2              |   icmp   |      0|  0|  20|          32|          11|
    |icmp_ln108_fu_460_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln110_fu_466_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln112_fu_478_p2              |   icmp   |      0|  0|  20|          32|          10|
    |icmp_ln39_fu_266_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln41_fu_277_p2               |   icmp   |      0|  0|  20|          32|           9|
    |icmp_ln53_fu_317_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln59_fu_338_p2               |   icmp   |      0|  0|  20|          32|          11|
    |icmp_ln70_fu_384_p2               |   icmp   |      0|  0|  20|          32|          11|
    |icmp_ln88_fu_408_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln95_fu_425_p2               |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln88_fu_395_p2                 |    or    |      0|  0|   2|           1|           1|
    |h_fu_309_p3                       |  select  |      0|  0|  32|           1|           1|
    |line_buffer_pointer_20_fu_350_p3  |  select  |      0|  0|  32|           1|          32|
    |read_address_20_fu_552_p3         |  select  |      0|  0|  32|           1|          32|
    |s_33_fu_490_p3                    |  select  |      0|  0|  32|           1|           1|
    |s_34_fu_510_p3                    |  select  |      0|  0|  32|           1|          32|
    |select_ln108_fu_526_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln110_3_fu_534_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln110_fu_518_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln41_fu_295_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln70_fu_400_p3             |  select  |      0|  0|  32|           1|          32|
    |stride_fu_372_p3                  |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln41_fu_283_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0|1097|         873|         496|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  41|          8|    1|          8|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_w_0_i_phi_fu_204_p4  |   9|          2|   10|         20|
    |h_0_i_reg_178                   |   9|          2|   32|         64|
    |i_0_i_reg_245                   |   9|          2|   13|         26|
    |in_V_V_blk_n                    |   9|          2|    1|          2|
    |out_V_V_blk_n                   |   9|          2|    1|          2|
    |p_040_0_i_reg_156               |   9|          2|    1|          2|
    |pointer_0_i_reg_167             |   9|          2|   32|         64|
    |real_start                      |   9|          2|    1|          2|
    |rep_0_i_reg_189                 |   9|          2|   32|         64|
    |reps_blk_n                      |   9|          2|    1|          2|
    |reps_out_blk_n                  |   9|          2|    1|          2|
    |s_16_reg_212                    |   9|          2|   32|         64|
    |stride_10_fu_96                 |   9|          2|   32|         64|
    |w_0_i_reg_200                   |   9|          2|   10|         20|
    |x_0_i_reg_223                   |   9|          2|   32|         64|
    |y_0_i_reg_234                   |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 227|         49|  268|        543|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |and_ln41_reg_595                 |   1|   0|    1|          0|
    |and_ln88_reg_632                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |h_0_i_reg_178                    |  32|   0|   32|          0|
    |h_reg_607                        |  32|   0|   32|          0|
    |i_0_i_reg_245                    |  13|   0|   13|          0|
    |icmp_ln41_reg_590                |   1|   0|    1|          0|
    |icmp_ln53_reg_612                |   1|   0|    1|          0|
    |icmp_ln95_reg_636                |   1|   0|    1|          0|
    |icmp_ln95_reg_636_pp1_iter1_reg  |   1|   0|    1|          0|
    |mul_ln39_reg_576                 |  31|   0|   32|          1|
    |or_ln88_reg_621                  |   1|   0|    1|          0|
    |p_040_0_i_reg_156                |   1|   0|    1|          0|
    |pointer_0_i_reg_167              |  32|   0|   32|          0|
    |read_address_reg_645             |  32|   0|   32|          0|
    |rep_0_i_reg_189                  |  32|   0|   32|          0|
    |rep_reg_585                      |  32|   0|   32|          0|
    |reps_read_reg_571                |  32|   0|   32|          0|
    |s_16_reg_212                     |  32|   0|   32|          0|
    |select_ln41_reg_600              |  32|   0|   32|          0|
    |select_ln70_reg_626              |  32|   0|   32|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |stride_10_fu_96                  |  32|   0|   32|          0|
    |w_0_i_reg_200                    |  10|   0|   10|          0|
    |w_reg_616                        |  10|   0|   10|          0|
    |x_0_i_reg_223                    |  32|   0|   32|          0|
    |y_0_i_reg_234                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 502|   0|  503|          1|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |     SWU.2    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |     SWU.2    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     SWU.2    | return value |
|start_full_n     |  in |    1| ap_ctrl_hs |     SWU.2    | return value |
|ap_done          | out |    1| ap_ctrl_hs |     SWU.2    | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |     SWU.2    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     SWU.2    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     SWU.2    | return value |
|start_out        | out |    1| ap_ctrl_hs |     SWU.2    | return value |
|start_write      | out |    1| ap_ctrl_hs |     SWU.2    | return value |
|in_V_V_dout      |  in |   24|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din      | out |   24|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |     reps     |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |     reps     |    pointer   |
|reps_read        | out |    1|   ap_fifo  |     reps     |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |   reps_out   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

