Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 29 22:27:40 2021
| Host         : DESKTOP-3QO6TRU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIDACOMP_2_timing_summary_routed.rpt -pb DIDACOMP_2_timing_summary_routed.pb -rpx DIDACOMP_2_timing_summary_routed.rpx -warn_on_violation
| Design       : DIDACOMP_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.772        0.000                      0                  362        0.073        0.000                      0                  362        3.750        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.772        0.000                      0                  362        0.073        0.000                      0                  362        3.750        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 2.941ns (56.260%)  route 2.286ns (43.740%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  DEBOUNCE/Timer_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    DEBOUNCE/Timer_count_reg[20]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.550 r  DEBOUNCE/Timer_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.550    DEBOUNCE/Timer_count_reg[24]_i_1_n_7
    SLICE_X1Y66          FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.598    15.021    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.062    15.322    DEBOUNCE/Timer_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 2.938ns (56.235%)  route 2.286ns (43.765%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.547 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.547    DEBOUNCE/Timer_count_reg[20]_i_1_n_6
    SLICE_X1Y65          FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.599    15.022    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    DEBOUNCE/Timer_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 2.917ns (56.058%)  route 2.286ns (43.942%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.526 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.526    DEBOUNCE/Timer_count_reg[20]_i_1_n_4
    SLICE_X1Y65          FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.599    15.022    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    DEBOUNCE/Timer_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.843ns (55.424%)  route 2.286ns (44.575%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.452    DEBOUNCE/Timer_count_reg[20]_i_1_n_5
    SLICE_X1Y65          FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.599    15.022    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    DEBOUNCE/Timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 2.827ns (55.285%)  route 2.286ns (44.715%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.436 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.436    DEBOUNCE/Timer_count_reg[20]_i_1_n_7
    SLICE_X1Y65          FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.599    15.022    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    DEBOUNCE/Timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 2.824ns (55.259%)  route 2.286ns (44.741%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.433 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.433    DEBOUNCE/Timer_count_reg[16]_i_1_n_6
    SLICE_X1Y64          FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    DEBOUNCE/Timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 2.803ns (55.074%)  route 2.286ns (44.926%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.412    DEBOUNCE/Timer_count_reg[16]_i_1_n_4
    SLICE_X1Y64          FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    DEBOUNCE/Timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.729ns (54.411%)  route 2.286ns (45.589%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.338 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.338    DEBOUNCE/Timer_count_reg[16]_i_1_n_5
    SLICE_X1Y64          FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    DEBOUNCE/Timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 2.713ns (54.265%)  route 2.286ns (45.735%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.322 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.322    DEBOUNCE/Timer_count_reg[16]_i_1_n_7
    SLICE_X1Y64          FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    DEBOUNCE/Timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 2.710ns (54.238%)  route 2.286ns (45.762%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.720     5.323    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.856     6.635    DEBOUNCE/Timer_count_reg[14]
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.759 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.759    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.291 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DEBOUNCE/State1_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.430     8.878    DEBOUNCE/State1
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.329     9.207 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.207    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.757 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.757    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.319 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.319    DEBOUNCE/Timer_count_reg[12]_i_1_n_6
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.062    15.349    DEBOUNCE/Timer_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  5.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[1]/Q
                         net (fo=10, routed)          0.257     1.921    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD1
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[1]/Q
                         net (fo=10, routed)          0.257     1.921    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD1
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[1]/Q
                         net (fo=10, routed)          0.257     1.921    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD1
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[1]/Q
                         net (fo=10, routed)          0.257     1.921    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD1
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[1]/Q
                         net (fo=10, routed)          0.257     1.921    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD1
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[1]/Q
                         net (fo=10, routed)          0.257     1.921    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD1
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[1]/Q
                         net (fo=10, routed)          0.257     1.921    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD1
    SLICE_X2Y56          RAMS32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMS32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.848    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[1]/Q
                         net (fo=10, routed)          0.257     1.921    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD1
    SLICE_X2Y56          RAMS32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMS32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD_D1/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.848    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.391%)  route 0.208ns (59.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[2]/Q
                         net (fo=10, routed)          0.208     1.872    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD2
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.793    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.391%)  route 0.208ns (59.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DATA_PATH/reg_ADDR_RB_reg[2]/Q
                         net (fo=10, routed)          0.208     1.872    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD2
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.877     2.042    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X2Y56          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.793    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X2Y53     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y53     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y53     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y53     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y53     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y54     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y53     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y54     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y53     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[8]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y54     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y54     DATA_PATH/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y54     DATA_PATH/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y54     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     DATA_PATH/RAM_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     DATA_PATH/RAM_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55     DATA_PATH/RAM_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55     DATA_PATH/RAM_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y54     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y54     DATA_PATH/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y54     DATA_PATH/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y54     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     DATA_PATH/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     DATA_PATH/RAM_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55     DATA_PATH/RAM_reg_0_15_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55     DATA_PATH/RAM_reg_0_15_6_6/SP/CLK



