C * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * c~ * * c& * c~ * * * * cr3_diraf b0 b1 b2 b3 * * c& * * * * * cr2_analoaf b0 b1 b3 b1 b4 * * c& * * * * * cr2_analoaf b0 b3 b2 b4 b5 * * c& * c~ * * c= b1 b5 * * * * cr1_diraf b0 b2 b1 b5 
+ * ! / b0  * * c=> * cl1_struct_0 b0 * * c=> * c~ * cv7_struct_0 b0 * c~ * cv2_struct_0 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c<=> * * * * cr1_diraf b0 b1 b2 b3 * * * * * cr2_analoaf b0 b1 b2 b2 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c<=> * * * * * cr2_diraf b0 b1 b2 b3 b4 * * c| * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * * * * cr2_analoaf b0 b1 b2 b4 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c<=> * * * * cr3_diraf b0 b1 b2 b3 * * * * * cr2_diraf b0 b1 b2 b1 b3 
+ * ! / b0  * * c=> * cl1_analoaf b0 * cl1_struct_0 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * * c& * * * * cr1_diraf b0 b1 b1 b2 * * * * cr1_diraf b0 b1 b2 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c=> * * c& * * * * cr1_diraf b0 b1 b2 b3 * * * * cr1_diraf b0 b1 b3 b4 * * * * cr1_diraf b0 b2 b3 b4 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * c& * * * * cr1_diraf b0 b1 b2 b3 * * * * cr1_diraf b0 b2 b1 b3 * * c= b1 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * cr1_diraf b0 b1 b2 b3 * * * * cr3_diraf b0 b1 b2 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c=> * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * c& * * * * * cr2_analoaf b0 b2 b1 b4 b3 * * c& * * * * * cr2_analoaf b0 b3 b4 b1 b2 * * * * * cr2_analoaf b0 b4 b3 b2 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * cr3_diraf b0 b1 b2 b3 * * c& * * * * cr3_diraf b0 b1 b3 b2 * * c& * * * * cr3_diraf b0 b2 b1 b3 * * c& * * * * cr3_diraf b0 b2 b3 b1 * * c& * * * * cr3_diraf b0 b3 b1 b2 * * * * cr3_diraf b0 b3 b2 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * * c=> * * c& * * * * * cr2_analoaf b0 b3 b4 b1 b2 * * * * * cr2_analoaf b0 b1 b2 b5 b6 * * c| * * c= b1 b2 * * * * * cr2_analoaf b0 b3 b4 b5 b6 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * * c=> * * c& * * * * cr1_diraf b0 b2 b1 b4 * * c& * * * * cr3_diraf b0 b1 b3 b5 * * * * * cr2_diraf b0 b2 b3 b5 b4 * * c| * * * * cr3_diraf b0 b1 b2 b3 * * * * cr1_diraf b0 b3 b1 b5 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c<=> * * * * * cr2_analoaf b0 b1 b2 b1 b3 * * c| * * * * cr1_diraf b0 b1 b2 b3 * * * * cr1_diraf b0 b1 b3 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * * c=> * * c& * * * * cr1_diraf b0 b1 b2 b3 * * c& * * * * cr3_diraf b0 b1 b4 b5 * * * * * cr2_diraf b0 b4 b2 b3 b5 * * c| * * * * cr3_diraf b0 b1 b4 b2 * * * * cr1_diraf b0 b1 b4 b5 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * cr1_diraf b0 b1 b2 b3 * * * * cr1_diraf b0 b3 b2 b1 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_analoaf b0 * * c<=> * cv2_analoaf b0 * * c& * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * ! / b7  * * c=> * * cm1_subset_1 b7 * cu1_struct_0 b0 * ! / b8  * * c=> * * cm1_subset_1 b8 * cu1_struct_0 b0 * * c& * * * * * cr2_analoaf b0 b1 b2 b3 b3 * * c& * * c=> * * * * * cr2_analoaf b0 b1 b2 b2 b1 * * c= b1 b2 * * c& * * c=> * * c& * * * * * cr2_analoaf b0 b1 b2 b5 b6 * * * * * cr2_analoaf b0 b1 b2 b7 b8 * * c| * * c= b1 b2 * * * * * cr2_analoaf b0 b5 b6 b7 b8 * * c& * * c=> * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * * * * cr2_analoaf b0 b2 b1 b4 b3 * * c& * * c=> * * * * * cr2_analoaf b0 b1 b2 b2 b3 * * * * * cr2_analoaf b0 b1 b2 b1 b3 * c~ * * c& * * * * * cr2_analoaf b0 b1 b2 b1 b3 * * c& * c~ * * * * * cr2_analoaf b0 b1 b2 b2 b3 * c~ * * * * * cr2_analoaf b0 b1 b3 b3 b2 * * c& * c? / b1  * * c& * * cm1_subset_1 b1 * cu1_struct_0 b0 * c? / b2  * * c& * * cm1_subset_1 b2 * cu1_struct_0 b0 * c? / b3  * * c& * * cm1_subset_1 b3 * cu1_struct_0 b0 * c? / b4  * * c& * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c& * c~ * * * * * cr2_analoaf b0 b1 b2 b3 b4 * c~ * * * * * cr2_analoaf b0 b1 b2 b4 b3 * * c& * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * c? / b4  * * c& * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c& * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * c& * * * * * cr2_analoaf b0 b1 b3 b2 b4 * c~ * * c= b2 b4 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * c~ * * c& * c~ * * c= b1 b3 * * c& * * * * * cr2_analoaf b0 b3 b1 b1 b4 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * c~ * * c& * * * * * cr2_analoaf b0 b2 b1 b1 b5 * * * * * cr2_analoaf b0 b2 b3 b4 b5 
- * ! / b0  * * c=> * cl1_struct_0 b0 * * c=> * cv2_struct_0 b0 * cv7_struct_0 b0 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * * c& * * * * cr3_diraf b0 b1 b1 b2 * * c& * * * * cr3_diraf b0 b1 b2 b2 * * * * cr3_diraf b0 b1 b2 b1 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * * c=> * * c& * * * * cr3_diraf b0 b1 b2 b3 * * c& * * * * cr3_diraf b0 b1 b2 b4 * * * * cr3_diraf b0 b1 b2 b5 * * c| * * c= b1 b2 * * * * cr3_diraf b0 b3 b4 b5 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * cr3_diraf b0 b1 b2 b3 * * c& * * * * cr3_diraf b0 b1 b3 b2 * * * * cr3_diraf b0 b2 b1 b3 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c=> * * c& * * * * cr1_diraf b0 b3 b1 b2 * * * * cr1_diraf b0 b1 b2 b4 * * c| * * c= b1 b2 * * * * cr1_diraf b0 b3 b2 b4 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * * c=> * * * * cr1_diraf b0 b1 b2 b1 * * c= b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * * c=> * * c& * * * * cr1_diraf b0 b1 b2 b3 * * c& * * * * * cr2_analoaf b0 b2 b4 b3 b5 * * * * * cr2_analoaf b0 b1 b4 b1 b5 * * c| * * * * cr3_diraf b0 b1 b5 b3 * * c| * * c= b1 b2 * * * * cr1_diraf b0 b1 b4 b5 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * c~ * * c& * c~ * * c= b1 b2 * * c& * * * * cr1_diraf b0 b1 b2 b3 * * c& * * * * cr1_diraf b0 b1 b2 b4 * * c& * c~ * * * * cr1_diraf b0 b2 b3 b4 * c~ * * * * cr1_diraf b0 b2 b4 b3 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * c~ * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * * * cr3_diraf b0 b1 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * * cr2_diraf b0 b1 b2 b1 b3 * * * * * cr2_diraf b0 b2 b1 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * c~ * * c& * c~ * * c= b1 b2 * * c& * c~ * * c& * c~ * * c& * * * * * cr2_diraf b0 b1 b2 b3 b4 * * * * * cr2_diraf b0 b1 b2 b5 b6 * * c& * c~ * * c& * * * * * cr2_diraf b0 b1 b2 b3 b4 * * * * * cr2_diraf b0 b5 b6 b1 b2 * * c& * c~ * * c& * * * * * cr2_diraf b0 b3 b4 b1 b2 * * * * * cr2_diraf b0 b5 b6 b1 b2 * c~ * * c& * * * * * cr2_diraf b0 b3 b4 b1 b2 * * * * * cr2_diraf b0 b1 b2 b5 b6 * c~ * * * * * cr2_diraf b0 b3 b4 b5 b6 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c=> * * * * * cr2_diraf b0 b1 b2 b3 b4 * * c& * * * * * cr2_diraf b0 b1 b2 b4 b3 * * c& * * * * * cr2_diraf b0 b2 b1 b3 b4 * * c& * * * * * cr2_diraf b0 b2 b1 b4 b3 * * c& * * * * * cr2_diraf b0 b3 b4 b1 b2 * * c& * * * * * cr2_diraf b0 b3 b4 b2 b1 * * c& * * * * * cr2_diraf b0 b4 b3 b1 b2 * * * * * cr2_diraf b0 b4 b3 b2 b1 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c=> * * c& * * * * cr3_diraf b0 b1 b2 b3 * * * * cr3_diraf b0 b1 b2 b4 * * * * * cr2_diraf b0 b1 b2 b3 b4 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * * c=> * * c& * * * * cr1_diraf b0 b1 b2 b3 * * c& * * * * * cr2_analoaf b0 b4 b2 b5 b3 * * * * * cr2_analoaf b0 b1 b4 b1 b5 * * c| * * * * cr3_diraf b0 b1 b3 b5 * * c| * * c= b1 b4 * * * * cr1_diraf b0 b1 b4 b5 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv2_analoaf b0 * cl1_analoaf b0 * * c<=> * cv6_pasch b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * c~ * * c& * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * c& * * * * * cr2_analoaf b0 b1 b3 b2 b4 * * c& * c~ * * * * cr3_diraf b0 b1 b2 b3 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * c~ * * c& * * * * cr1_diraf b0 b1 b5 b4 * * * * cr1_diraf b0 b2 b5 b3 
