Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Feb  1 19:29:13 2022
| Host         : Squonk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ChaCha_control_sets_placed.rpt
| Design       : ChaCha
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           10 |
| Yes          | No                    | No                     |             416 |          173 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                      | reset_IBUF       |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | input_ram[13]        |                  |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | input_ram[11]        |                  |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | input_ram[12]        |                  |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | input_ram[10]        |                  |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | data_out[31]_i_1_n_0 |                  |               32 |             32 |         1.00 |
|  clock_IBUF_BUFG | input_ram[8]         |                  |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | input_ram[14]        |                  |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | input_ram[9]         |                  |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | input_ram[4]         |                  |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | input_ram[6]         |                  |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | input_ram[7]         |                  |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | input_ram[15]        |                  |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | input_ram[5]         |                  |               13 |             32 |         2.46 |
| ~clock_IBUF_BUFG |                      |                  |                8 |             32 |         4.00 |
+------------------+----------------------+------------------+------------------+----------------+--------------+


