// Seed: 2103368923
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6
);
  tri0 id_8;
  always
    if (1)
      assume (id_0) begin
        $display(id_8, 1'b0, 1);
      end else begin
        id_5 = 1;
      end
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output wand id_2,
    input wire id_3,
    input tri id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_4, id_8, id_4, id_2, id_6
  );
  wire id_11;
  wire id_12;
  wire id_13, id_14, id_15;
endmodule
