--------------- Build Started: 03/01/2017 13:54:49 Project: WW101-Shield, Configuration: ARM GCC 5.4-2016-q2-update Release ---------------
cydsfit.exe -.appdatapath "C:\Users\Alan\AppData\Local\Cypress Semiconductor\PSoC Creator\4.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "\\vmware-host\Shared Folders\Documents\OneDrive\cypress\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj" -d CY8C4A45AZI-483 -s "\\vmware-host\Shared Folders\Documents\OneDrive\cypress\WA101\ww101-shield\firmware\WW101-Shield.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: VDAC. The UAB_VDAC_v1_10 component (VDAC) is a prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * \\vmware-host\Shared Folders\Documents\OneDrive\cypress\WA101\ww101-shield\firmware\WW101-Shield.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Info: plm.M0038: The pin named \CapSense:Sns(5)\ at location [IOP=(2)][IoId=(3)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 03/01/2017 13:55:22 ---------------
