<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › i810 › i810.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>i810.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*-*- linux-c -*-</span>
<span class="cm"> *  linux/drivers/video/i810.h -- Intel 810 General Definitions/Declarations</span>
<span class="cm"> *</span>
<span class="cm"> *      Copyright (C) 2001 Antonino Daplas&lt;adaplas@pol.net&gt;</span>
<span class="cm"> *      All Rights Reserved      </span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> *  License. See the file COPYING in the main directory of this archive for</span>
<span class="cm"> *  more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __I810_H__</span>
<span class="cp">#define __I810_H__</span>

<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/agp_backend.h&gt;</span>
<span class="cp">#include &lt;linux/fb.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/i2c-algo-bit.h&gt;</span>
<span class="cp">#include &lt;video/vga.h&gt;</span>

<span class="cm">/* Fence */</span>
<span class="cp">#define TILEWALK_X            (0 &lt;&lt; 12)</span>
<span class="cp">#define TILEWALK_Y            (1 &lt;&lt; 12)</span>

<span class="cm">/* Raster ops */</span>
<span class="cp">#define COLOR_COPY_ROP        0xF0</span>
<span class="cp">#define PAT_COPY_ROP          0xCC</span>
<span class="cp">#define CLEAR_ROP             0x00</span>
<span class="cp">#define WHITE_ROP             0xFF</span>
<span class="cp">#define INVERT_ROP            0x55</span>
<span class="cp">#define XOR_ROP               0x5A</span>

<span class="cm">/* 2D Engine definitions */</span>
<span class="cp">#define SOLIDPATTERN          0x80000000</span>
<span class="cp">#define NONSOLID              0x00000000</span>
<span class="cp">#define BPP8                  (0 &lt;&lt; 24)</span>
<span class="cp">#define BPP16                 (1 &lt;&lt; 24)</span>
<span class="cp">#define BPP24                 (2 &lt;&lt; 24)</span>

<span class="cp">#define PIXCONF8              (2 &lt;&lt; 16)</span>
<span class="cp">#define PIXCONF15             (4 &lt;&lt; 16)</span>
<span class="cp">#define PIXCONF16             (5 &lt;&lt; 16)</span>
<span class="cp">#define PIXCONF24             (6 &lt;&lt; 16)</span>
<span class="cp">#define PIXCONF32             (7 &lt;&lt; 16)</span>

<span class="cp">#define DYN_COLOR_EN          (1 &lt;&lt; 26)</span>
<span class="cp">#define DYN_COLOR_DIS         (0 &lt;&lt; 26)</span>
<span class="cp">#define INCREMENT             0x00000000</span>
<span class="cp">#define DECREMENT             (0x01 &lt;&lt; 30)</span>
<span class="cp">#define ARB_ON                0x00000001</span>
<span class="cp">#define ARB_OFF               0x00000000</span>
<span class="cp">#define SYNC_FLIP             0x00000000</span>
<span class="cp">#define ASYNC_FLIP            0x00000040</span>
<span class="cp">#define OPTYPE_MASK           0xE0000000</span>
<span class="cp">#define PARSER_MASK           0x001F8000 </span>
<span class="cp">#define D2_MASK               0x001FC000         </span><span class="cm">/* 2D mask */</span><span class="cp"></span>

<span class="cm">/* Instruction type */</span>
<span class="cm">/* There are more but pertains to 3D */</span>
<span class="cp">#define PARSER                0x00000000</span>
<span class="cp">#define BLIT                  (0x02 &lt;&lt; 29)</span>
<span class="cp">#define RENDER                (0x03 &lt;&lt; 29)</span>
            
<span class="cm">/* Parser */</span>
<span class="cp">#define NOP                   0x00               </span><span class="cm">/* No operation, padding */</span><span class="cp"></span>
<span class="cp">#define BP_INT                (0x01 &lt;&lt; 23)         </span><span class="cm">/* Breakpoint interrupt */</span><span class="cp"></span>
<span class="cp">#define USR_INT               (0x02 &lt;&lt; 23)         </span><span class="cm">/* User interrupt */</span><span class="cp"></span>
<span class="cp">#define WAIT_FOR_EVNT         (0x03 &lt;&lt; 23)         </span><span class="cm">/* Wait for event */</span><span class="cp"></span>
<span class="cp">#define FLUSH                 (0x04 &lt;&lt; 23)              </span>
<span class="cp">#define CONTEXT_SEL           (0x05 &lt;&lt; 23)</span>
<span class="cp">#define REPORT_HEAD           (0x07 &lt;&lt; 23)</span>
<span class="cp">#define ARB_ON_OFF            (0x08 &lt;&lt; 23)</span>
<span class="cp">#define OVERLAY_FLIP          (0x11 &lt;&lt; 23)</span>
<span class="cp">#define LOAD_SCAN_INC         (0x12 &lt;&lt; 23)</span>
<span class="cp">#define LOAD_SCAN_EX          (0x13 &lt;&lt; 23)</span>
<span class="cp">#define FRONT_BUFFER          (0x14 &lt;&lt; 23)</span>
<span class="cp">#define DEST_BUFFER           (0x15 &lt;&lt; 23)</span>
<span class="cp">#define Z_BUFFER              (0x16 &lt;&lt; 23)       </span>

<span class="cp">#define STORE_DWORD_IMM       (0x20 &lt;&lt; 23)</span>
<span class="cp">#define STORE_DWORD_IDX       (0x21 &lt;&lt; 23)</span>
<span class="cp">#define BATCH_BUFFER          (0x30 &lt;&lt; 23)</span>

<span class="cm">/* Blit */</span>
<span class="cp">#define SETUP_BLIT                      0x00</span>
<span class="cp">#define SETUP_MONO_PATTERN_SL_BLT       (0x10 &lt;&lt; 22)</span>
<span class="cp">#define PIXEL_BLT                       (0x20 &lt;&lt; 22)</span>
<span class="cp">#define SCANLINE_BLT                    (0x21 &lt;&lt; 22)</span>
<span class="cp">#define TEXT_BLT                        (0x22 &lt;&lt; 22)</span>
<span class="cp">#define TEXT_IMM_BLT                    (0x30 &lt;&lt; 22)</span>
<span class="cp">#define COLOR_BLT                       (0x40 &lt;&lt; 22)</span>
<span class="cp">#define MONO_PAT_BLIT                   (0x42 &lt;&lt; 22)</span>
<span class="cp">#define SOURCE_COPY_BLIT                (0x43 &lt;&lt; 22)</span>
<span class="cp">#define MONO_SOURCE_COPY_BLIT           (0x44 &lt;&lt; 22)</span>
<span class="cp">#define SOURCE_COPY_IMMEDIATE           (0x60 &lt;&lt; 22)</span>
<span class="cp">#define MONO_SOURCE_COPY_IMMEDIATE      (0x61 &lt;&lt; 22)</span>

<span class="cp">#define VERSION_MAJOR            0</span>
<span class="cp">#define VERSION_MINOR            9</span>
<span class="cp">#define VERSION_TEENIE           0</span>
<span class="cp">#define BRANCH_VERSION           &quot;&quot;</span>


<span class="cm">/* mvo: intel i815 */</span>
<span class="cp">#ifndef PCI_DEVICE_ID_INTEL_82815_100</span>
  <span class="cp">#define PCI_DEVICE_ID_INTEL_82815_100           0x1102</span>
<span class="cp">#endif</span>
<span class="cp">#ifndef PCI_DEVICE_ID_INTEL_82815_NOAGP</span>
  <span class="cp">#define PCI_DEVICE_ID_INTEL_82815_NOAGP         0x1112</span>
<span class="cp">#endif</span>
<span class="cp">#ifndef PCI_DEVICE_ID_INTEL_82815_FULL_CTRL</span>
  <span class="cp">#define PCI_DEVICE_ID_INTEL_82815_FULL_CTRL     0x1130</span>
<span class="cp">#endif </span>

<span class="cm">/* General Defines */</span>
<span class="cp">#define I810_PAGESIZE               4096</span>
<span class="cp">#define MAX_DMA_SIZE                (1024 * 4096)</span>
<span class="cp">#define SAREA_SIZE                  4096</span>
<span class="cp">#define PCI_I810_MISCC              0x72</span>
<span class="cp">#define MMIO_SIZE                   (512*1024)</span>
<span class="cp">#define GTT_SIZE                    (16*1024) </span>
<span class="cp">#define RINGBUFFER_SIZE             (64*1024)</span>
<span class="cp">#define CURSOR_SIZE                 4096 </span>
<span class="cp">#define OFF                         0</span>
<span class="cp">#define ON                          1</span>
<span class="cp">#define MAX_KEY                     256</span>
<span class="cp">#define WAIT_COUNT                  10000000</span>
<span class="cp">#define IRING_PAD                   8</span>
<span class="cp">#define FONTDATAMAX                 8192</span>
<span class="cm">/* Masks (AND ops) and OR&#39;s */</span>
<span class="cp">#define FB_START_MASK               (0x3f &lt;&lt; (32 - 6))</span>
<span class="cp">#define MMIO_ADDR_MASK              (0x1FFF &lt;&lt; (32 - 13))</span>
<span class="cp">#define FREQ_MASK                   (1 &lt;&lt; 4)</span>
<span class="cp">#define SCR_OFF                     0x20</span>
<span class="cp">#define DRAM_ON                     0x08            </span>
<span class="cp">#define DRAM_OFF                    0xE7</span>
<span class="cp">#define PG_ENABLE_MASK              0x01</span>
<span class="cp">#define RING_SIZE_MASK              (RINGBUFFER_SIZE - 1)</span>

<span class="cm">/* defines for restoring registers partially */</span>
<span class="cp">#define ADDR_MAP_MASK               (0x07 &lt;&lt; 5)</span>
<span class="cp">#define DISP_CTRL                   ~0</span>
<span class="cp">#define PIXCONF_0                   (0x64 &lt;&lt; 8)</span>
<span class="cp">#define PIXCONF_2                   (0xF3 &lt;&lt; 24)</span>
<span class="cp">#define PIXCONF_1                   (0xF0 &lt;&lt; 16)</span>
<span class="cp">#define MN_MASK                     0x3FF03FF</span>
<span class="cp">#define P_OR                        (0x7 &lt;&lt; 4)                    </span>
<span class="cp">#define DAC_BIT                     (1 &lt;&lt; 16)</span>
<span class="cp">#define INTERLACE_BIT               (1 &lt;&lt; 7)</span>
<span class="cp">#define IER_MASK                    (3 &lt;&lt; 13)</span>
<span class="cp">#define IMR_MASK                    (3 &lt;&lt; 13)</span>

<span class="cm">/* Power Management */</span>
<span class="cp">#define DPMS_MASK                   0xF0000</span>
<span class="cp">#define POWERON                     0x00000</span>
<span class="cp">#define STANDBY                     0x20000</span>
<span class="cp">#define SUSPEND                     0x80000</span>
<span class="cp">#define POWERDOWN                   0xA0000</span>
<span class="cp">#define EMR_MASK                    ~0x3F</span>
<span class="cp">#define FW_BLC_MASK                 ~(0x3F|(7 &lt;&lt; 8)|(0x3F &lt;&lt; 12)|(7 &lt;&lt; 20))</span>

<span class="cm">/* Ringbuffer */</span>
<span class="cp">#define RBUFFER_START_MASK          0xFFFFF000</span>
<span class="cp">#define RBUFFER_SIZE_MASK           0x001FF000</span>
<span class="cp">#define RBUFFER_HEAD_MASK           0x001FFFFC</span>
<span class="cp">#define RBUFFER_TAIL_MASK           0x001FFFF8</span>

<span class="cm">/* Video Timings */</span>
<span class="cp">#define REF_FREQ                    24000000</span>
<span class="cp">#define TARGET_N_MAX                30</span>

<span class="cp">#define MAX_PIXELCLOCK              230000000</span>
<span class="cp">#define MIN_PIXELCLOCK               15000000</span>
<span class="cp">#define VFMAX                       60</span>
<span class="cp">#define VFMIN                       60</span>
<span class="cp">#define HFMAX                       30000</span>
<span class="cp">#define HFMIN                       29000</span>

<span class="cm">/* Cursor */</span>
<span class="cp">#define CURSOR_ENABLE_MASK          0x1000             </span>
<span class="cp">#define CURSOR_MODE_64_TRANS        4</span>
<span class="cp">#define CURSOR_MODE_64_XOR	    5</span>
<span class="cp">#define CURSOR_MODE_64_3C	    6	</span>
<span class="cp">#define COORD_INACTIVE              0</span>
<span class="cp">#define COORD_ACTIVE                (1 &lt;&lt; 4)</span>
<span class="cp">#define EXTENDED_PALETTE	    1</span>
  
<span class="cm">/* AGP Memory Types*/</span>
<span class="cp">#define AGP_NORMAL_MEMORY           0</span>
<span class="cp">#define AGP_DCACHE_MEMORY	    1</span>
<span class="cp">#define AGP_PHYSICAL_MEMORY         2</span>

<span class="cm">/* Allocated resource Flags */</span>
<span class="cp">#define FRAMEBUFFER_REQ             1</span>
<span class="cp">#define MMIO_REQ                    2</span>
<span class="cp">#define PCI_DEVICE_ENABLED          4</span>
<span class="cp">#define HAS_FONTCACHE               8 </span>

<span class="cm">/* driver flags */</span>
<span class="cp">#define HAS_MTRR                    1</span>
<span class="cp">#define HAS_ACCELERATION            2</span>
<span class="cp">#define ALWAYS_SYNC                 4</span>
<span class="cp">#define LOCKUP                      8</span>

<span class="k">struct</span> <span class="n">gtt_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">i810_fb_memory</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">i810_cursor_memory</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mode_registers</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pixclock</span><span class="p">,</span> <span class="n">M</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">P</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr00</span><span class="p">,</span> <span class="n">cr01</span><span class="p">,</span> <span class="n">cr02</span><span class="p">,</span> <span class="n">cr03</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr04</span><span class="p">,</span> <span class="n">cr05</span><span class="p">,</span> <span class="n">cr06</span><span class="p">,</span> <span class="n">cr07</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr09</span><span class="p">,</span> <span class="n">cr10</span><span class="p">,</span> <span class="n">cr11</span><span class="p">,</span> <span class="n">cr12</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr13</span><span class="p">,</span> <span class="n">cr15</span><span class="p">,</span> <span class="n">cr16</span><span class="p">,</span> <span class="n">cr30</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr31</span><span class="p">,</span> <span class="n">cr32</span><span class="p">,</span> <span class="n">cr33</span><span class="p">,</span> <span class="n">cr35</span><span class="p">,</span> <span class="n">cr39</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bpp8_100</span><span class="p">,</span> <span class="n">bpp16_100</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bpp24_100</span><span class="p">,</span> <span class="n">bpp8_133</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bpp16_133</span><span class="p">,</span> <span class="n">bpp24_133</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">msr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">heap_data</span> <span class="p">{</span>
        <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">physical</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="k">virtual</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">size</span><span class="p">;</span>
<span class="p">};</span>	

<span class="k">struct</span> <span class="n">state_registers</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dclk_1d</span><span class="p">,</span> <span class="n">dclk_2d</span><span class="p">,</span> <span class="n">dclk_0ds</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pixconf</span><span class="p">,</span> <span class="n">fw_blc</span><span class="p">,</span> <span class="n">pgtbl_ctl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fence0</span><span class="p">,</span> <span class="n">hws_pga</span><span class="p">,</span> <span class="n">dplystas</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bltcntl</span><span class="p">,</span> <span class="n">hwstam</span><span class="p">,</span> <span class="n">ier</span><span class="p">,</span> <span class="n">iir</span><span class="p">,</span> <span class="n">imr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr00</span><span class="p">,</span> <span class="n">cr01</span><span class="p">,</span> <span class="n">cr02</span><span class="p">,</span> <span class="n">cr03</span><span class="p">,</span> <span class="n">cr04</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr05</span><span class="p">,</span> <span class="n">cr06</span><span class="p">,</span> <span class="n">cr07</span><span class="p">,</span> <span class="n">cr08</span><span class="p">,</span> <span class="n">cr09</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr10</span><span class="p">,</span> <span class="n">cr11</span><span class="p">,</span> <span class="n">cr12</span><span class="p">,</span> <span class="n">cr13</span><span class="p">,</span> <span class="n">cr14</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr15</span><span class="p">,</span> <span class="n">cr16</span><span class="p">,</span> <span class="n">cr17</span><span class="p">,</span> <span class="n">cr80</span><span class="p">,</span> <span class="n">gr10</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr30</span><span class="p">,</span> <span class="n">cr31</span><span class="p">,</span> <span class="n">cr32</span><span class="p">,</span> <span class="n">cr33</span><span class="p">,</span> <span class="n">cr35</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cr39</span><span class="p">,</span> <span class="n">cr41</span><span class="p">,</span> <span class="n">cr70</span><span class="p">,</span> <span class="n">sr01</span><span class="p">,</span> <span class="n">msr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">i810fb_par</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">i810fb_i2c_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">i810fb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">adapter</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_algo_bit_data</span> <span class="n">algo</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ddc_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">i810fb_par</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mode_registers</span>    <span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">state_registers</span>   <span class="n">hw_state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gtt_data</span>          <span class="n">i810_gtt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fb_ops</span>            <span class="n">i810fb_ops</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>           <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">heap_data</span>         <span class="n">aperture</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">heap_data</span>         <span class="n">fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">heap_data</span>         <span class="n">iring</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">heap_data</span>         <span class="n">cursor_heap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vgastate</span>          <span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i810fb_i2c_chan</span>   <span class="n">chan</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">mutex</span>		 <span class="n">open_lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		 <span class="n">use_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pseudo_palette</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmio_start_phys</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_start_virtual</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">edid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pitch</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pixconf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">watermark</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mem_freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dev_flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_tail</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">depth</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">blit_bpp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ovract</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddc_num</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mtrr_reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bltcntl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">interlace</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* </span>
<span class="cm"> * Register I/O</span>
<span class="cm"> */</span>
<span class="cp">#define i810_readb(where, mmio) readb(mmio + where)</span>
<span class="cp">#define i810_readw(where, mmio) readw(mmio + where)</span>
<span class="cp">#define i810_readl(where, mmio) readl(mmio + where)</span>
<span class="cp">#define i810_writeb(where, mmio, val) writeb(val, mmio + where) </span>
<span class="cp">#define i810_writew(where, mmio, val) writew(val, mmio + where)</span>
<span class="cp">#define i810_writel(where, mmio, val) writel(val, mmio + where)</span>

<span class="cp">#endif </span><span class="cm">/* __I810_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
