D:\fpga_project\cpu\20\implementation\system.ngc 1533124680
D:/fpga_project/cpu/20/implementation/system_clock_generator_0_wrapper.ngc 1533124666
D:/fpga_project/cpu/20/implementation/system_proc_sys_reset_0_wrapper.ngc 1533124641
D:/fpga_project/cpu/20/implementation/system_usart_0_wrapper.ngc 1533124651
D:/fpga_project/cpu/20/implementation/system_microblaze_0_wrapper.ngc 1533124655
D:/fpga_project/cpu/20/implementation/system_mb_plb_wrapper.ngc 1533124553
D:/fpga_project/cpu/20/implementation/system_ilmb_wrapper.ngc 1533124659
D:/fpga_project/cpu/20/implementation/system_dlmb_wrapper.ngc 1533124662
D:/fpga_project/cpu/20/implementation/system_dlmb_cntlr_wrapper.ngc 1533124582
D:/fpga_project/cpu/20/implementation/system_ilmb_cntlr_wrapper.ngc 1533124596
D:/fpga_project/cpu/20/implementation/system_mdm_0_wrapper.ngc 1533124633
D:/fpga_project/cpu/20/implementation/system_lmb_bram_wrapper.ngc 1533124611
OK
