{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723787125989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723787125995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 23:45:25 2024 " "Processing started: Thu Aug 15 23:45:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723787125995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787125995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787125995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723787126887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723787126887 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "AlarmClockHDL.qsys " "Elaborating Platform Designer system entity \"AlarmClockHDL.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787134618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:37 Progress: Loading CPU2/AlarmClockHDL.qsys " "2024.08.15.23:45:37 Progress: Loading CPU2/AlarmClockHDL.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787137743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Reading input file " "2024.08.15.23:45:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Adding ALARM1 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:38 Progress: Adding ALARM1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Parameterizing module ALARM1 " "2024.08.15.23:45:38 Progress: Parameterizing module ALARM1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Adding BUTTON1 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:38 Progress: Adding BUTTON1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Parameterizing module BUTTON1 " "2024.08.15.23:45:38 Progress: Parameterizing module BUTTON1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Adding BUTTON2 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:38 Progress: Adding BUTTON2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Parameterizing module BUTTON2 " "2024.08.15.23:45:38 Progress: Parameterizing module BUTTON2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Adding BUTTON3 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:38 Progress: Adding BUTTON3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Parameterizing module BUTTON3 " "2024.08.15.23:45:38 Progress: Parameterizing module BUTTON3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Adding BUTTON4 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:38 Progress: Adding BUTTON4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Parameterizing module BUTTON4 " "2024.08.15.23:45:38 Progress: Parameterizing module BUTTON4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Adding BUZZ \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:38 Progress: Adding BUZZ \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Parameterizing module BUZZ " "2024.08.15.23:45:38 Progress: Parameterizing module BUZZ" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Adding JTAG \[altera_avalon_jtag_uart 18.1\] " "2024.08.15.23:45:38 Progress: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Parameterizing module JTAG " "2024.08.15.23:45:38 Progress: Parameterizing module JTAG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:38 Progress: Adding NIOSII \[altera_nios2_gen2 18.1\] " "2024.08.15.23:45:38 Progress: Adding NIOSII \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787138435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing module NIOSII " "2024.08.15.23:45:39 Progress: Parameterizing module NIOSII" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Adding ONCHIPRAM \[altera_avalon_onchip_memory2 18.1\] " "2024.08.15.23:45:39 Progress: Adding ONCHIPRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing module ONCHIPRAM " "2024.08.15.23:45:39 Progress: Parameterizing module ONCHIPRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Adding SEGMENT1 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:39 Progress: Adding SEGMENT1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing module SEGMENT1 " "2024.08.15.23:45:39 Progress: Parameterizing module SEGMENT1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Adding SEGMENT2 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:39 Progress: Adding SEGMENT2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing module SEGMENT2 " "2024.08.15.23:45:39 Progress: Parameterizing module SEGMENT2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Adding SEGMENT3 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:39 Progress: Adding SEGMENT3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing module SEGMENT3 " "2024.08.15.23:45:39 Progress: Parameterizing module SEGMENT3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Adding SEGMENT4 \[altera_avalon_pio 18.1\] " "2024.08.15.23:45:39 Progress: Adding SEGMENT4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing module SEGMENT4 " "2024.08.15.23:45:39 Progress: Parameterizing module SEGMENT4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Adding TIMER \[altera_avalon_timer 18.1\] " "2024.08.15.23:45:39 Progress: Adding TIMER \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing module TIMER " "2024.08.15.23:45:39 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.08.15.23:45:39 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing module clk_0 " "2024.08.15.23:45:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Building connections " "2024.08.15.23:45:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Parameterizing connections " "2024.08.15.23:45:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:39 Progress: Validating " "2024.08.15.23:45:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787139417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.15.23:45:40 Progress: Done reading input file " "2024.08.15.23:45:40 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787140489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AlarmClockHDL.ALARM1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "AlarmClockHDL.ALARM1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787141288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AlarmClockHDL.BUTTON1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "AlarmClockHDL.BUTTON1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787141289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AlarmClockHDL.BUTTON2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "AlarmClockHDL.BUTTON2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787141289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AlarmClockHDL.BUTTON3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "AlarmClockHDL.BUTTON3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787141289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AlarmClockHDL.BUTTON4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "AlarmClockHDL.BUTTON4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787141289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AlarmClockHDL.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "AlarmClockHDL.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787141289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AlarmClockHDL: Generating AlarmClockHDL \"AlarmClockHDL\" for QUARTUS_SYNTH " "AlarmClockHDL: Generating AlarmClockHDL \"AlarmClockHDL\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787141917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ALARM1: Starting RTL generation for module 'AlarmClockHDL_ALARM1' " "ALARM1: Starting RTL generation for module 'AlarmClockHDL_ALARM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ALARM1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_ALARM1 --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0002_ALARM1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0002_ALARM1_gen//AlarmClockHDL_ALARM1_component_configuration.pl  --do_build_sim=0  \] " "ALARM1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_ALARM1 --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0002_ALARM1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0002_ALARM1_gen//AlarmClockHDL_ALARM1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ALARM1: Done RTL generation for module 'AlarmClockHDL_ALARM1' " "ALARM1: Done RTL generation for module 'AlarmClockHDL_ALARM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ALARM1: \"AlarmClockHDL\" instantiated altera_avalon_pio \"ALARM1\" " "ALARM1: \"AlarmClockHDL\" instantiated altera_avalon_pio \"ALARM1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BUZZ: Starting RTL generation for module 'AlarmClockHDL_BUZZ' " "BUZZ: Starting RTL generation for module 'AlarmClockHDL_BUZZ'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BUZZ:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_BUZZ --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0003_BUZZ_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0003_BUZZ_gen//AlarmClockHDL_BUZZ_component_configuration.pl  --do_build_sim=0  \] " "BUZZ:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_BUZZ --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0003_BUZZ_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0003_BUZZ_gen//AlarmClockHDL_BUZZ_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BUZZ: Done RTL generation for module 'AlarmClockHDL_BUZZ' " "BUZZ: Done RTL generation for module 'AlarmClockHDL_BUZZ'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BUZZ: \"AlarmClockHDL\" instantiated altera_avalon_pio \"BUZZ\" " "BUZZ: \"AlarmClockHDL\" instantiated altera_avalon_pio \"BUZZ\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Starting RTL generation for module 'AlarmClockHDL_JTAG' " "JTAG: Starting RTL generation for module 'AlarmClockHDL_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=AlarmClockHDL_JTAG --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0004_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0004_JTAG_gen//AlarmClockHDL_JTAG_component_configuration.pl  --do_build_sim=0  \] " "JTAG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=AlarmClockHDL_JTAG --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0004_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0004_JTAG_gen//AlarmClockHDL_JTAG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787147781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done RTL generation for module 'AlarmClockHDL_JTAG' " "JTAG: Done RTL generation for module 'AlarmClockHDL_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: \"AlarmClockHDL\" instantiated altera_avalon_jtag_uart \"JTAG\" " "JTAG: \"AlarmClockHDL\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII: \"AlarmClockHDL\" instantiated altera_nios2_gen2 \"NIOSII\" " "NIOSII: \"AlarmClockHDL\" instantiated altera_nios2_gen2 \"NIOSII\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ONCHIPRAM: Starting RTL generation for module 'AlarmClockHDL_ONCHIPRAM' " "ONCHIPRAM: Starting RTL generation for module 'AlarmClockHDL_ONCHIPRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ONCHIPRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AlarmClockHDL_ONCHIPRAM --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0005_ONCHIPRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0005_ONCHIPRAM_gen//AlarmClockHDL_ONCHIPRAM_component_configuration.pl  --do_build_sim=0  \] " "ONCHIPRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AlarmClockHDL_ONCHIPRAM --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0005_ONCHIPRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0005_ONCHIPRAM_gen//AlarmClockHDL_ONCHIPRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ONCHIPRAM: Done RTL generation for module 'AlarmClockHDL_ONCHIPRAM' " "ONCHIPRAM: Done RTL generation for module 'AlarmClockHDL_ONCHIPRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ONCHIPRAM: \"AlarmClockHDL\" instantiated altera_avalon_onchip_memory2 \"ONCHIPRAM\" " "ONCHIPRAM: \"AlarmClockHDL\" instantiated altera_avalon_onchip_memory2 \"ONCHIPRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEGMENT1: Starting RTL generation for module 'AlarmClockHDL_SEGMENT1' " "SEGMENT1: Starting RTL generation for module 'AlarmClockHDL_SEGMENT1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEGMENT1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_SEGMENT1 --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0006_SEGMENT1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0006_SEGMENT1_gen//AlarmClockHDL_SEGMENT1_component_configuration.pl  --do_build_sim=0  \] " "SEGMENT1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClockHDL_SEGMENT1 --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0006_SEGMENT1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0006_SEGMENT1_gen//AlarmClockHDL_SEGMENT1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787148831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEGMENT1: Done RTL generation for module 'AlarmClockHDL_SEGMENT1' " "SEGMENT1: Done RTL generation for module 'AlarmClockHDL_SEGMENT1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787149017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEGMENT1: \"AlarmClockHDL\" instantiated altera_avalon_pio \"SEGMENT1\" " "SEGMENT1: \"AlarmClockHDL\" instantiated altera_avalon_pio \"SEGMENT1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787149020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'AlarmClockHDL_TIMER' " "TIMER: Starting RTL generation for module 'AlarmClockHDL_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787149025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=AlarmClockHDL_TIMER --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0007_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0007_TIMER_gen//AlarmClockHDL_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=AlarmClockHDL_TIMER --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0007_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0007_TIMER_gen//AlarmClockHDL_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787149026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'AlarmClockHDL_TIMER' " "TIMER: Done RTL generation for module 'AlarmClockHDL_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787149249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"AlarmClockHDL\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"AlarmClockHDL\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787149252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787154585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787154904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787155171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787155429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787155697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787155964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787156302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787156599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787156890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787157189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787157487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787157775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787158045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787158344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"AlarmClockHDL\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"AlarmClockHDL\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787162547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"AlarmClockHDL\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"AlarmClockHDL\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787162555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"AlarmClockHDL\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"AlarmClockHDL\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787162561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'AlarmClockHDL_NIOSII_cpu' " "Cpu: Starting RTL generation for module 'AlarmClockHDL_NIOSII_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787162579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=AlarmClockHDL_NIOSII_cpu --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0010_cpu_gen//AlarmClockHDL_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=AlarmClockHDL_NIOSII_cpu --dir=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/seba2/AppData/Local/Temp/alt9951_8972119305892734047.dir/0010_cpu_gen//AlarmClockHDL_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787162579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:03 (*) Starting Nios II generation " "Cpu: # 2024.08.15 23:46:03 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:03 (*)   Checking for plaintext license. " "Cpu: # 2024.08.15 23:46:03 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:03 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.08.15 23:46:03 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.08.15 23:46:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:03 (*)   Plaintext license not found. " "Cpu: # 2024.08.15 23:46:03 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:03 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.08.15 23:46:03 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:03 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.08.15 23:46:03 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:03 (*)   Creating all objects for CPU " "Cpu: # 2024.08.15 23:46:03 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:04 (*)   Generating RTL from CPU objects " "Cpu: # 2024.08.15 23:46:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:04 (*)   Creating plain-text RTL " "Cpu: # 2024.08.15 23:46:04 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.08.15 23:46:05 (*) Done Nios II generation " "Cpu: # 2024.08.15 23:46:05 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'AlarmClockHDL_NIOSII_cpu' " "Cpu: Done RTL generation for module 'AlarmClockHDL_NIOSII_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOSII\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOSII\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOSII_data_master_translator\" " "NIOSII_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOSII_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\" " "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOSII_data_master_agent\" " "NIOSII_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOSII_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\" " "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/AlarmClockHDL/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/AlarmClockHDL/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/AlarmClockHDL/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/AlarmClockHDL/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/AlarmClockHDL/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/AlarmClockHDL/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787165421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787166007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787166012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AlarmClockHDL: Done \"AlarmClockHDL\" with 31 modules, 44 files " "AlarmClockHDL: Done \"AlarmClockHDL\" with 31 modules, 44 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787166013 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "AlarmClockHDL.qsys " "Finished elaborating Platform Designer system entity \"AlarmClockHDL.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787167062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/alarmclockhdl_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/alarmclockhdl_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_inst " "Found entity 1: AlarmClockHDL_inst" {  } { { "AlarmClockHDL/AlarmClockHDL_inst.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/AlarmClockHDL_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/alarmclockhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/alarmclockhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL " "Found entity 1: AlarmClockHDL" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "AlarmClockHDL/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "AlarmClockHDL/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_irq_mapper " "Found entity 1: AlarmClockHDL_irq_mapper" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_irq_mapper.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0 " "Found entity 1: AlarmClockHDL_mm_interconnect_0" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_avalon_st_adapter " "Found entity 1: AlarmClockHDL_mm_interconnect_0_avalon_st_adapter" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_rsp_mux_001 " "Found entity 1: AlarmClockHDL_mm_interconnect_0_rsp_mux_001" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarmclockhdl/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167800 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_rsp_mux " "Found entity 1: AlarmClockHDL_mm_interconnect_0_rsp_mux" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_rsp_demux_002 " "Found entity 1: AlarmClockHDL_mm_interconnect_0_rsp_demux_002" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_rsp_demux " "Found entity 1: AlarmClockHDL_mm_interconnect_0_rsp_demux" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_cmd_mux_002 " "Found entity 1: AlarmClockHDL_mm_interconnect_0_cmd_mux_002" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_cmd_mux " "Found entity 1: AlarmClockHDL_mm_interconnect_0_cmd_mux" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_cmd_demux_001 " "Found entity 1: AlarmClockHDL_mm_interconnect_0_cmd_demux_001" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_cmd_demux " "Found entity 1: AlarmClockHDL_mm_interconnect_0_cmd_demux" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AlarmClockHDL_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at AlarmClockHDL_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723787167836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AlarmClockHDL_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at AlarmClockHDL_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723787167836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_router_004_default_decode " "Found entity 1: AlarmClockHDL_mm_interconnect_0_router_004_default_decode" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167838 ""} { "Info" "ISGN_ENTITY_NAME" "2 AlarmClockHDL_mm_interconnect_0_router_004 " "Found entity 2: AlarmClockHDL_mm_interconnect_0_router_004" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AlarmClockHDL_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at AlarmClockHDL_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723787167841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AlarmClockHDL_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at AlarmClockHDL_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723787167842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_router_002_default_decode " "Found entity 1: AlarmClockHDL_mm_interconnect_0_router_002_default_decode" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167843 ""} { "Info" "ISGN_ENTITY_NAME" "2 AlarmClockHDL_mm_interconnect_0_router_002 " "Found entity 2: AlarmClockHDL_mm_interconnect_0_router_002" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AlarmClockHDL_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at AlarmClockHDL_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723787167847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AlarmClockHDL_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at AlarmClockHDL_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723787167847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_router_001_default_decode " "Found entity 1: AlarmClockHDL_mm_interconnect_0_router_001_default_decode" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167849 ""} { "Info" "ISGN_ENTITY_NAME" "2 AlarmClockHDL_mm_interconnect_0_router_001 " "Found entity 2: AlarmClockHDL_mm_interconnect_0_router_001" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AlarmClockHDL_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at AlarmClockHDL_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723787167855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AlarmClockHDL_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at AlarmClockHDL_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723787167855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_mm_interconnect_0_router_default_decode " "Found entity 1: AlarmClockHDL_mm_interconnect_0_router_default_decode" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167857 ""} { "Info" "ISGN_ENTITY_NAME" "2 AlarmClockHDL_mm_interconnect_0_router " "Found entity 2: AlarmClockHDL_mm_interconnect_0_router" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "AlarmClockHDL/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_TIMER " "Found entity 1: AlarmClockHDL_TIMER" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_TIMER.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_segment1.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_segment1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_SEGMENT1 " "Found entity 1: AlarmClockHDL_SEGMENT1" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_SEGMENT1.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_SEGMENT1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_onchipram.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_onchipram.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_ONCHIPRAM " "Found entity 1: AlarmClockHDL_ONCHIPRAM" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_NIOSII " "Found entity 1: AlarmClockHDL_NIOSII" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_NIOSII_cpu_register_bank_a_module " "Found entity 1: AlarmClockHDL_NIOSII_cpu_register_bank_a_module" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "2 AlarmClockHDL_NIOSII_cpu_register_bank_b_module " "Found entity 2: AlarmClockHDL_NIOSII_cpu_register_bank_b_module" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "3 AlarmClockHDL_NIOSII_cpu_nios2_oci_debug " "Found entity 3: AlarmClockHDL_NIOSII_cpu_nios2_oci_debug" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "4 AlarmClockHDL_NIOSII_cpu_nios2_oci_break " "Found entity 4: AlarmClockHDL_NIOSII_cpu_nios2_oci_break" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "5 AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk " "Found entity 5: AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "6 AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk " "Found entity 6: AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "7 AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace " "Found entity 7: AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "8 AlarmClockHDL_NIOSII_cpu_nios2_oci_td_mode " "Found entity 8: AlarmClockHDL_NIOSII_cpu_nios2_oci_td_mode" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "9 AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace " "Found entity 9: AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "10 AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "11 AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "12 AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "13 AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo " "Found entity 13: AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "14 AlarmClockHDL_NIOSII_cpu_nios2_oci_pib " "Found entity 14: AlarmClockHDL_NIOSII_cpu_nios2_oci_pib" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "15 AlarmClockHDL_NIOSII_cpu_nios2_oci_im " "Found entity 15: AlarmClockHDL_NIOSII_cpu_nios2_oci_im" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "16 AlarmClockHDL_NIOSII_cpu_nios2_performance_monitors " "Found entity 16: AlarmClockHDL_NIOSII_cpu_nios2_performance_monitors" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "17 AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg " "Found entity 17: AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "18 AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module " "Found entity 18: AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "19 AlarmClockHDL_NIOSII_cpu_nios2_ocimem " "Found entity 19: AlarmClockHDL_NIOSII_cpu_nios2_ocimem" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "20 AlarmClockHDL_NIOSII_cpu_nios2_oci " "Found entity 20: AlarmClockHDL_NIOSII_cpu_nios2_oci" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""} { "Info" "ISGN_ENTITY_NAME" "21 AlarmClockHDL_NIOSII_cpu " "Found entity 21: AlarmClockHDL_NIOSII_cpu" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk " "Found entity 1: AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_NIOSII_cpu_debug_slave_tck " "Found entity 1: AlarmClockHDL_NIOSII_cpu_debug_slave_tck" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_tck.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper " "Found entity 1: AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_niosii_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_NIOSII_cpu_test_bench " "Found entity 1: AlarmClockHDL_NIOSII_cpu_test_bench" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_test_bench.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_JTAG_sim_scfifo_w " "Found entity 1: AlarmClockHDL_JTAG_sim_scfifo_w" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167976 ""} { "Info" "ISGN_ENTITY_NAME" "2 AlarmClockHDL_JTAG_scfifo_w " "Found entity 2: AlarmClockHDL_JTAG_scfifo_w" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167976 ""} { "Info" "ISGN_ENTITY_NAME" "3 AlarmClockHDL_JTAG_sim_scfifo_r " "Found entity 3: AlarmClockHDL_JTAG_sim_scfifo_r" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167976 ""} { "Info" "ISGN_ENTITY_NAME" "4 AlarmClockHDL_JTAG_scfifo_r " "Found entity 4: AlarmClockHDL_JTAG_scfifo_r" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167976 ""} { "Info" "ISGN_ENTITY_NAME" "5 AlarmClockHDL_JTAG " "Found entity 5: AlarmClockHDL_JTAG" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_buzz.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_buzz.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_BUZZ " "Found entity 1: AlarmClockHDL_BUZZ" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_BUZZ.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_BUZZ.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockhdl/synthesis/submodules/alarmclockhdl_alarm1.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockhdl/synthesis/submodules/alarmclockhdl_alarm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClockHDL_ALARM1 " "Found entity 1: AlarmClockHDL_ALARM1" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ALARM1.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ALARM1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787167987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787167987 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/alarmclockhdl.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/alarmclockhdl.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/alarmclockhdl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/alarmclockhdl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168001 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_alarm1.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ALARM1.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_alarm1.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ALARM1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_alarm1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_alarm1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168004 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_buzz.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_BUZZ.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_buzz.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_BUZZ.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_buzz.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_buzz.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168007 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_jtag.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_jtag.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_jtag.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_jtag.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168018 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168031 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_sysclk.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168036 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_tck.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_tck.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_wrapper.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168056 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_test_bench.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_test_bench.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_niosii_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168067 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_onchipram.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_onchipram.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_onchipram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_onchipram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168070 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_segment1.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_SEGMENT1.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_segment1.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_SEGMENT1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_segment1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_segment1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168074 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_timer.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_TIMER.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_timer.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_TIMER.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168077 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_irq_mapper.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_irq_mapper.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168080 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168111 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168114 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168117 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux_001.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168130 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168140 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux_002.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux_002.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168143 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168155 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_001.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_002.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168168 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_004.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168170 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168172 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux_002.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux_002.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168176 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168185 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux_001.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/alarmclockhdl_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168196 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_avalon_sc_fifo.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168207 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_arbitrator.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168209 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_burst_uncompressor.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168219 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_master_agent.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168227 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_master_translator.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168237 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_slave_agent.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_slave_translator.sv C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168256 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_reset_controller.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_reset_synchronizer.v C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/seba2/documents/quartusprojects/cpu2/db/ip/alarmclockhdl/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1723787168268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/alarmclockhdl/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/alarmclockhdl/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787168268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlarmClockHDL_inst " "Elaborating entity \"AlarmClockHDL_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723787168464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL AlarmClockHDL:u0 " "Elaborating entity \"AlarmClockHDL\" for hierarchy \"AlarmClockHDL:u0\"" {  } { { "AlarmClockHDL/AlarmClockHDL_inst.v" "u0" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/AlarmClockHDL_inst.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787168516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_ALARM1 AlarmClockHDL:u0\|AlarmClockHDL_ALARM1:alarm1 " "Elaborating entity \"AlarmClockHDL_ALARM1\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_ALARM1:alarm1\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "alarm1" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787168544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_BUZZ AlarmClockHDL:u0\|AlarmClockHDL_BUZZ:buzz " "Elaborating entity \"AlarmClockHDL_BUZZ\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_BUZZ:buzz\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "buzz" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787168579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_JTAG AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag " "Elaborating entity \"AlarmClockHDL_JTAG\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "jtag" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787168591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_JTAG_scfifo_w AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w " "Elaborating entity \"AlarmClockHDL_JTAG_scfifo_w\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "the_AlarmClockHDL_JTAG_scfifo_w" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787168607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "wfifo" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169044 ""}  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723787169044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787169128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787169128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787169166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787169166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787169205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787169205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787169286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787169286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787169374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787169374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787169447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787169447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_w:the_AlarmClockHDL_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_JTAG_scfifo_r AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_r:the_AlarmClockHDL_JTAG_scfifo_r " "Elaborating entity \"AlarmClockHDL_JTAG_scfifo_r\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|AlarmClockHDL_JTAG_scfifo_r:the_AlarmClockHDL_JTAG_scfifo_r\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "the_AlarmClockHDL_JTAG_scfifo_r" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "AlarmClockHDL_JTAG_alt_jtag_atlantic" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787169863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787169863 ""}  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_JTAG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723787169863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787170841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_JTAG:jtag\|alt_jtag_atlantic:AlarmClockHDL_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787170997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii " "Elaborating entity \"AlarmClockHDL_NIOSII\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "niosii" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII.v" "cpu" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_test_bench AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_test_bench:the_AlarmClockHDL_NIOSII_cpu_test_bench " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_test_bench\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_test_bench:the_AlarmClockHDL_NIOSII_cpu_test_bench\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_test_bench" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_register_bank_a_module AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_register_bank_a_module\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "AlarmClockHDL_NIOSII_cpu_register_bank_a" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_altsyncram" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171352 ""}  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723787171352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787171425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787171425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_a_module:AlarmClockHDL_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_register_bank_b_module AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_b_module:AlarmClockHDL_NIOSII_cpu_register_bank_b " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_register_bank_b_module\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_register_bank_b_module:AlarmClockHDL_NIOSII_cpu_register_bank_b\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "AlarmClockHDL_NIOSII_cpu_register_bank_b" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_debug AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_debug:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_debug\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_debug:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_debug:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_debug:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_debug:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_debug:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_debug:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_debug:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787171648 ""}  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723787171648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_break AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_break:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_break " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_break\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_break:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_break\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_break" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_xbrk" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_dbrk" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_itrace" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_td_mode AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace\|AlarmClockHDL_NIOSII_cpu_nios2_oci_td_mode:AlarmClockHDL_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_td_mode\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_dtrace\|AlarmClockHDL_NIOSII_cpu_nios2_oci_td_mode:AlarmClockHDL_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "AlarmClockHDL_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo\|AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo\|AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo\|AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_pib AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_pib:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_pib " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_pib\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_pib:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_pib\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_pib" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_oci_im AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_im:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_im " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_oci_im\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_oci_im:the_AlarmClockHDL_NIOSII_cpu_nios2_oci_im\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_oci_im" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg:the_AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg:the_AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_avalon_reg" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_nios2_ocimem AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_nios2_ocimem\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "AlarmClockHDL_NIOSII_cpu_ociram_sp_ram" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787171978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_altsyncram" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172018 ""}  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723787172018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787172089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787172089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_nios2_ocimem:the_AlarmClockHDL_NIOSII_cpu_nios2_ocimem\|AlarmClockHDL_NIOSII_cpu_ociram_sp_ram_module:AlarmClockHDL_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" "the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_debug_slave_tck AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|AlarmClockHDL_NIOSII_cpu_debug_slave_tck:the_AlarmClockHDL_NIOSII_cpu_debug_slave_tck " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_debug_slave_tck\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|AlarmClockHDL_NIOSII_cpu_debug_slave_tck:the_AlarmClockHDL_NIOSII_cpu_debug_slave_tck\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" "the_AlarmClockHDL_NIOSII_cpu_debug_slave_tck" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk:the_AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk " "Elaborating entity \"AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk:the_AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" "the_AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" "AlarmClockHDL_NIOSII_cpu_debug_slave_phy" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy " "Instantiated megafunction \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172309 ""}  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723787172309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_NIOSII:niosii\|AlarmClockHDL_NIOSII_cpu:cpu\|AlarmClockHDL_NIOSII_cpu_nios2_oci:the_AlarmClockHDL_NIOSII_cpu_nios2_oci\|AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper:the_AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AlarmClockHDL_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_ONCHIPRAM AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram " "Elaborating entity \"AlarmClockHDL_ONCHIPRAM\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "onchipram" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v" "the_altsyncram" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram " "Instantiated megafunction \"AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AlarmClockHDL_ONCHIPRAM.hex " "Parameter \"init_file\" = \"AlarmClockHDL_ONCHIPRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723787172474 ""}  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_ONCHIPRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723787172474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_idn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idn1 " "Found entity 1: altsyncram_idn1" {  } { { "db/altsyncram_idn1.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/altsyncram_idn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787172552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787172552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idn1 AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\|altsyncram_idn1:auto_generated " "Elaborating entity \"altsyncram_idn1\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\|altsyncram_idn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787172955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787172955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\|altsyncram_idn1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\|altsyncram_idn1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_idn1.tdf" "decode3" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/altsyncram_idn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787172962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787173022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787173022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\|altsyncram_idn1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_ONCHIPRAM:onchipram\|altsyncram:the_altsyncram\|altsyncram_idn1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_idn1.tdf" "mux2" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/altsyncram_idn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_SEGMENT1 AlarmClockHDL:u0\|AlarmClockHDL_SEGMENT1:segment1 " "Elaborating entity \"AlarmClockHDL_SEGMENT1\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_SEGMENT1:segment1\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "segment1" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_TIMER AlarmClockHDL:u0\|AlarmClockHDL_TIMER:timer " "Elaborating entity \"AlarmClockHDL_TIMER\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_TIMER:timer\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "timer" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "mm_interconnect_0" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "niosii_data_master_translator" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "niosii_instruction_master_translator" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "niosii_debug_mem_slave_translator" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchipram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchipram_s1_translator\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "onchipram_s1_translator" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:segment1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:segment1_s1_translator\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "segment1_s1_translator" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "niosii_data_master_agent" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787173985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "niosii_instruction_master_agent" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_router AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router:router " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_router\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router:router\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "router" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 3921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_router_default_decode AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router:router\|AlarmClockHDL_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_router_default_decode\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router:router\|AlarmClockHDL_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_router_001 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_router_001\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_001:router_001\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "router_001" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_router_001_default_decode AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_001:router_001\|AlarmClockHDL_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_router_001_default_decode\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_001:router_001\|AlarmClockHDL_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_router_002 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_router_002\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_002:router_002\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "router_002" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 3953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_router_002_default_decode AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_002:router_002\|AlarmClockHDL_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_router_002_default_decode\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_002:router_002\|AlarmClockHDL_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_router_004 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_router_004\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_004:router_004\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "router_004" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_router_004_default_decode AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_004:router_004\|AlarmClockHDL_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_router_004_default_decode\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_router_004:router_004\|AlarmClockHDL_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_cmd_demux AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_cmd_demux\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_cmd_demux_001 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_cmd_demux_001\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_cmd_mux AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_cmd_mux\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_cmd_mux_002 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_cmd_mux_002\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_rsp_demux AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_rsp_demux\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_rsp_demux_002 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_rsp_demux_002\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_rsp_mux AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_rsp_mux\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_rsp_mux_001 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_rsp_mux_001\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_avalon_st_adapter AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0.v" 4950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0 AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_mm_interconnect_0:mm_interconnect_0\|AlarmClockHDL_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmClockHDL_irq_mapper AlarmClockHDL:u0\|AlarmClockHDL_irq_mapper:irq_mapper " "Elaborating entity \"AlarmClockHDL_irq_mapper\" for hierarchy \"AlarmClockHDL:u0\|AlarmClockHDL_irq_mapper:irq_mapper\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "irq_mapper" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller AlarmClockHDL:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"AlarmClockHDL:u0\|altera_reset_controller:rst_controller\"" {  } { { "AlarmClockHDL/synthesis/AlarmClockHDL.v" "rst_controller" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/AlarmClockHDL.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer AlarmClockHDL:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"AlarmClockHDL:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "AlarmClockHDL/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer AlarmClockHDL:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"AlarmClockHDL:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "AlarmClockHDL/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787174910 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1723787176449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.15.23:46:19 Progress: Loading sldcebb2bf7/alt_sld_fab_wrapper_hw.tcl " "2024.08.15.23:46:19 Progress: Loading sldcebb2bf7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787179654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787182045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787182177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787184302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787184404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787184556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787184709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787184722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787184722 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1723787185436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcebb2bf7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcebb2bf7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcebb2bf7/alt_sld_fab.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/sldcebb2bf7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787185734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787185734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787185840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787185840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787185863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787185863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787185954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787185954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787186076 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787186076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787186076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/db/ip/sldcebb2bf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723787186153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787186153 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723787189379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787190371 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "177 " "177 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723787191260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787191546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/seba2/Documents/quartusProjects/CPU2/output_files/AlarmClock.map.smsg " "Generated suppressed messages file C:/Users/seba2/Documents/quartusProjects/CPU2/output_files/AlarmClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787192400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723787194027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723787194027 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "AlarmClockHDL/AlarmClockHDL_inst.v" "" { Text "C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/AlarmClockHDL_inst.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723787194432 "|AlarmClockHDL_inst|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723787194432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2130 " "Implemented 2130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723787194439 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723787194439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1912 " "Implemented 1912 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723787194439 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1723787194439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723787194439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723787194498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 23:46:34 2024 " "Processing ended: Thu Aug 15 23:46:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723787194498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723787194498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723787194498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723787194498 ""}
