INFO: [VRFC 10-163] Analyzing VHDL file "C:/02_PXL/Digitale_technieken/VHDL/Labo_week_11_sevensegment/Labo_week_11_sevensegment.srcs/sim_1/new/Sevensegment_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sevensegment_tb'
