/* Generated by Yosys 0.53 (git sha1 53c22ab7c, ccache clang++ 18.1.3 -fPIC -O3) */

(* top =  1  *)
/* verilator lint_off CASEOVERLAP*/
module FPComp_S0(clk, rst, X, Y, unordered, XltY, XeqY, XgtY, XleY, XgeY);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  input [33:0] X;
  wire [33:0] X;
  output XeqY;
  wire XeqY;
  output XgeY;
  wire XgeY;
  output XgtY;
  wire XgtY;
  output XleY;
  wire XleY;
  output XltY;
  wire XltY;
  input [33:0] Y;
  wire [33:0] Y;
  input clk;
  wire clk;
  wire [1:0] excx;
  wire [1:0] excy;
  wire [30:0] expfracx;
  wire expfracxeqexpfracy;
  wire expfracxgtexpfracy;
  wire expfracxltexpfracy;
  wire [30:0] expfracy;
  wire isinfx;
  wire isinfy;
  wire isnanx;
  wire isnany;
  wire isnormalx;
  wire isnormaly;
  wire iszerox;
  wire iszeroy;
  wire negativex;
  wire negativey;
  wire positivex;
  wire positivey;
  input rst;
  wire rst;
  wire samesign;
  wire signx;
  wire signy;
  output unordered;
  wire unordered;
  wire unorderedr;
  wire xeqynum;
  wire xeqyr;
  wire xgeyr;
  wire xgtynum;
  wire xgtyr;
  wire xleyr;
  wire xltynum;
  wire xltyr;
  assign _059_ = _053_ | _058_;
  assign _060_ = isinfy & positivey;
  assign _061_ = ~ _060_;
  assign _062_ = isinfx & positivex;
  assign _063_ = _061_ & _062_;
  assign _064_ = negativey | iszeroy;
  assign _065_ = isnormalx & positivex;
  assign _066_ = _064_ & _065_;
  assign _067_ = _063_ | _066_;
  assign _069_ = ~ iszeroy;
  assign _070_ = negativey & _069_;
  assign _071_ = _070_ & iszerox;
  assign _072_ = _067_ | _071_;
  assign _073_ = isnormalx & isnormaly;
  assign _074_ = _073_ & positivey;
  assign _075_ = _074_ & positivex;
  assign _076_ = _075_ & expfracxgtexpfracy;
  assign _077_ = _072_ | _076_;
  assign _078_ = isnormalx & isnormaly;
  assign _080_ = _078_ & negativey;
  assign _081_ = _080_ & negativex;
  assign _082_ = _081_ & expfracxltexpfracy;
  assign _083_ = _077_ | _082_;
  assign _084_ = isinfy & negativey;
  assign _085_ = isinfx & negativex;
  assign _086_ = ~ _085_;
  assign _087_ = _084_ & _086_;
  assign _088_ = _083_ | _087_;
  assign _089_ = isnanx | isnany;
  assign _091_ = ~ unorderedr;
  assign _092_ = xltynum & _091_;
  assign _093_ = ~ unorderedr;
  assign _094_ = xeqynum & _093_;
  assign _095_ = ~ unorderedr;
  assign _096_ = xgtynum & _095_;
  assign _097_ = xeqynum | xltynum;
  assign _098_ = ~ unorderedr;
  assign _099_ = _097_ & _098_;
  assign _100_ = xeqynum | xgtynum;
  assign _002_ = ~ unorderedr;
  assign _000_ = excx == 2'h0;
  assign _003_ = _100_ & _002_;
  assign _013_ = _000_ ? 1'h1 : 1'h0;
  assign _024_ = excy == 2'h0;
  assign _035_ = _024_ ? 1'h1 : 1'h0;
  assign _046_ = excx == 2'h1;
  assign _057_ = _046_ ? 1'h1 : 1'h0;
  assign _068_ = excy == 2'h1;
  assign _079_ = _068_ ? 1'h1 : 1'h0;
  assign _090_ = excx == 2'h2;
  assign _001_ = _090_ ? 1'h1 : 1'h0;
  assign _004_ = excy == 2'h2;
  assign _005_ = _004_ ? 1'h1 : 1'h0;
  assign _006_ = excx == 2'h3;
  assign _007_ = _006_ ? 1'h1 : 1'h0;
  assign _008_ = excy == 2'h3;
  assign _009_ = _008_ ? 1'h1 : 1'h0;
  assign _010_ = ~ signx;
  assign _011_ = ~ signy;
  assign _012_ = expfracx == expfracy;
  assign _014_ = _012_ ? 1'h1 : 1'h0;
  assign _015_ = expfracx < expfracy;
  assign _016_ = _015_ ? 1'h1 : 1'h0;
  assign _017_ = expfracxltexpfracy | expfracxeqexpfracy;
  assign _018_ = ~ _017_;
  assign _019_ = signx ^ signy;
  assign _020_ = ~ _019_;
  assign _021_ = iszerox & iszeroy;
  assign _022_ = isinfx & isinfy;
  assign _023_ = _022_ & samesign;
  assign _025_ = _021_ | _023_;
  assign _026_ = isnormalx & isnormaly;
  assign _027_ = _026_ & samesign;
  assign _028_ = _027_ & expfracxeqexpfracy;
  assign _029_ = _025_ | _028_;
  assign _030_ = isinfx & positivex;
  assign _031_ = ~ _030_;
  assign _032_ = isinfy & positivey;
  assign _033_ = _031_ & _032_;
  assign _034_ = negativex | iszerox;
  assign _036_ = isnormaly & positivey;
  assign _037_ = _034_ & _036_;
  assign _038_ = _033_ | _037_;
  assign _039_ = ~ iszerox;
  assign _040_ = negativex & _039_;
  assign _041_ = _040_ & iszeroy;
  assign _042_ = _038_ | _041_;
  assign _043_ = isnormalx & isnormaly;
  assign _044_ = _043_ & positivex;
  assign _045_ = _044_ & positivey;
  assign _047_ = _045_ & expfracxltexpfracy;
  assign _048_ = _042_ | _047_;
  assign _049_ = isnormalx & isnormaly;
  assign _050_ = _049_ & negativex;
  assign _051_ = _050_ & negativey;
  assign _052_ = _051_ & expfracxgtexpfracy;
  assign _053_ = _048_ | _052_;
  assign _054_ = isinfx & negativex;
  assign _055_ = isinfy & negativey;
  assign _056_ = ~ _055_;
  assign _058_ = _054_ & _056_;
  assign excx = X[33:32];
  assign excy = Y[33:32];
  assign signx = X[31];
  assign signy = Y[31];
  assign expfracx = X[30:0];
  assign expfracy = Y[30:0];
  assign iszerox = _013_;
  assign iszeroy = _035_;
  assign isnormalx = _057_;
  assign isnormaly = _079_;
  assign isinfx = _001_;
  assign isinfy = _005_;
  assign isnanx = _007_;
  assign isnany = _009_;
  assign negativex = signx;
  assign positivex = _010_;
  assign negativey = signy;
  assign positivey = _011_;
  assign expfracxeqexpfracy = _014_;
  assign expfracxltexpfracy = _016_;
  assign expfracxgtexpfracy = _018_;
  assign samesign = _020_;
  assign xeqynum = _029_;
  assign xltynum = _059_;
  assign xgtynum = _088_;
  assign unorderedr = _089_;
  assign xltyr = _092_;
  assign xeqyr = _094_;
  assign xgtyr = _096_;
  assign xleyr = _099_;
  assign xgeyr = _003_;
  assign unordered = unorderedr;
  assign XltY = xltyr;
  assign XeqY = xeqyr;
  assign XgtY = xgtyr;
  assign XleY = xleyr;
  assign XgeY = xgeyr;
endmodule
/* verilator lint_on CASEOVERLAP*/
