time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
29,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
29,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
31,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, None]","[None, None]"
31,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, None]","['1', None]"
35,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],[],"[None, None]","[None, None]"
35,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
37,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]","[None, None]"
37,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
37,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
38,3 added to ready queue,enqueue,3,,['3'],[],"['2', '1']","[None, None]"
38,4 added to ready queue,enqueue,4,,"['3', '4']",[],"['2', '1']","[None, None]"
39,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '4', '2']",[],"[None, '1']","[None, None]"
39,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['3', '4', '2']",['1'],"[None, None]","[None, None]"
39,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '2']",['1'],"['3', None]","[None, None]"
39,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],['1'],"['3', '4']","[None, None]"
39,1 dispatched to IO0,dispatch_io,1,IO0,['2'],[],"['3', '4']","['1', None]"
40,5 added to ready queue,enqueue,5,,"['2', '5']",[],"['3', '4']","['1', None]"
40,6 added to ready queue,enqueue,6,,"['2', '5', '6']",[],"['3', '4']","['1', None]"
41,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '5', '6', '3']",[],"[None, '4']","['1', None]"
41,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '5', '6', '3', '4']",[],"[None, None]","['1', None]"
41,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '6', '3', '4']",[],"['2', None]","['1', None]"
41,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '3', '4']",[],"['2', '5']","['1', None]"
43,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '3', '4', '2']",[],"[None, '5']","['1', None]"
43,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '3', '4', '2', '5']",[],"[None, None]","['1', None]"
43,1 finished I/O → ready queue,io_to_ready,1,IO0,"['6', '3', '4', '2', '5', '1']",[],"[None, None]","[None, None]"
43,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '4', '2', '5', '1']",[],"['6', None]","[None, None]"
43,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '2', '5', '1']",[],"['6', '3']","[None, None]"
44,7 added to ready queue,enqueue,7,,"['4', '2', '5', '1', '7']",[],"['6', '3']","[None, None]"
44,8 added to ready queue,enqueue,8,,"['4', '2', '5', '1', '7', '8']",[],"['6', '3']","[None, None]"
44,9 added to ready queue,enqueue,9,,"['4', '2', '5', '1', '7', '8', '9']",[],"['6', '3']","[None, None]"
44,10 added to ready queue,enqueue,10,,"['4', '2', '5', '1', '7', '8', '9', '10']",[],"['6', '3']","[None, None]"
45,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '2', '5', '1', '7', '8', '9', '10', '6']",[],"[None, '3']","[None, None]"
45,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '2', '5', '1', '7', '8', '9', '10', '6', '3']",[],"[None, None]","[None, None]"
45,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '5', '1', '7', '8', '9', '10', '6', '3']",[],"['4', None]","[None, None]"
45,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '1', '7', '8', '9', '10', '6', '3']",[],"['4', '2']","[None, None]"
46,11 added to ready queue,enqueue,11,,"['5', '1', '7', '8', '9', '10', '6', '3', '11']",[],"['4', '2']","[None, None]"
46,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['5', '1', '7', '8', '9', '10', '6', '3', '11', '2']",[],"['4', None]","[None, None]"
46,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '7', '8', '9', '10', '6', '3', '11', '2']",[],"['4', '5']","[None, None]"
47,12 added to ready queue,enqueue,12,,"['1', '7', '8', '9', '10', '6', '3', '11', '2', '12']",[],"['4', '5']","[None, None]"
47,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['1', '7', '8', '9', '10', '6', '3', '11', '2', '12']",['4'],"[None, '5']","[None, None]"
47,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '8', '9', '10', '6', '3', '11', '2', '12']",['4'],"['1', '5']","[None, None]"
47,4 dispatched to IO0,dispatch_io,4,IO0,"['7', '8', '9', '10', '6', '3', '11', '2', '12']",[],"['1', '5']","['4', None]"
48,13 added to ready queue,enqueue,13,,"['7', '8', '9', '10', '6', '3', '11', '2', '12', '13']",[],"['1', '5']","['4', None]"
48,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '8', '9', '10', '6', '3', '11', '2', '12', '13', '5']",[],"['1', None]","['4', None]"
48,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '9', '10', '6', '3', '11', '2', '12', '13', '5']",[],"['1', '7']","['4', None]"
49,14 added to ready queue,enqueue,14,,"['8', '9', '10', '6', '3', '11', '2', '12', '13', '5', '14']",[],"['1', '7']","['4', None]"
49,15 added to ready queue,enqueue,15,,"['8', '9', '10', '6', '3', '11', '2', '12', '13', '5', '14', '15']",[],"['1', '7']","['4', None]"
49,16 added to ready queue,enqueue,16,,"['8', '9', '10', '6', '3', '11', '2', '12', '13', '5', '14', '15', '16']",[],"['1', '7']","['4', None]"
49,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['8', '9', '10', '6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1']",[],"[None, '7']","['4', None]"
49,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '10', '6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1']",[],"['8', '7']","['4', None]"
50,17 added to ready queue,enqueue,17,,"['9', '10', '6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17']",[],"['8', '7']","['4', None]"
50,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['9', '10', '6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7']",[],"['8', None]","['4', None]"
50,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7']",[],"['8', '9']","['4', None]"
51,18 added to ready queue,enqueue,18,,"['10', '6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18']",[],"['8', '9']","['4', None]"
51,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8']",[],"[None, '9']","['4', None]"
51,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8']",[],"['10', '9']","['4', None]"
52,19 added to ready queue,enqueue,19,,"['6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19']",[],"['10', '9']","['4', None]"
52,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9']",[],"['10', None]","['4', None]"
52,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9']",[],"['10', '6']","['4', None]"
53,20 added to ready queue,enqueue,20,,"['3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20']",[],"['10', '6']","['4', None]"
53,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10']",[],"[None, '6']","['4', None]"
53,4 finished I/O → ready queue,io_to_ready,4,IO0,"['3', '11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4']",[],"[None, '6']","[None, None]"
53,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4']",[],"['3', '6']","[None, None]"
54,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['11', '2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6']",[],"['3', None]","[None, None]"
54,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6']",[],"['3', '11']","[None, None]"
55,21 added to ready queue,enqueue,21,,"['2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21']",[],"['3', '11']","[None, None]"
55,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3']",[],"[None, '11']","[None, None]"
55,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3']",[],"['2', '11']","[None, None]"
56,22 added to ready queue,enqueue,22,,"['12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22']",[],"['2', '11']","[None, None]"
56,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11']",[],"['2', None]","[None, None]"
56,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11']",[],"['2', '12']","[None, None]"
57,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['13', '5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2']",[],"[None, '12']","[None, None]"
57,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2']",[],"['13', '12']","[None, None]"
58,23 added to ready queue,enqueue,23,,"['5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23']",[],"['13', '12']","[None, None]"
58,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['5', '14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12']",[],"['13', None]","[None, None]"
58,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12']",[],"['13', '5']","[None, None]"
59,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13']",[],"[None, '5']","[None, None]"
59,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13']",[],"['14', '5']","[None, None]"
60,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['15', '16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13']",['5'],"['14', None]","[None, None]"
60,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13']",['5'],"['14', '15']","[None, None]"
60,5 dispatched to IO0,dispatch_io,5,IO0,"['16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13']",[],"['14', '15']","['5', None]"
61,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['16', '1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14']",[],"[None, '15']","['5', None]"
61,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14']",[],"['16', '15']","['5', None]"
62,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15']",[],"['16', None]","['5', None]"
62,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15']",[],"['16', '1']","['5', None]"
63,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['17', '7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16']",[],"[None, '1']","['5', None]"
63,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16']",[],"['17', '1']","['5', None]"
64,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1']",[],"['17', None]","['5', None]"
64,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1']",[],"['17', '7']","['5', None]"
65,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17']",[],"[None, '7']","['5', None]"
65,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17']",[],"['18', '7']","['5', None]"
66,24 added to ready queue,enqueue,24,,"['8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24']",[],"['18', '7']","['5', None]"
66,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7']",[],"['18', None]","['5', None]"
66,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7']",[],"['18', '8']","['5', None]"
67,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18']",[],"[None, '8']","['5', None]"
67,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['19', '9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8']",[],"[None, None]","['5', None]"
67,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8']",[],"['19', None]","['5', None]"
67,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8']",[],"['19', '9']","['5', None]"
68,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['20', '10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8']",['9'],"['19', None]","['5', None]"
68,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8']",['9'],"['19', '20']","['5', None]"
68,9 dispatched to IO1,dispatch_io,9,IO1,"['10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8']",[],"['19', '20']","['5', '9']"
69,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['10', '4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19']",[],"[None, '20']","['5', '9']"
69,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19']",[],"['10', '20']","['5', '9']"
70,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10']",[],"[None, '20']","['5', '9']"
70,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20']",[],"[None, None]","['5', '9']"
70,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20']",[],"['4', None]","['5', '9']"
70,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20']",[],"['4', '6']","['5', '9']"
72,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4']",[],"[None, '6']","['5', '9']"
72,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['21', '3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6']",[],"[None, None]","['5', '9']"
72,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['3', '22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6']",[],"['21', None]","['5', '9']"
72,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6']",[],"['21', '3']","['5', '9']"
73,25 added to ready queue,enqueue,25,,"['22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25']",[],"['21', '3']","['5', '9']"
73,9 finished I/O → ready queue,io_to_ready,9,IO1,"['22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9']",[],"['21', '3']","['5', None]"
74,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21']",[],"[None, '3']","['5', None]"
74,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['22', '11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3']",[],"[None, None]","['5', None]"
74,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3']",[],"['22', None]","['5', None]"
74,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3']",[],"['22', '11']","['5', None]"
76,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22']",[],"[None, '11']","['5', None]"
76,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['2', '23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11']",[],"[None, None]","['5', None]"
76,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11']",[],"['2', None]","['5', None]"
76,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11']",[],"['2', '23']","['5', None]"
78,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2']",[],"[None, '23']","['5', None]"
78,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23']",[],"[None, None]","['5', None]"
78,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23']",[],"['12', None]","['5', None]"
78,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23']",[],"['12', '13']","['5', None]"
80,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12']",[],"[None, '13']","['5', None]"
80,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['14', '15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12']",['13'],"[None, None]","['5', None]"
80,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12']",['13'],"['14', None]","['5', None]"
80,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12']",['13'],"['14', '15']","['5', None]"
80,13 dispatched to IO1,dispatch_io,13,IO1,"['16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12']",[],"['14', '15']","['5', '13']"
81,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['16', '1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14']",[],"[None, '15']","['5', '13']"
81,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14']",[],"['16', '15']","['5', '13']"
82,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15']",[],"['16', None]","['5', '13']"
82,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15']",[],"['16', '1']","['5', '13']"
83,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16']",[],"[None, '1']","['5', '13']"
83,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['17', '24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16']",['1'],"[None, None]","['5', '13']"
83,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['24', '7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16']",['1'],"['17', None]","['5', '13']"
83,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16']",['1'],"['17', '24']","['5', '13']"
84,5 finished I/O → ready queue,io_to_ready,5,IO0,"['7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5']",['1'],"['17', '24']","[None, '13']"
84,1 dispatched to IO0,dispatch_io,1,IO0,"['7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5']",[],"['17', '24']","['1', '13']"
85,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17']",[],"[None, '24']","['1', '13']"
85,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['7', '18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24']",[],"[None, None]","['1', '13']"
85,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['18', '8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24']",[],"['7', None]","['1', '13']"
85,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24']",[],"['7', '18']","['1', '13']"
87,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7']",[],"[None, '18']","['1', '13']"
87,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['8', '19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18']",[],"[None, None]","['1', '13']"
87,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['19', '10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18']",[],"['8', None]","['1', '13']"
87,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18']",[],"['8', '19']","['1', '13']"
89,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8']",[],"[None, '19']","['1', '13']"
89,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['10', '20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",[],"[None, None]","['1', '13']"
89,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['20', '4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",[],"['10', None]","['1', '13']"
89,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",[],"['10', '20']","['1', '13']"
90,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",['20'],"['10', None]","['1', '13']"
90,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1']",['20'],"['10', None]","[None, '13']"
90,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1']",['20'],"['10', '4']","[None, '13']"
90,20 dispatched to IO0,dispatch_io,20,IO0,"['6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1']",[],"['10', '4']","['20', '13']"
91,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10']",[],"[None, '4']","['20', '13']"
91,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10']",[],"['6', '4']","['20', '13']"
92,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4']",[],"['6', None]","['20', '13']"
92,13 finished I/O → ready queue,io_to_ready,13,IO1,"['25', '9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13']",[],"['6', None]","['20', None]"
92,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13']",[],"['6', '25']","['20', None]"
93,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6']",[],"[None, '25']","['20', None]"
93,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6']",[],"['9', '25']","['20', None]"
94,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25']",[],"['9', None]","['20', None]"
94,20 finished I/O → ready queue,io_to_ready,20,IO0,"['21', '3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20']",[],"['9', None]","[None, None]"
94,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20']",[],"['9', '21']","[None, None]"
95,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['3', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9']",[],"[None, '21']","[None, None]"
95,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9']",[],"['3', '21']","[None, None]"
96,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9']",['3'],"[None, '21']","[None, None]"
96,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21']",['3'],"[None, None]","[None, None]"
96,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21']",['3'],"['22', None]","[None, None]"
96,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21']",['3'],"['22', '11']","[None, None]"
96,3 dispatched to IO0,dispatch_io,3,IO0,"['2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21']",[],"['22', '11']","['3', None]"
98,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22']",[],"[None, '11']","['3', None]"
98,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11']",[],"[None, None]","['3', None]"
98,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11']",[],"['2', None]","['3', None]"
98,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11']",[],"['2', '23']","['3', None]"
100,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2']",[],"[None, '23']","['3', None]"
100,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23']",[],"[None, None]","['3', None]"
100,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23']",[],"['12', None]","['3', None]"
100,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23']",[],"['12', '14']","['3', None]"
102,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12']",[],"[None, '14']","['3', None]"
102,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14']",[],"[None, None]","['3', None]"
102,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14']",[],"['15', None]","['3', None]"
102,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14']",[],"['15', '16']","['3', None]"
104,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15']",[],"[None, '16']","['3', None]"
104,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16']",[],"[None, None]","['3', None]"
104,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['17', '24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16']",[],"['5', None]","['3', None]"
104,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16']",[],"['5', '17']","['3', None]"
106,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5']",[],"[None, '17']","['3', None]"
106,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17']",[],"[None, None]","['3', None]"
106,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['7', '18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17']",[],"['24', None]","['3', None]"
106,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17']",[],"['24', '7']","['3', None]"
108,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24']",[],"[None, '7']","['3', None]"
108,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['18', '8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7']",[],"[None, None]","['3', None]"
108,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7']",[],"['18', None]","['3', None]"
108,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7']",[],"['18', '8']","['3', None]"
109,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['19', '1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18']",[],"[None, '8']","['3', None]"
109,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18']",[],"['19', '8']","['3', None]"
110,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8']",[],"['19', None]","['3', None]"
110,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8']",[],"['19', '1']","['3', None]"
111,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",[],"[None, '1']","['3', None]"
111,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['10', '4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",['1'],"[None, None]","['3', None]"
111,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",['1'],"['10', None]","['3', None]"
111,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",['1'],"['10', '4']","['3', None]"
111,1 dispatched to IO1,dispatch_io,1,IO1,"['13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19']",[],"['10', '4']","['3', '1']"
113,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10']",[],"[None, '4']","['3', '1']"
113,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['13', '6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4']",[],"[None, None]","['3', '1']"
113,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4']",[],"['13', None]","['3', '1']"
113,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4']",[],"['13', '6']","['3', '1']"
115,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13']",[],"[None, '6']","['3', '1']"
115,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6']",[],"[None, None]","['3', '1']"
115,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6']",[],"['25', None]","['3', '1']"
115,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6']",[],"['25', '20']","['3', '1']"
116,1 finished I/O → ready queue,io_to_ready,1,IO1,"['9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1']",[],"['25', '20']","['3', None]"
117,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25']",[],"[None, '20']","['3', None]"
117,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['9', '21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20']",[],"[None, None]","['3', None]"
117,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['21', '22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20']",[],"['9', None]","['3', None]"
117,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20']",[],"['9', '21']","['3', None]"
118,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['22', '11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20']",['21'],"['9', None]","['3', None]"
118,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20']",['21'],"['9', '22']","['3', None]"
118,21 dispatched to IO1,dispatch_io,21,IO1,"['11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20']",[],"['9', '22']","['3', '21']"
119,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20']",['9'],"[None, '22']","['3', '21']"
119,3 finished I/O → ready queue,io_to_ready,3,IO0,"['11', '2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3']",['9'],"[None, '22']","[None, '21']"
119,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3']",['9'],"['11', '22']","[None, '21']"
119,9 dispatched to IO0,dispatch_io,9,IO0,"['2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3']",[],"['11', '22']","['9', '21']"
120,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['2', '23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22']",[],"['11', None]","['9', '21']"
120,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22']",[],"['11', '2']","['9', '21']"
121,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['23', '12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11']",[],"[None, '2']","['9', '21']"
121,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11']",[],"['23', '2']","['9', '21']"
122,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['12', '14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2']",[],"['23', None]","['9', '21']"
122,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2']",[],"['23', '12']","['9', '21']"
123,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23']",[],"[None, '12']","['9', '21']"
123,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23']",[],"['14', '12']","['9', '21']"
124,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12']",[],"['14', None]","['9', '21']"
124,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12']",[],"['14', '15']","['9', '21']"
125,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12']",['14'],"[None, '15']","['9', '21']"
125,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9']",['14'],"[None, '15']","[None, '21']"
125,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9']",['14'],"['16', '15']","[None, '21']"
125,14 dispatched to IO0,dispatch_io,14,IO0,"['5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9']",[],"['16', '15']","['14', '21']"
126,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16']",[],"[None, '15']","['14', '21']"
126,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15']",[],"[None, None]","['14', '21']"
126,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['17', '24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15']",[],"['5', None]","['14', '21']"
126,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15']",[],"['5', '17']","['14', '21']"
128,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5']",[],"[None, '17']","['14', '21']"
128,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17']",[],"[None, None]","['14', '21']"
128,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['7', '18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17']",[],"['24', None]","['14', '21']"
128,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17']",[],"['24', '7']","['14', '21']"
130,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24']",[],"[None, '7']","['14', '21']"
130,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['18', '8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7']",[],"[None, None]","['14', '21']"
130,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7']",[],"['18', None]","['14', '21']"
130,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7']",[],"['18', '8']","['14', '21']"
131,14 finished I/O → ready queue,io_to_ready,14,IO0,"['19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14']",[],"['18', '8']","[None, '21']"
132,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14']",['18'],"[None, '8']","[None, '21']"
132,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['19', '10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8']",['18'],"[None, None]","[None, '21']"
132,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8']",['18'],"['19', None]","[None, '21']"
132,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8']",['18'],"['19', '10']","[None, '21']"
132,18 dispatched to IO0,dispatch_io,18,IO0,"['4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8']",[],"['19', '10']","['18', '21']"
134,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19']",[],"[None, '10']","['18', '21']"
134,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10']",[],"[None, None]","['18', '21']"
134,21 finished I/O → ready queue,io_to_ready,21,IO1,"['4', '13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21']",[],"[None, None]","['18', None]"
134,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['13', '6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21']",[],"['4', None]","['18', None]"
134,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21']",[],"['4', '13']","['18', None]"
136,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21']",['4'],"[None, '13']","['18', None]"
136,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['6', '1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13']",['4'],"[None, None]","['18', None]"
136,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13']",['4'],"['6', None]","['18', None]"
136,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13']",['4'],"['6', '1']","['18', None]"
136,4 dispatched to IO1,dispatch_io,4,IO1,"['25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13']",[],"['6', '1']","['18', '4']"
137,18 finished I/O → ready queue,io_to_ready,18,IO0,"['25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18']",[],"['6', '1']","[None, '4']"
138,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6']",[],"[None, '1']","[None, '4']"
138,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['25', '20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1']",[],"[None, None]","[None, '4']"
138,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1']",[],"['25', None]","[None, '4']"
138,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1']",[],"['25', '20']","[None, '4']"
139,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['3', '22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1']",['20'],"['25', None]","[None, '4']"
139,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1']",['20'],"['25', '3']","[None, '4']"
139,20 dispatched to IO0,dispatch_io,20,IO0,"['22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1']",[],"['25', '3']","['20', '4']"
140,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['22', '11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25']",[],"[None, '3']","['20', '4']"
140,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25']",[],"['22', '3']","['20', '4']"
141,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3']",[],"['22', None]","['20', '4']"
141,4 finished I/O → ready queue,io_to_ready,4,IO1,"['11', '2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4']",[],"['22', None]","['20', None]"
141,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4']",[],"['22', '11']","['20', None]"
142,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22']",[],"[None, '11']","['20', None]"
142,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['2', '23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22']",['11'],"[None, None]","['20', None]"
142,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22']",['11'],"['2', None]","['20', None]"
142,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22']",['11'],"['2', '23']","['20', None]"
142,11 dispatched to IO1,dispatch_io,11,IO1,"['12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22']",[],"['2', '23']","['20', '11']"
144,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2']",[],"[None, '23']","['20', '11']"
144,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23']",[],"[None, None]","['20', '11']"
144,20 finished I/O → ready queue,io_to_ready,20,IO0,"['12', '9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20']",[],"[None, None]","[None, '11']"
144,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20']",[],"['12', None]","[None, '11']"
144,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20']",[],"['12', '9']","[None, '11']"
145,11 finished I/O → ready queue,io_to_ready,11,IO1,"['16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11']",[],"['12', '9']","[None, None]"
146,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12']",[],"[None, '9']","[None, None]"
146,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['16', '15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12']",['9'],"[None, None]","[None, None]"
146,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12']",['9'],"['16', None]","[None, None]"
146,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12']",['9'],"['16', '15']","[None, None]"
146,9 dispatched to IO0,dispatch_io,9,IO0,"['5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12']",[],"['16', '15']","['9', None]"
147,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['5', '17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16']",[],"[None, '15']","['9', None]"
147,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16']",[],"['5', '15']","['9', None]"
148,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15']",[],"['5', None]","['9', None]"
148,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15']",[],"['5', '17']","['9', None]"
149,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5']",[],"[None, '17']","['9', None]"
149,9 finished I/O → ready queue,io_to_ready,9,IO0,"['24', '7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9']",[],"[None, '17']","[None, None]"
149,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9']",[],"['24', '17']","[None, None]"
150,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['7', '14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17']",[],"['24', None]","[None, None]"
150,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17']",[],"['24', '7']","[None, None]"
151,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['14', '8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24']",[],"[None, '7']","[None, None]"
151,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24']",[],"['14', '7']","[None, None]"
152,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['8', '19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24']",['7'],"['14', None]","[None, None]"
152,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24']",['7'],"['14', '8']","[None, None]"
152,7 dispatched to IO0,dispatch_io,7,IO0,"['19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24']",[],"['14', '8']","['7', None]"
153,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['19', '10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14']",[],"[None, '8']","['7', None]"
153,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14']",[],"['19', '8']","['7', None]"
154,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8']",[],"['19', None]","['7', None]"
154,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8']",[],"['19', '10']","['7', None]"
155,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19']",[],"[None, '10']","['7', None]"
155,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['21', '13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19']",['10'],"[None, None]","['7', None]"
155,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['13', '18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19']",['10'],"['21', None]","['7', None]"
155,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19']",['10'],"['21', '13']","['7', None]"
155,10 dispatched to IO1,dispatch_io,10,IO1,"['18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19']",[],"['21', '13']","['7', '10']"
156,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['18', '6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19']",['13'],"['21', None]","['7', '10']"
156,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19']",['13'],"['21', '18']","['7', '10']"
157,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['6', '1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21']",['13'],"[None, '18']","['7', '10']"
157,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21']",['13'],"['6', '18']","['7', '10']"
158,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['1', '25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18']",['13'],"['6', None]","['7', '10']"
158,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18']",['13'],"['6', '1']","['7', '10']"
159,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6']",['13'],"[None, '1']","['7', '10']"
159,10 finished I/O → ready queue,io_to_ready,10,IO1,"['25', '3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10']",['13'],"[None, '1']","['7', None]"
159,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10']",['13'],"['25', '1']","['7', None]"
159,13 dispatched to IO1,dispatch_io,13,IO1,"['3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10']",[],"['25', '1']","['7', '13']"
160,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1']",[],"['25', None]","['7', '13']"
160,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1']",[],"['25', '3']","['7', '13']"
161,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['4', '22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25']",[],"[None, '3']","['7', '13']"
161,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25']",[],"['4', '3']","['7', '13']"
162,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['22', '2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3']",[],"['4', None]","['7', '13']"
162,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3']",[],"['4', '22']","['7', '13']"
163,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4']",[],"[None, '22']","['7', '13']"
163,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4']",[],"['2', '22']","['7', '13']"
164,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['23', '20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22']",[],"['2', None]","['7', '13']"
164,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22']",[],"['2', '23']","['7', '13']"
165,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['20', '11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2']",[],"[None, '23']","['7', '13']"
165,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2']",[],"['20', '23']","['7', '13']"
166,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2']",['20'],"[None, '23']","['7', '13']"
166,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23']",['20'],"[None, None]","['7', '13']"
166,13 finished I/O → ready queue,io_to_ready,13,IO1,"['11', '12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13']",['20'],"[None, None]","['7', None]"
166,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13']",['20'],"['11', None]","['7', None]"
166,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13']",['20'],"['11', '12']","['7', None]"
166,20 dispatched to IO1,dispatch_io,20,IO1,"['16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13']",[],"['11', '12']","['7', '20']"
168,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11']",[],"[None, '12']","['7', '20']"
168,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['16', '15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12']",[],"[None, None]","['7', '20']"
168,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12']",[],"['16', None]","['7', '20']"
168,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12']",[],"['16', '15']","['7', '20']"
169,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12']",['15'],"['16', None]","['7', '20']"
169,7 finished I/O → ready queue,io_to_ready,7,IO0,"['5', '9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7']",['15'],"['16', None]","[None, '20']"
169,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7']",['15'],"['16', '5']","[None, '20']"
169,15 dispatched to IO0,dispatch_io,15,IO0,"['9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7']",[],"['16', '5']","['15', '20']"
170,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16']",[],"[None, '5']","['15', '20']"
170,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5']",[],"[None, None]","['15', '20']"
170,20 finished I/O → ready queue,io_to_ready,20,IO1,"['9', '17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20']",[],"[None, None]","['15', None]"
170,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20']",[],"['9', None]","['15', None]"
170,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20']",[],"['9', '17']","['15', None]"
172,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20']",['9'],"[None, '17']","['15', None]"
172,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17']",['9'],"[None, None]","['15', None]"
172,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['14', '8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17']",['9'],"['24', None]","['15', None]"
172,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17']",['9'],"['24', '14']","['15', None]"
172,9 dispatched to IO1,dispatch_io,9,IO1,"['8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17']",[],"['24', '14']","['15', '9']"
173,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['8', '19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14']",[],"['24', None]","['15', '9']"
173,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14']",[],"['24', '8']","['15', '9']"
174,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['19', '21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24']",[],"[None, '8']","['15', '9']"
174,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24']",[],"['19', '8']","['15', '9']"
175,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19']",[],"[None, '8']","['15', '9']"
175,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['21', '18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8']",[],"[None, None]","['15', '9']"
175,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8']",[],"['21', None]","['15', '9']"
175,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8']",[],"['21', '18']","['15', '9']"
176,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['6', '10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8']",['18'],"['21', None]","['15', '9']"
176,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8']",['18'],"['21', '6']","['15', '9']"
177,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21']",['18'],"[None, '6']","['15', '9']"
177,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21']",['18'],"['10', '6']","['15', '9']"
178,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6']",['18'],"['10', None]","['15', '9']"
178,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6']",['18'],"['10', '1']","['15', '9']"
179,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10']",['18'],"[None, '1']","['15', '9']"
179,1 finished all bursts,finished,1,CPU1,"['25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10']",['18'],"[None, None]","['15', '9']"
179,9 finished I/O → ready queue,io_to_ready,9,IO1,"['25', '3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9']",['18'],"[None, None]","['15', None]"
179,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9']",['18'],"['25', None]","['15', None]"
179,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9']",['18'],"['25', '3']","['15', None]"
179,18 dispatched to IO1,dispatch_io,18,IO1,"['4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9']",[],"['25', '3']","['15', '18']"
181,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25']",[],"[None, '3']","['15', '18']"
181,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3']",[],"[None, None]","['15', '18']"
181,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['22', '2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3']",[],"['4', None]","['15', '18']"
181,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3']",[],"['4', '22']","['15', '18']"
182,4 finished all bursts,finished,4,CPU0,"['2', '23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3']",[],"[None, '22']","['15', '18']"
182,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3']",[],"['2', '22']","['15', '18']"
183,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['23', '13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22']",[],"['2', None]","['15', '18']"
183,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22']",[],"['2', '23']","['15', '18']"
184,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['13', '11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2']",[],"[None, '23']","['15', '18']"
184,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2']",[],"['13', '23']","['15', '18']"
185,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23']",[],"['13', None]","['15', '18']"
185,18 finished I/O → ready queue,io_to_ready,18,IO1,"['11', '12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18']",[],"['13', None]","['15', None]"
185,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18']",[],"['13', '11']","['15', None]"
186,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13']",[],"[None, '11']","['15', None]"
186,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13']",[],"['12', '11']","['15', None]"
187,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13']",['12'],"[None, '11']","['15', None]"
187,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11']",['12'],"[None, None]","['15', None]"
187,15 finished I/O → ready queue,io_to_ready,15,IO0,"['7', '16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15']",['12'],"[None, None]","[None, None]"
187,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15']",['12'],"['7', None]","[None, None]"
187,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15']",['12'],"['7', '16']","[None, None]"
187,12 dispatched to IO0,dispatch_io,12,IO0,"['5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15']",[],"['7', '16']","['12', None]"
189,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7']",[],"[None, '16']","['12', None]"
189,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16']",[],"[None, None]","['12', None]"
189,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['20', '17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16']",[],"['5', None]","['12', None]"
189,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16']",[],"['5', '20']","['12', None]"
191,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5']",[],"[None, '20']","['12', None]"
191,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['17', '14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20']",[],"[None, None]","['12', None]"
191,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20']",[],"['17', None]","['12', None]"
191,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20']",[],"['17', '14']","['12', None]"
193,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17']",[],"[None, '14']","['12', None]"
193,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14']",[],"[None, None]","['12', None]"
193,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['19', '8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14']",[],"['24', None]","['12', None]"
193,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14']",[],"['24', '19']","['12', None]"
194,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['8', '21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24']",[],"[None, '19']","['12', None]"
194,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24']",[],"['8', '19']","['12', None]"
195,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8']",[],"[None, '19']","['12', None]"
195,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19']",[],"[None, None]","['12', None]"
195,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19']",[],"['21', None]","['12', None]"
195,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19']",[],"['21', '6']","['12', None]"
197,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21']",[],"[None, '6']","['12', None]"
197,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['10', '9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21']",['6'],"[None, None]","['12', None]"
197,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21']",['6'],"['10', None]","['12', None]"
197,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21']",['6'],"['10', '9']","['12', None]"
197,6 dispatched to IO1,dispatch_io,6,IO1,"['25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21']",[],"['10', '9']","['12', '6']"
199,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21']",['10'],"[None, '9']","['12', '6']"
199,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9']",['10'],"[None, None]","['12', '6']"
199,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9']",['10'],"['25', None]","['12', '6']"
199,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9']",['10'],"['25', '3']","['12', '6']"
200,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['22', '2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9']","['10', '25']","[None, '3']","['12', '6']"
200,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9']","['10', '25']","['22', '3']","['12', '6']"
201,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3']","['10', '25']","['22', None]","['12', '6']"
201,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3']","['10', '25']","['22', '2']","['12', '6']"
202,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['23', '18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3']","['10', '25', '22']","[None, '2']","['12', '6']"
202,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3']","['10', '25', '22']","['23', '2']","['12', '6']"
203,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['18', '13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2']","['10', '25', '22']","['23', None]","['12', '6']"
203,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2']","['10', '25', '22']","['23', '18']","['12', '6']"
204,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['13', '11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23']","['10', '25', '22']","[None, '18']","['12', '6']"
204,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23']","['10', '25', '22']","['13', '18']","['12', '6']"
205,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['11', '15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23']","['10', '25', '22', '18']","['13', None]","['12', '6']"
205,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23']","['10', '25', '22', '18']","['13', '11']","['12', '6']"
206,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13']","['10', '25', '22', '18']","[None, '11']","['12', '6']"
206,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['15', '7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13']","['10', '25', '22', '18', '11']","[None, None]","['12', '6']"
206,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13']","['10', '25', '22', '18', '11']","['15', None]","['12', '6']"
206,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13']","['10', '25', '22', '18', '11']","['15', '7']","['12', '6']"
208,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15']","['10', '25', '22', '18', '11']","[None, '7']","['12', '6']"
208,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['16', '5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7']","['10', '25', '22', '18', '11']","[None, None]","['12', '6']"
208,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7']","['10', '25', '22', '18', '11']","['16', None]","['12', '6']"
208,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7']","['10', '25', '22', '18', '11']","['16', '5']","['12', '6']"
209,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16']","['10', '25', '22', '18', '11']","[None, '5']","['12', '6']"
209,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['20', '17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5']","['10', '25', '22', '18', '11']","[None, None]","['12', '6']"
209,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5']","['10', '25', '22', '18', '11']","['20', None]","['12', '6']"
209,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5']","['10', '25', '22', '18', '11']","['20', '17']","['12', '6']"
210,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20']","['10', '25', '22', '18', '11']","[None, '17']","['12', '6']"
210,6 finished I/O → ready queue,io_to_ready,6,IO1,"['14', '24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6']","['10', '25', '22', '18', '11']","[None, '17']","['12', None]"
210,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6']","['10', '25', '22', '18', '11']","['14', '17']","['12', None]"
210,10 dispatched to IO1,dispatch_io,10,IO1,"['24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6']","['25', '22', '18', '11']","['14', '17']","['12', '10']"
211,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17']","['25', '22', '18', '11']","['14', None]","['12', '10']"
211,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17']","['25', '22', '18', '11']","['14', '24']","['12', '10']"
212,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14']","['25', '22', '18', '11']","[None, '24']","['12', '10']"
212,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14']","['25', '22', '18', '11']","['8', '24']","['12', '10']"
213,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24']","['25', '22', '18', '11']","['8', None]","['12', '10']"
213,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24']","['25', '22', '18', '11']","['8', '19']","['12', '10']"
214,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8']","['25', '22', '18', '11']","[None, '19']","['12', '10']"
214,12 finished I/O → ready queue,io_to_ready,12,IO0,"['21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12']","['25', '22', '18', '11']","[None, '19']","[None, '10']"
214,10 finished I/O → ready queue,io_to_ready,10,IO1,"['21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10']","['25', '22', '18', '11']","[None, '19']","[None, None]"
214,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10']","['25', '22', '18', '11']","['21', '19']","[None, None]"
214,25 dispatched to IO0,dispatch_io,25,IO0,"['9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10']","['22', '18', '11']","['21', '19']","['25', None]"
214,22 dispatched to IO1,dispatch_io,22,IO1,"['9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10']","['18', '11']","['21', '19']","['25', '22']"
215,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19']","['18', '11']","['21', None]","['25', '22']"
215,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19']","['18', '11']","['21', '9']","['25', '22']"
216,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21']","['18', '11']","[None, '9']","['25', '22']"
216,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21']","['18', '11']","['3', '9']","['25', '22']"
217,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9']","['18', '11']","['3', None]","['25', '22']"
217,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9']","['18', '11']","['3', '2']","['25', '22']"
218,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['23', '13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3']","['18', '11']","[None, '2']","['25', '22']"
218,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3']","['18', '11']","['23', '2']","['25', '22']"
219,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2']","['18', '11']","['23', None]","['25', '22']"
219,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2']","['18', '11']","['23', '13']","['25', '22']"
220,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23']","['18', '11']","[None, '13']","['25', '22']"
220,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23']","['18', '11']","['15', '13']","['25', '22']"
221,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['7', '16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13']","['18', '11']","['15', None]","['25', '22']"
221,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13']","['18', '11']","['15', '7']","['25', '22']"
222,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15']","['18', '11']","[None, '7']","['25', '22']"
222,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15']","['18', '11']","['16', '7']","['25', '22']"
223,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7']","['18', '11']","['16', None]","['25', '22']"
223,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7']","['18', '11']","['16', '5']","['25', '22']"
224,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16']","['18', '11']","[None, '5']","['25', '22']"
224,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16']","['18', '11']","['20', '5']","['25', '22']"
225,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5']","['18', '11']","['20', None]","['25', '22']"
225,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5']","['18', '11']","['20', '6']","['25', '22']"
226,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20']","['18', '11']","[None, '6']","['25', '22']"
226,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20']","['18', '11']","['17', '6']","['25', '22']"
227,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['14', '24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6']","['18', '11']","['17', None]","['25', '22']"
227,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6']","['18', '11']","['17', '14']","['25', '22']"
228,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17']","['18', '11']","[None, '14']","['25', '22']"
228,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17']","['18', '11', '14']","[None, None]","['25', '22']"
228,22 finished I/O → ready queue,io_to_ready,22,IO1,"['24', '8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22']","['18', '11', '14']","[None, None]","['25', None]"
228,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22']","['18', '11', '14']","['24', None]","['25', None]"
228,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22']","['18', '11', '14']","['24', '8']","['25', None]"
228,18 dispatched to IO1,dispatch_io,18,IO1,"['12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22']","['11', '14']","['24', '8']","['25', '18']"
230,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24']","['11', '14']","[None, '8']","['25', '18']"
230,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8']","['11', '14']","[None, None]","['25', '18']"
230,18 finished I/O → ready queue,io_to_ready,18,IO1,"['12', '10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18']","['11', '14']","[None, None]","['25', None]"
230,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18']","['11', '14']","['12', None]","['25', None]"
230,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18']","['11', '14']","['12', '10']","['25', None]"
230,11 dispatched to IO1,dispatch_io,11,IO1,"['19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18']",['14'],"['12', '10']","['25', '11']"
232,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12']",['14'],"[None, '10']","['25', '11']"
232,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10']",['14'],"[None, None]","['25', '11']"
232,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['21', '9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10']",['14'],"['19', None]","['25', '11']"
232,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10']",['14'],"['19', '21']","['25', '11']"
234,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19']",['14'],"[None, '21']","['25', '11']"
234,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21']",['14'],"[None, None]","['25', '11']"
234,25 finished I/O → ready queue,io_to_ready,25,IO0,"['9', '3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25']",['14'],"[None, None]","[None, '11']"
234,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25']",['14'],"['9', None]","[None, '11']"
234,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25']",['14'],"['9', '3']","[None, '11']"
234,14 dispatched to IO0,dispatch_io,14,IO0,"['2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25']",[],"['9', '3']","['14', '11']"
235,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9']",[],"[None, '3']","['14', '11']"
235,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3']",[],"[None, None]","['14', '11']"
235,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3']",[],"['2', None]","['14', '11']"
235,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3']",[],"['2', '23']","['14', '11']"
237,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2']",[],"[None, '23']","['14', '11']"
237,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23']",[],"[None, None]","['14', '11']"
237,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23']",[],"['13', None]","['14', '11']"
237,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23']",[],"['13', '15']","['14', '11']"
238,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13']",[],"[None, '15']","['14', '11']"
238,14 finished I/O → ready queue,io_to_ready,14,IO0,"['7', '16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14']",[],"[None, '15']","[None, '11']"
238,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14']",[],"['7', '15']","[None, '11']"
239,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15']",[],"['7', None]","[None, '11']"
239,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15']",[],"['7', '16']","[None, '11']"
240,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['5', '20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7']",[],"[None, '16']","[None, '11']"
240,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7']",[],"['5', '16']","[None, '11']"
241,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16']",[],"['5', None]","[None, '11']"
241,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16']",[],"['5', '20']","[None, '11']"
242,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5']",[],"[None, '20']","[None, '11']"
242,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5']",[],"['6', '20']","[None, '11']"
243,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['17', '22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20']",[],"['6', None]","[None, '11']"
243,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20']",[],"['6', '17']","[None, '11']"
244,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['22', '24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6']",[],"[None, '17']","[None, '11']"
244,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6']",[],"['22', '17']","[None, '11']"
245,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17']",[],"['22', None]","[None, '11']"
245,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17']",[],"['22', '24']","[None, '11']"
246,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['8', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22']",[],"[None, '24']","[None, '11']"
246,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22']",[],"['8', '24']","[None, '11']"
247,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24']",[],"['8', None]","[None, '11']"
247,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24']",[],"['8', '18']","[None, '11']"
248,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8']",[],"[None, '18']","[None, '11']"
248,11 finished I/O → ready queue,io_to_ready,11,IO1,"['12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11']",[],"[None, '18']","[None, None]"
248,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11']",[],"['12', '18']","[None, None]"
249,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18']",[],"['12', None]","[None, None]"
249,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18']",[],"['12', '10']","[None, None]"
250,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['19', '21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12']",[],"[None, '10']","[None, None]"
250,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12']",[],"['19', '10']","[None, None]"
251,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['21', '25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10']",[],"['19', None]","[None, None]"
251,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10']",[],"['19', '21']","[None, None]"
252,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['25', '9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19']",[],"[None, '21']","[None, None]"
252,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19']",[],"['25', '21']","[None, None]"
253,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['9', '3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21']",[],"['25', None]","[None, None]"
253,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21']",[],"['25', '9']","[None, None]"
254,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['3', '2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25']",[],"[None, '9']","[None, None]"
254,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25']",[],"['3', '9']","[None, None]"
255,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['2', '23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9']",[],"['3', None]","[None, None]"
255,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9']",[],"['3', '2']","[None, None]"
256,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['23', '13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3']",[],"[None, '2']","[None, None]"
256,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3']",[],"['23', '2']","[None, None]"
257,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2']",[],"['23', None]","[None, None]"
257,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2']",[],"['23', '13']","[None, None]"
258,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23']",[],"[None, '13']","[None, None]"
258,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23']",[],"['14', '13']","[None, None]"
259,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13']",[],"['14', None]","[None, None]"
259,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13']",[],"['14', '15']","[None, None]"
260,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14']",[],"[None, '15']","[None, None]"
260,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['7', '16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14']",['15'],"[None, None]","[None, None]"
260,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14']",['15'],"['7', None]","[None, None]"
260,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14']",['15'],"['7', '16']","[None, None]"
260,15 dispatched to IO0,dispatch_io,15,IO0,"['5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14']",[],"['7', '16']","['15', None]"
262,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7']",[],"[None, '16']","['15', None]"
262,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16']",[],"[None, None]","['15', None]"
262,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['20', '6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16']",[],"['5', None]","['15', None]"
262,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16']",[],"['5', '20']","['15', None]"
263,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5']",[],"[None, '20']","['15', None]"
263,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['6', '17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5']",['20'],"[None, None]","['15', None]"
263,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['17', '22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5']",['20'],"['6', None]","['15', None]"
263,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5']",['20'],"['6', '17']","['15', None]"
263,20 dispatched to IO1,dispatch_io,20,IO1,"['22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5']",[],"['6', '17']","['15', '20']"
264,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['22', '24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17']",[],"['6', None]","['15', '20']"
264,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17']",[],"['6', '22']","['15', '20']"
265,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['24', '8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6']",[],"[None, '22']","['15', '20']"
265,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6']",[],"['24', '22']","['15', '20']"
266,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24']",[],"[None, '22']","['15', '20']"
266,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['8', '11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22']",[],"[None, None]","['15', '20']"
266,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22']",[],"['8', None]","['15', '20']"
266,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22']",[],"['8', '11']","['15', '20']"
268,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8']",[],"[None, '11']","['15', '20']"
268,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11']",[],"[None, None]","['15', '20']"
268,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11']",[],"['18', None]","['15', '20']"
268,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11']",[],"['18', '12']","['15', '20']"
269,20 finished I/O → ready queue,io_to_ready,20,IO1,"['10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20']",[],"['18', '12']","['15', None]"
270,18 finished all bursts,finished,18,CPU0,"['10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20']",[],"[None, '12']","['15', None]"
270,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['10', '19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12']",[],"[None, None]","['15', None]"
270,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12']",[],"['10', None]","['15', None]"
270,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12']",[],"['10', '19']","['15', None]"
271,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['21', '25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12']",['19'],"['10', None]","['15', None]"
271,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12']",['19'],"['10', '21']","['15', None]"
271,19 dispatched to IO1,dispatch_io,19,IO1,"['25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12']",[],"['10', '21']","['15', '19']"
272,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['25', '9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10']",[],"[None, '21']","['15', '19']"
272,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10']",[],"['25', '21']","['15', '19']"
273,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['9', '3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21']",[],"['25', None]","['15', '19']"
273,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21']",[],"['25', '9']","['15', '19']"
274,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25']",[],"[None, '9']","['15', '19']"
274,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['3', '2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25']",['9'],"[None, None]","['15', '19']"
274,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25']",['9'],"['3', None]","['15', '19']"
274,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25']",['9'],"['3', '2']","['15', '19']"
276,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3']",['9'],"[None, '2']","['15', '19']"
276,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['23', '13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3']","['9', '2']","[None, None]","['15', '19']"
276,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3']","['9', '2']","['23', None]","['15', '19']"
276,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3']","['9', '2']","['23', '13']","['15', '19']"
278,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23']","['9', '2']","[None, '13']","['15', '19']"
278,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13']","['9', '2']","[None, None]","['15', '19']"
278,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['7', '16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13']","['9', '2']","['14', None]","['15', '19']"
278,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13']","['9', '2']","['14', '7']","['15', '19']"
280,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14']","['9', '2']","[None, '7']","['15', '19']"
280,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['16', '5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14']","['9', '2', '7']","[None, None]","['15', '19']"
280,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14']","['9', '2', '7']","['16', None]","['15', '19']"
280,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14']","['9', '2', '7']","['16', '5']","['15', '19']"
281,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14']","['9', '2', '7', '16']","[None, '5']","['15', '19']"
281,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['17', '6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14']","['9', '2', '7', '16', '5']","[None, None]","['15', '19']"
281,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14']","['9', '2', '7', '16', '5']","['17', None]","['15', '19']"
281,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14']","['9', '2', '7', '16', '5']","['17', '6']","['15', '19']"
283,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17']","['9', '2', '7', '16', '5']","[None, '6']","['15', '19']"
283,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['24', '22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6']","['9', '2', '7', '16', '5']","[None, None]","['15', '19']"
283,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6']","['9', '2', '7', '16', '5']","['24', None]","['15', '19']"
283,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6']","['9', '2', '7', '16', '5']","['24', '22']","['15', '19']"
284,15 finished I/O → ready queue,io_to_ready,15,IO0,"['8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15']","['9', '2', '7', '16', '5']","['24', '22']","[None, '19']"
284,9 dispatched to IO0,dispatch_io,9,IO0,"['8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15']","['2', '7', '16', '5']","['24', '22']","['9', '19']"
285,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24']","['2', '7', '16', '5']","[None, '22']","['9', '19']"
285,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['8', '11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24']","['2', '7', '16', '5', '22']","[None, None]","['9', '19']"
285,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24']","['2', '7', '16', '5', '22']","['8', None]","['9', '19']"
285,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24']","['2', '7', '16', '5', '22']","['8', '11']","['9', '19']"
286,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['20', '12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8']","['2', '7', '16', '5', '22']","[None, '11']","['9', '19']"
286,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8']","['2', '7', '16', '5', '22']","['20', '11']","['9', '19']"
287,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11']","['2', '7', '16', '5', '22']","['20', None]","['9', '19']"
287,9 finished I/O → ready queue,io_to_ready,9,IO0,"['12', '10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9']","['2', '7', '16', '5', '22']","['20', None]","[None, '19']"
287,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9']","['2', '7', '16', '5', '22']","['20', '12']","[None, '19']"
287,2 dispatched to IO0,dispatch_io,2,IO0,"['10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9']","['7', '16', '5', '22']","['20', '12']","['2', '19']"
288,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20']","['7', '16', '5', '22']","[None, '12']","['2', '19']"
288,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20']","['7', '16', '5', '22']","['10', '12']","['2', '19']"
289,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12']","['7', '16', '5', '22']","['10', None]","['2', '19']"
289,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12']","['7', '16', '5', '22']","['10', '21']","['2', '19']"
290,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10']","['7', '16', '5', '22']","[None, '21']","['2', '19']"
290,19 finished I/O → ready queue,io_to_ready,19,IO1,"['25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19']","['7', '16', '5', '22']","[None, '21']","['2', None]"
290,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19']","['7', '16', '5', '22']","['25', '21']","['2', None]"
290,7 dispatched to IO1,dispatch_io,7,IO1,"['3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19']","['16', '5', '22']","['25', '21']","['2', '7']"
291,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21']","['16', '5', '22']","['25', None]","['2', '7']"
291,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21']","['16', '5', '22']","['25', '3']","['2', '7']"
292,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['23', '13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25']","['16', '5', '22']","[None, '3']","['2', '7']"
292,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25']","['16', '5', '22']","['23', '3']","['2', '7']"
293,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['13', '14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3']","['16', '5', '22']","['23', None]","['2', '7']"
293,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3']","['16', '5', '22']","['23', '13']","['2', '7']"
294,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23']","['16', '5', '22']","[None, '13']","['2', '7']"
294,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['14', '17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13']","['16', '5', '22']","[None, None]","['2', '7']"
294,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13']","['16', '5', '22']","['14', None]","['2', '7']"
294,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13']","['16', '5', '22']","['14', '17']","['2', '7']"
295,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['6', '15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14']","['16', '5', '22']","[None, '17']","['2', '7']"
295,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14']","['16', '5', '22']","['6', '17']","['2', '7']"
296,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17']","['16', '5', '22']","['6', None]","['2', '7']"
296,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17']","['16', '5', '22']","['6', '15']","['2', '7']"
297,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['24', '8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6']","['16', '5', '22']","[None, '15']","['2', '7']"
297,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6']","['16', '5', '22']","['24', '15']","['2', '7']"
298,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['8', '11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15']","['16', '5', '22']","['24', None]","['2', '7']"
298,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15']","['16', '5', '22']","['24', '8']","['2', '7']"
299,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['11', '9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24']","['16', '5', '22']","[None, '8']","['2', '7']"
299,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24']","['16', '5', '22']","['11', '8']","['2', '7']"
300,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8']","['16', '5', '22']","['11', None]","['2', '7']"
300,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8']","['16', '5', '22']","['11', '9']","['2', '7']"
301,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11']","['16', '5', '22']","[None, '9']","['2', '7']"
301,7 finished I/O → ready queue,io_to_ready,7,IO1,"['20', '12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7']","['16', '5', '22']","[None, '9']","['2', None]"
301,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7']","['16', '5', '22']","['20', '9']","['2', None]"
301,16 dispatched to IO1,dispatch_io,16,IO1,"['12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7']","['5', '22']","['20', '9']","['2', '16']"
302,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['12', '10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9']","['5', '22']","['20', None]","['2', '16']"
302,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9']","['5', '22']","['20', '12']","['2', '16']"
303,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['10', '19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9']","['5', '22', '20']","[None, '12']","['2', '16']"
303,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9']","['5', '22', '20']","['10', '12']","['2', '16']"
304,10 finished all bursts,finished,10,CPU0,"['19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9']","['5', '22', '20']","[None, '12']","['2', '16']"
304,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['19', '21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12']","['5', '22', '20']","[None, None]","['2', '16']"
304,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['21', '25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12']","['5', '22', '20']","['19', None]","['2', '16']"
304,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12']","['5', '22', '20']","['19', '21']","['2', '16']"
305,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['25', '3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21']","['5', '22', '20']","['19', None]","['2', '16']"
305,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21']","['5', '22', '20']","['19', '25']","['2', '16']"
306,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19']","['5', '22', '20']","[None, '25']","['2', '16']"
306,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['3', '23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20']","[None, None]","['2', '16']"
306,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['23', '13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20']","['3', None]","['2', '16']"
306,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20']","['3', '23']","['2', '16']"
308,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20', '3']","[None, '23']","['2', '16']"
308,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['13', '14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20', '3', '23']","[None, None]","['2', '16']"
308,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20', '3', '23']","['13', None]","['2', '16']"
308,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20', '3', '23']","['13', '14']","['2', '16']"
309,14 finished all bursts,finished,14,CPU1,"['17', '6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20', '3', '23']","['13', None]","['2', '16']"
309,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25']","['5', '22', '20', '3', '23']","['13', '17']","['2', '16']"
310,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25', '13']","['5', '22', '20', '3', '23']","[None, '17']","['2', '16']"
310,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['6', '15', '24', '8', '11', '7', '9', '12', '21', '19', '25', '13']","['5', '22', '20', '3', '23', '17']","[None, None]","['2', '16']"
310,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '24', '8', '11', '7', '9', '12', '21', '19', '25', '13']","['5', '22', '20', '3', '23', '17']","['6', None]","['2', '16']"
310,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['24', '8', '11', '7', '9', '12', '21', '19', '25', '13']","['5', '22', '20', '3', '23', '17']","['6', '15']","['2', '16']"
312,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['24', '8', '11', '7', '9', '12', '21', '19', '25', '13', '6']","['5', '22', '20', '3', '23', '17']","[None, '15']","['2', '16']"
312,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['24', '8', '11', '7', '9', '12', '21', '19', '25', '13', '6', '15']","['5', '22', '20', '3', '23', '17']","[None, None]","['2', '16']"
312,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '11', '7', '9', '12', '21', '19', '25', '13', '6', '15']","['5', '22', '20', '3', '23', '17']","['24', None]","['2', '16']"
312,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '7', '9', '12', '21', '19', '25', '13', '6', '15']","['5', '22', '20', '3', '23', '17']","['24', '8']","['2', '16']"
314,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['11', '7', '9', '12', '21', '19', '25', '13', '6', '15', '24']","['5', '22', '20', '3', '23', '17']","[None, '8']","['2', '16']"
314,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['11', '7', '9', '12', '21', '19', '25', '13', '6', '15', '24', '8']","['5', '22', '20', '3', '23', '17']","[None, None]","['2', '16']"
314,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '9', '12', '21', '19', '25', '13', '6', '15', '24', '8']","['5', '22', '20', '3', '23', '17']","['11', None]","['2', '16']"
314,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '12', '21', '19', '25', '13', '6', '15', '24', '8']","['5', '22', '20', '3', '23', '17']","['11', '7']","['2', '16']"
315,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['9', '12', '21', '19', '25', '13', '6', '15', '24', '8', '11']","['5', '22', '20', '3', '23', '17']","[None, '7']","['2', '16']"
315,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '21', '19', '25', '13', '6', '15', '24', '8', '11']","['5', '22', '20', '3', '23', '17']","['9', '7']","['2', '16']"
316,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['12', '21', '19', '25', '13', '6', '15', '24', '8', '11', '7']","['5', '22', '20', '3', '23', '17']","['9', None]","['2', '16']"
316,16 finished I/O → ready queue,io_to_ready,16,IO1,"['12', '21', '19', '25', '13', '6', '15', '24', '8', '11', '7', '16']","['5', '22', '20', '3', '23', '17']","['9', None]","['2', None]"
316,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '19', '25', '13', '6', '15', '24', '8', '11', '7', '16']","['5', '22', '20', '3', '23', '17']","['9', '12']","['2', None]"
316,5 dispatched to IO1,dispatch_io,5,IO1,"['21', '19', '25', '13', '6', '15', '24', '8', '11', '7', '16']","['22', '20', '3', '23', '17']","['9', '12']","['2', '5']"
317,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['21', '19', '25', '13', '6', '15', '24', '8', '11', '7', '16']","['22', '20', '3', '23', '17', '9']","[None, '12']","['2', '5']"
317,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '25', '13', '6', '15', '24', '8', '11', '7', '16']","['22', '20', '3', '23', '17', '9']","['21', '12']","['2', '5']"
318,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['19', '25', '13', '6', '15', '24', '8', '11', '7', '16', '12']","['22', '20', '3', '23', '17', '9']","['21', None]","['2', '5']"
318,2 finished I/O → ready queue,io_to_ready,2,IO0,"['19', '25', '13', '6', '15', '24', '8', '11', '7', '16', '12', '2']","['22', '20', '3', '23', '17', '9']","['21', None]","[None, '5']"
318,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['25', '13', '6', '15', '24', '8', '11', '7', '16', '12', '2']","['22', '20', '3', '23', '17', '9']","['21', '19']","[None, '5']"
318,22 dispatched to IO0,dispatch_io,22,IO0,"['25', '13', '6', '15', '24', '8', '11', '7', '16', '12', '2']","['20', '3', '23', '17', '9']","['21', '19']","['22', '5']"
319,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['25', '13', '6', '15', '24', '8', '11', '7', '16', '12', '2', '21']","['20', '3', '23', '17', '9']","[None, '19']","['22', '5']"
319,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['13', '6', '15', '24', '8', '11', '7', '16', '12', '2', '21']","['20', '3', '23', '17', '9']","['25', '19']","['22', '5']"
320,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '6', '15', '24', '8', '11', '7', '16', '12', '2', '21', '19']","['20', '3', '23', '17', '9']","['25', None]","['22', '5']"
320,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '15', '24', '8', '11', '7', '16', '12', '2', '21', '19']","['20', '3', '23', '17', '9']","['25', '13']","['22', '5']"
321,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['6', '15', '24', '8', '11', '7', '16', '12', '2', '21', '19', '25']","['20', '3', '23', '17', '9']","[None, '13']","['22', '5']"
321,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '24', '8', '11', '7', '16', '12', '2', '21', '19', '25']","['20', '3', '23', '17', '9']","['6', '13']","['22', '5']"
322,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '24', '8', '11', '7', '16', '12', '2', '21', '19', '25', '13']","['20', '3', '23', '17', '9']","['6', None]","['22', '5']"
322,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['24', '8', '11', '7', '16', '12', '2', '21', '19', '25', '13']","['20', '3', '23', '17', '9']","['6', '15']","['22', '5']"
323,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['24', '8', '11', '7', '16', '12', '2', '21', '19', '25', '13', '6']","['20', '3', '23', '17', '9']","[None, '15']","['22', '5']"
323,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '11', '7', '16', '12', '2', '21', '19', '25', '13', '6']","['20', '3', '23', '17', '9']","['24', '15']","['22', '5']"
324,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['8', '11', '7', '16', '12', '2', '21', '19', '25', '13', '6']","['20', '3', '23', '17', '9', '24']","[None, '15']","['22', '5']"
324,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['8', '11', '7', '16', '12', '2', '21', '19', '25', '13', '6', '15']","['20', '3', '23', '17', '9', '24']","[None, None]","['22', '5']"
324,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '7', '16', '12', '2', '21', '19', '25', '13', '6', '15']","['20', '3', '23', '17', '9', '24']","['8', None]","['22', '5']"
324,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '16', '12', '2', '21', '19', '25', '13', '6', '15']","['20', '3', '23', '17', '9', '24']","['8', '11']","['22', '5']"
326,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '16', '12', '2', '21', '19', '25', '13', '6', '15', '8']","['20', '3', '23', '17', '9', '24']","[None, '11']","['22', '5']"
326,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '16', '12', '2', '21', '19', '25', '13', '6', '15', '8', '11']","['20', '3', '23', '17', '9', '24']","[None, None]","['22', '5']"
326,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '12', '2', '21', '19', '25', '13', '6', '15', '8', '11']","['20', '3', '23', '17', '9', '24']","['7', None]","['22', '5']"
326,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['12', '2', '21', '19', '25', '13', '6', '15', '8', '11']","['20', '3', '23', '17', '9', '24']","['7', '16']","['22', '5']"
327,5 finished I/O → ready queue,io_to_ready,5,IO1,"['12', '2', '21', '19', '25', '13', '6', '15', '8', '11', '5']","['20', '3', '23', '17', '9', '24']","['7', '16']","['22', None]"
327,20 dispatched to IO1,dispatch_io,20,IO1,"['12', '2', '21', '19', '25', '13', '6', '15', '8', '11', '5']","['3', '23', '17', '9', '24']","['7', '16']","['22', '20']"
328,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '2', '21', '19', '25', '13', '6', '15', '8', '11', '5', '7']","['3', '23', '17', '9', '24']","[None, '16']","['22', '20']"
328,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['12', '2', '21', '19', '25', '13', '6', '15', '8', '11', '5', '7', '16']","['3', '23', '17', '9', '24']","[None, None]","['22', '20']"
328,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '21', '19', '25', '13', '6', '15', '8', '11', '5', '7', '16']","['3', '23', '17', '9', '24']","['12', None]","['22', '20']"
328,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['21', '19', '25', '13', '6', '15', '8', '11', '5', '7', '16']","['3', '23', '17', '9', '24']","['12', '2']","['22', '20']"
330,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['21', '19', '25', '13', '6', '15', '8', '11', '5', '7', '16', '12']","['3', '23', '17', '9', '24']","[None, '2']","['22', '20']"
330,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['21', '19', '25', '13', '6', '15', '8', '11', '5', '7', '16', '12', '2']","['3', '23', '17', '9', '24']","[None, None]","['22', '20']"
330,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '25', '13', '6', '15', '8', '11', '5', '7', '16', '12', '2']","['3', '23', '17', '9', '24']","['21', None]","['22', '20']"
330,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['25', '13', '6', '15', '8', '11', '5', '7', '16', '12', '2']","['3', '23', '17', '9', '24']","['21', '19']","['22', '20']"
331,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['25', '13', '6', '15', '8', '11', '5', '7', '16', '12', '2', '21']","['3', '23', '17', '9', '24']","[None, '19']","['22', '20']"
331,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['13', '6', '15', '8', '11', '5', '7', '16', '12', '2', '21']","['3', '23', '17', '9', '24']","['25', '19']","['22', '20']"
332,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '6', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19']","['3', '23', '17', '9', '24']","['25', None]","['22', '20']"
332,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19']","['3', '23', '17', '9', '24']","['25', '13']","['22', '20']"
333,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['6', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25']","['3', '23', '17', '9', '24']","[None, '13']","['22', '20']"
333,22 finished I/O → ready queue,io_to_ready,22,IO0,"['6', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22']","['3', '23', '17', '9', '24']","[None, '13']","[None, '20']"
333,20 finished I/O → ready queue,io_to_ready,20,IO1,"['6', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20']","['3', '23', '17', '9', '24']","[None, '13']","[None, None]"
333,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20']","['3', '23', '17', '9', '24']","['6', '13']","[None, None]"
333,3 dispatched to IO0,dispatch_io,3,IO0,"['15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20']","['23', '17', '9', '24']","['6', '13']","['3', None]"
333,23 dispatched to IO1,dispatch_io,23,IO1,"['15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20']","['17', '9', '24']","['6', '13']","['3', '23']"
334,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20', '6']","['17', '9', '24']","[None, '13']","['3', '23']"
334,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13']","['17', '9', '24']","[None, None]","['3', '23']"
334,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13']","['17', '9', '24']","['15', None]","['3', '23']"
334,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13']","['17', '9', '24']","['15', '8']","['3', '23']"
336,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13', '15']","['17', '9', '24']","[None, '8']","['3', '23']"
336,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8']","['17', '9', '24']","[None, None]","['3', '23']"
336,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['5', '7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8']","['17', '9', '24']","['11', None]","['3', '23']"
336,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8']","['17', '9', '24']","['11', '5']","['3', '23']"
338,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8', '11']","['17', '9', '24']","[None, '5']","['3', '23']"
338,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '16', '12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5']","['17', '9', '24']","[None, None]","['3', '23']"
338,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5']","['17', '9', '24']","['7', None]","['3', '23']"
338,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5']","['17', '9', '24']","['7', '16']","['3', '23']"
340,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5', '7']","['17', '9', '24']","[None, '16']","['3', '23']"
340,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['12', '2', '21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16']","['17', '9', '24']","[None, None]","['3', '23']"
340,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16']","['17', '9', '24']","['12', None]","['3', '23']"
340,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16']","['17', '9', '24']","['12', '2']","['3', '23']"
342,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16', '12']","['17', '9', '24']","[None, '2']","['3', '23']"
342,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['21', '19', '25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16', '12', '2']","['17', '9', '24']","[None, None]","['3', '23']"
342,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16', '12', '2']","['17', '9', '24']","['21', None]","['3', '23']"
342,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16', '12', '2']","['17', '9', '24']","['21', '19']","['3', '23']"
344,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16', '12', '2', '21']","['17', '9', '24']","[None, '19']","['3', '23']"
344,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['25', '22', '20', '6', '13', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19']","['17', '9', '24']","[None, None]","['3', '23']"
344,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '20', '6', '13', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19']","['17', '9', '24']","['25', None]","['3', '23']"
344,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['20', '6', '13', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19']","['17', '9', '24']","['25', '22']","['3', '23']"
345,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['20', '6', '13', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25']","['17', '9', '24']","[None, '22']","['3', '23']"
345,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['6', '13', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25']","['17', '9', '24']","['20', '22']","['3', '23']"
346,20 finished all bursts,finished,20,CPU0,"['6', '13', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25']","['17', '9', '24']","[None, '22']","['3', '23']"
346,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['6', '13', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22']","['17', '9', '24']","[None, None]","['3', '23']"
346,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22']","['17', '9', '24']","['6', None]","['3', '23']"
346,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22']","['17', '9', '24']","['6', '13']","['3', '23']"
347,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['15', '8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22']","['17', '9', '24', '13']","['6', None]","['3', '23']"
347,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22']","['17', '9', '24', '13']","['6', '15']","['3', '23']"
348,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '6']","['17', '9', '24', '13']","[None, '15']","['3', '23']"
348,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['8', '11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '6', '15']","['17', '9', '24', '13']","[None, None]","['3', '23']"
348,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '5', '7', '16', '12', '2', '21', '19', '25', '22', '6', '15']","['17', '9', '24', '13']","['8', None]","['3', '23']"
348,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['5', '7', '16', '12', '2', '21', '19', '25', '22', '6', '15']","['17', '9', '24', '13']","['8', '11']","['3', '23']"
350,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['5', '7', '16', '12', '2', '21', '19', '25', '22', '6', '15']","['17', '9', '24', '13', '8']","[None, '11']","['3', '23']"
350,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['5', '7', '16', '12', '2', '21', '19', '25', '22', '6', '15', '11']","['17', '9', '24', '13', '8']","[None, None]","['3', '23']"
350,3 finished I/O → ready queue,io_to_ready,3,IO0,"['5', '7', '16', '12', '2', '21', '19', '25', '22', '6', '15', '11', '3']","['17', '9', '24', '13', '8']","[None, None]","[None, '23']"
350,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '16', '12', '2', '21', '19', '25', '22', '6', '15', '11', '3']","['17', '9', '24', '13', '8']","['5', None]","[None, '23']"
350,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '12', '2', '21', '19', '25', '22', '6', '15', '11', '3']","['17', '9', '24', '13', '8']","['5', '7']","[None, '23']"
350,17 dispatched to IO0,dispatch_io,17,IO0,"['16', '12', '2', '21', '19', '25', '22', '6', '15', '11', '3']","['9', '24', '13', '8']","['5', '7']","['17', '23']"
352,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['16', '12', '2', '21', '19', '25', '22', '6', '15', '11', '3', '5']","['9', '24', '13', '8']","[None, '7']","['17', '23']"
352,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['16', '12', '2', '21', '19', '25', '22', '6', '15', '11', '3', '5', '7']","['9', '24', '13', '8']","[None, None]","['17', '23']"
352,23 finished I/O → ready queue,io_to_ready,23,IO1,"['16', '12', '2', '21', '19', '25', '22', '6', '15', '11', '3', '5', '7', '23']","['9', '24', '13', '8']","[None, None]","['17', None]"
352,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '2', '21', '19', '25', '22', '6', '15', '11', '3', '5', '7', '23']","['9', '24', '13', '8']","['16', None]","['17', None]"
352,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '21', '19', '25', '22', '6', '15', '11', '3', '5', '7', '23']","['9', '24', '13', '8']","['16', '12']","['17', None]"
352,9 dispatched to IO1,dispatch_io,9,IO1,"['2', '21', '19', '25', '22', '6', '15', '11', '3', '5', '7', '23']","['24', '13', '8']","['16', '12']","['17', '9']"
354,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['2', '21', '19', '25', '22', '6', '15', '11', '3', '5', '7', '23', '16']","['24', '13', '8']","[None, '12']","['17', '9']"
354,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '21', '19', '25', '22', '6', '15', '11', '3', '5', '7', '23', '16', '12']","['24', '13', '8']","[None, None]","['17', '9']"
354,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['21', '19', '25', '22', '6', '15', '11', '3', '5', '7', '23', '16', '12']","['24', '13', '8']","['2', None]","['17', '9']"
354,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '25', '22', '6', '15', '11', '3', '5', '7', '23', '16', '12']","['24', '13', '8']","['2', '21']","['17', '9']"
355,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['19', '25', '22', '6', '15', '11', '3', '5', '7', '23', '16', '12', '2']","['24', '13', '8']","[None, '21']","['17', '9']"
355,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['25', '22', '6', '15', '11', '3', '5', '7', '23', '16', '12', '2']","['24', '13', '8']","['19', '21']","['17', '9']"
356,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['25', '22', '6', '15', '11', '3', '5', '7', '23', '16', '12', '2', '21']","['24', '13', '8']","['19', None]","['17', '9']"
356,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['22', '6', '15', '11', '3', '5', '7', '23', '16', '12', '2', '21']","['24', '13', '8']","['19', '25']","['17', '9']"
357,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['22', '6', '15', '11', '3', '5', '7', '23', '16', '12', '2', '21', '19']","['24', '13', '8']","[None, '25']","['17', '9']"
357,9 finished I/O → ready queue,io_to_ready,9,IO1,"['22', '6', '15', '11', '3', '5', '7', '23', '16', '12', '2', '21', '19', '9']","['24', '13', '8']","[None, '25']","['17', None]"
357,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '15', '11', '3', '5', '7', '23', '16', '12', '2', '21', '19', '9']","['24', '13', '8']","['22', '25']","['17', None]"
357,24 dispatched to IO1,dispatch_io,24,IO1,"['6', '15', '11', '3', '5', '7', '23', '16', '12', '2', '21', '19', '9']","['13', '8']","['22', '25']","['17', '24']"
358,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['6', '15', '11', '3', '5', '7', '23', '16', '12', '2', '21', '19', '9', '25']","['13', '8']","['22', None]","['17', '24']"
358,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['15', '11', '3', '5', '7', '23', '16', '12', '2', '21', '19', '9', '25']","['13', '8']","['22', '6']","['17', '24']"
359,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['15', '11', '3', '5', '7', '23', '16', '12', '2', '21', '19', '9', '25', '22']","['13', '8']","[None, '6']","['17', '24']"
359,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '3', '5', '7', '23', '16', '12', '2', '21', '19', '9', '25', '22']","['13', '8']","['15', '6']","['17', '24']"
360,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['11', '3', '5', '7', '23', '16', '12', '2', '21', '19', '9', '25', '22', '6']","['13', '8']","['15', None]","['17', '24']"
360,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['3', '5', '7', '23', '16', '12', '2', '21', '19', '9', '25', '22', '6']","['13', '8']","['15', '11']","['17', '24']"
361,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['3', '5', '7', '23', '16', '12', '2', '21', '19', '9', '25', '22', '6', '15']","['13', '8']","[None, '11']","['17', '24']"
361,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['3', '5', '7', '23', '16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11']","['13', '8']","[None, None]","['17', '24']"
361,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '7', '23', '16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11']","['13', '8']","['3', None]","['17', '24']"
361,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '23', '16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11']","['13', '8']","['3', '5']","['17', '24']"
363,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '23', '16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11', '3']","['13', '8']","[None, '5']","['17', '24']"
363,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['7', '23', '16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5']","['13', '8']","[None, None]","['17', '24']"
363,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5']","['13', '8']","['7', None]","['17', '24']"
363,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5']","['13', '8']","['7', '23']","['17', '24']"
365,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5', '7']","['13', '8']","[None, '23']","['17', '24']"
365,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '12', '2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23']","['13', '8']","[None, None]","['17', '24']"
365,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23']","['13', '8']","['16', None]","['17', '24']"
365,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23']","['13', '8']","['16', '12']","['17', '24']"
367,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23']","['13', '8', '16']","[None, '12']","['17', '24']"
367,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '21', '19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23', '12']","['13', '8', '16']","[None, None]","['17', '24']"
367,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['21', '19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23', '12']","['13', '8', '16']","['2', None]","['17', '24']"
367,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23', '12']","['13', '8', '16']","['2', '21']","['17', '24']"
368,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23', '12']","['13', '8', '16', '21']","['2', None]","['17', '24']"
368,17 finished I/O → ready queue,io_to_ready,17,IO0,"['19', '9', '25', '22', '6', '15', '11', '3', '5', '7', '23', '12', '17']","['13', '8', '16', '21']","['2', None]","[None, '24']"
368,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '25', '22', '6', '15', '11', '3', '5', '7', '23', '12', '17']","['13', '8', '16', '21']","['2', '19']","[None, '24']"
368,13 dispatched to IO0,dispatch_io,13,IO0,"['9', '25', '22', '6', '15', '11', '3', '5', '7', '23', '12', '17']","['8', '16', '21']","['2', '19']","['13', '24']"
369,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['9', '25', '22', '6', '15', '11', '3', '5', '7', '23', '12', '17', '2']","['8', '16', '21']","[None, '19']","['13', '24']"
369,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '22', '6', '15', '11', '3', '5', '7', '23', '12', '17', '2']","['8', '16', '21']","['9', '19']","['13', '24']"
370,9 finished all bursts,finished,9,CPU0,"['25', '22', '6', '15', '11', '3', '5', '7', '23', '12', '17', '2']","['8', '16', '21']","[None, '19']","['13', '24']"
370,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['25', '22', '6', '15', '11', '3', '5', '7', '23', '12', '17', '2', '19']","['8', '16', '21']","[None, None]","['13', '24']"
370,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '6', '15', '11', '3', '5', '7', '23', '12', '17', '2', '19']","['8', '16', '21']","['25', None]","['13', '24']"
370,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['6', '15', '11', '3', '5', '7', '23', '12', '17', '2', '19']","['8', '16', '21']","['25', '22']","['13', '24']"
371,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['6', '15', '11', '3', '5', '7', '23', '12', '17', '2', '19']","['8', '16', '21', '25']","[None, '22']","['13', '24']"
371,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '11', '3', '5', '7', '23', '12', '17', '2', '19']","['8', '16', '21', '25']","['6', '22']","['13', '24']"
372,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '11', '3', '5', '7', '23', '12', '17', '2', '19', '22']","['8', '16', '21', '25']","['6', None]","['13', '24']"
372,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '3', '5', '7', '23', '12', '17', '2', '19', '22']","['8', '16', '21', '25']","['6', '15']","['13', '24']"
373,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['11', '3', '5', '7', '23', '12', '17', '2', '19', '22']","['8', '16', '21', '25', '6']","[None, '15']","['13', '24']"
373,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['3', '5', '7', '23', '12', '17', '2', '19', '22']","['8', '16', '21', '25', '6']","['11', '15']","['13', '24']"
374,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['3', '5', '7', '23', '12', '17', '2', '19', '22', '15']","['8', '16', '21', '25', '6']","['11', None]","['13', '24']"
374,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '7', '23', '12', '17', '2', '19', '22', '15']","['8', '16', '21', '25', '6']","['11', '3']","['13', '24']"
375,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['5', '7', '23', '12', '17', '2', '19', '22', '15', '11']","['8', '16', '21', '25', '6']","[None, '3']","['13', '24']"
375,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '23', '12', '17', '2', '19', '22', '15', '11']","['8', '16', '21', '25', '6']","['5', '3']","['13', '24']"
376,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '23', '12', '17', '2', '19', '22', '15', '11', '3']","['8', '16', '21', '25', '6']","['5', None]","['13', '24']"
376,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '12', '17', '2', '19', '22', '15', '11', '3']","['8', '16', '21', '25', '6']","['5', '7']","['13', '24']"
377,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['23', '12', '17', '2', '19', '22', '15', '11', '3', '5']","['8', '16', '21', '25', '6']","[None, '7']","['13', '24']"
377,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '17', '2', '19', '22', '15', '11', '3', '5']","['8', '16', '21', '25', '6']","['23', '7']","['13', '24']"
378,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['12', '17', '2', '19', '22', '15', '11', '3', '5', '7']","['8', '16', '21', '25', '6']","['23', None]","['13', '24']"
378,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '2', '19', '22', '15', '11', '3', '5', '7']","['8', '16', '21', '25', '6']","['23', '12']","['13', '24']"
379,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['17', '2', '19', '22', '15', '11', '3', '5', '7', '23']","['8', '16', '21', '25', '6']","[None, '12']","['13', '24']"
379,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['2', '19', '22', '15', '11', '3', '5', '7', '23']","['8', '16', '21', '25', '6']","['17', '12']","['13', '24']"
380,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '19', '22', '15', '11', '3', '5', '7', '23', '12']","['8', '16', '21', '25', '6']","['17', None]","['13', '24']"
380,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '22', '15', '11', '3', '5', '7', '23', '12']","['8', '16', '21', '25', '6']","['17', '2']","['13', '24']"
381,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '22', '15', '11', '3', '5', '7', '23', '12', '17']","['8', '16', '21', '25', '6']","[None, '2']","['13', '24']"
381,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['22', '15', '11', '3', '5', '7', '23', '12', '17']","['8', '16', '21', '25', '6']","['19', '2']","['13', '24']"
382,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['22', '15', '11', '3', '5', '7', '23', '12', '17', '2']","['8', '16', '21', '25', '6']","['19', None]","['13', '24']"
382,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['15', '11', '3', '5', '7', '23', '12', '17', '2']","['8', '16', '21', '25', '6']","['19', '22']","['13', '24']"
383,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['15', '11', '3', '5', '7', '23', '12', '17', '2', '19']","['8', '16', '21', '25', '6']","[None, '22']","['13', '24']"
383,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['15', '11', '3', '5', '7', '23', '12', '17', '2', '19', '22']","['8', '16', '21', '25', '6']","[None, None]","['13', '24']"
383,13 finished I/O → ready queue,io_to_ready,13,IO0,"['15', '11', '3', '5', '7', '23', '12', '17', '2', '19', '22', '13']","['8', '16', '21', '25', '6']","[None, None]","[None, '24']"
383,24 finished I/O → ready queue,io_to_ready,24,IO1,"['15', '11', '3', '5', '7', '23', '12', '17', '2', '19', '22', '13', '24']","['8', '16', '21', '25', '6']","[None, None]","[None, None]"
383,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '3', '5', '7', '23', '12', '17', '2', '19', '22', '13', '24']","['8', '16', '21', '25', '6']","['15', None]","[None, None]"
383,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['3', '5', '7', '23', '12', '17', '2', '19', '22', '13', '24']","['8', '16', '21', '25', '6']","['15', '11']","[None, None]"
383,8 dispatched to IO0,dispatch_io,8,IO0,"['3', '5', '7', '23', '12', '17', '2', '19', '22', '13', '24']","['16', '21', '25', '6']","['15', '11']","['8', None]"
383,16 dispatched to IO1,dispatch_io,16,IO1,"['3', '5', '7', '23', '12', '17', '2', '19', '22', '13', '24']","['21', '25', '6']","['15', '11']","['8', '16']"
385,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['3', '5', '7', '23', '12', '17', '2', '19', '22', '13', '24', '15']","['21', '25', '6']","[None, '11']","['8', '16']"
385,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['3', '5', '7', '23', '12', '17', '2', '19', '22', '13', '24', '15']","['21', '25', '6', '11']","[None, None]","['8', '16']"
385,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '7', '23', '12', '17', '2', '19', '22', '13', '24', '15']","['21', '25', '6', '11']","['3', None]","['8', '16']"
385,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '23', '12', '17', '2', '19', '22', '13', '24', '15']","['21', '25', '6', '11']","['3', '5']","['8', '16']"
387,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '23', '12', '17', '2', '19', '22', '13', '24', '15', '3']","['21', '25', '6', '11']","[None, '5']","['8', '16']"
387,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '23', '12', '17', '2', '19', '22', '13', '24', '15', '3', '5']","['21', '25', '6', '11']","[None, None]","['8', '16']"
387,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '12', '17', '2', '19', '22', '13', '24', '15', '3', '5']","['21', '25', '6', '11']","['7', None]","['8', '16']"
387,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '17', '2', '19', '22', '13', '24', '15', '3', '5']","['21', '25', '6', '11']","['7', '23']","['8', '16']"
388,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['12', '17', '2', '19', '22', '13', '24', '15', '3', '5', '7']","['21', '25', '6', '11']","[None, '23']","['8', '16']"
388,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '2', '19', '22', '13', '24', '15', '3', '5', '7']","['21', '25', '6', '11']","['12', '23']","['8', '16']"
389,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['17', '2', '19', '22', '13', '24', '15', '3', '5', '7', '12']","['21', '25', '6', '11']","[None, '23']","['8', '16']"
389,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['17', '2', '19', '22', '13', '24', '15', '3', '5', '7', '12', '23']","['21', '25', '6', '11']","[None, None]","['8', '16']"
389,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['2', '19', '22', '13', '24', '15', '3', '5', '7', '12', '23']","['21', '25', '6', '11']","['17', None]","['8', '16']"
389,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '22', '13', '24', '15', '3', '5', '7', '12', '23']","['21', '25', '6', '11']","['17', '2']","['8', '16']"
390,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['19', '22', '13', '24', '15', '3', '5', '7', '12', '23']","['21', '25', '6', '11', '2']","['17', None]","['8', '16']"
390,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['22', '13', '24', '15', '3', '5', '7', '12', '23']","['21', '25', '6', '11', '2']","['17', '19']","['8', '16']"
391,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['22', '13', '24', '15', '3', '5', '7', '12', '23', '17']","['21', '25', '6', '11', '2']","[None, '19']","['8', '16']"
391,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['13', '24', '15', '3', '5', '7', '12', '23', '17']","['21', '25', '6', '11', '2']","['22', '19']","['8', '16']"
392,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '24', '15', '3', '5', '7', '12', '23', '17', '19']","['21', '25', '6', '11', '2']","['22', None]","['8', '16']"
392,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['24', '15', '3', '5', '7', '12', '23', '17', '19']","['21', '25', '6', '11', '2']","['22', '13']","['8', '16']"
393,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '15', '3', '5', '7', '12', '23', '17', '19', '22']","['21', '25', '6', '11', '2']","[None, '13']","['8', '16']"
393,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['15', '3', '5', '7', '12', '23', '17', '19', '22']","['21', '25', '6', '11', '2']","['24', '13']","['8', '16']"
394,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['15', '3', '5', '7', '12', '23', '17', '19', '22']","['21', '25', '6', '11', '2', '13']","['24', None]","['8', '16']"
394,16 finished I/O → ready queue,io_to_ready,16,IO1,"['15', '3', '5', '7', '12', '23', '17', '19', '22', '16']","['21', '25', '6', '11', '2', '13']","['24', None]","['8', None]"
394,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '5', '7', '12', '23', '17', '19', '22', '16']","['21', '25', '6', '11', '2', '13']","['24', '15']","['8', None]"
394,21 dispatched to IO1,dispatch_io,21,IO1,"['3', '5', '7', '12', '23', '17', '19', '22', '16']","['25', '6', '11', '2', '13']","['24', '15']","['8', '21']"
395,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['3', '5', '7', '12', '23', '17', '19', '22', '16', '24']","['25', '6', '11', '2', '13']","[None, '15']","['8', '21']"
395,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '7', '12', '23', '17', '19', '22', '16', '24']","['25', '6', '11', '2', '13']","['3', '15']","['8', '21']"
396,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '7', '12', '23', '17', '19', '22', '16', '24', '15']","['25', '6', '11', '2', '13']","['3', None]","['8', '21']"
396,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '12', '23', '17', '19', '22', '16', '24', '15']","['25', '6', '11', '2', '13']","['3', '5']","['8', '21']"
397,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '12', '23', '17', '19', '22', '16', '24', '15', '3']","['25', '6', '11', '2', '13']","[None, '5']","['8', '21']"
397,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['7', '12', '23', '17', '19', '22', '16', '24', '15', '3', '5']","['25', '6', '11', '2', '13']","[None, None]","['8', '21']"
397,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '23', '17', '19', '22', '16', '24', '15', '3', '5']","['25', '6', '11', '2', '13']","['7', None]","['8', '21']"
397,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '17', '19', '22', '16', '24', '15', '3', '5']","['25', '6', '11', '2', '13']","['7', '12']","['8', '21']"
399,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['23', '17', '19', '22', '16', '24', '15', '3', '5', '7']","['25', '6', '11', '2', '13']","[None, '12']","['8', '21']"
399,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '17', '19', '22', '16', '24', '15', '3', '5', '7', '12']","['25', '6', '11', '2', '13']","[None, None]","['8', '21']"
399,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['17', '19', '22', '16', '24', '15', '3', '5', '7', '12']","['25', '6', '11', '2', '13']","['23', None]","['8', '21']"
399,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '22', '16', '24', '15', '3', '5', '7', '12']","['25', '6', '11', '2', '13']","['23', '17']","['8', '21']"
401,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['19', '22', '16', '24', '15', '3', '5', '7', '12', '23']","['25', '6', '11', '2', '13']","[None, '17']","['8', '21']"
401,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '22', '16', '24', '15', '3', '5', '7', '12', '23', '17']","['25', '6', '11', '2', '13']","[None, None]","['8', '21']"
401,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['22', '16', '24', '15', '3', '5', '7', '12', '23', '17']","['25', '6', '11', '2', '13']","['19', None]","['8', '21']"
401,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['16', '24', '15', '3', '5', '7', '12', '23', '17']","['25', '6', '11', '2', '13']","['19', '22']","['8', '21']"
403,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['16', '24', '15', '3', '5', '7', '12', '23', '17']","['25', '6', '11', '2', '13', '19']","[None, '22']","['8', '21']"
403,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['16', '24', '15', '3', '5', '7', '12', '23', '17', '22']","['25', '6', '11', '2', '13', '19']","[None, None]","['8', '21']"
403,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '15', '3', '5', '7', '12', '23', '17', '22']","['25', '6', '11', '2', '13', '19']","['16', None]","['8', '21']"
403,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['15', '3', '5', '7', '12', '23', '17', '22']","['25', '6', '11', '2', '13', '19']","['16', '24']","['8', '21']"
405,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['15', '3', '5', '7', '12', '23', '17', '22', '16']","['25', '6', '11', '2', '13', '19']","[None, '24']","['8', '21']"
405,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['15', '3', '5', '7', '12', '23', '17', '22', '16', '24']","['25', '6', '11', '2', '13', '19']","[None, None]","['8', '21']"
405,8 finished I/O → ready queue,io_to_ready,8,IO0,"['15', '3', '5', '7', '12', '23', '17', '22', '16', '24', '8']","['25', '6', '11', '2', '13', '19']","[None, None]","[None, '21']"
405,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '5', '7', '12', '23', '17', '22', '16', '24', '8']","['25', '6', '11', '2', '13', '19']","['15', None]","[None, '21']"
405,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '7', '12', '23', '17', '22', '16', '24', '8']","['25', '6', '11', '2', '13', '19']","['15', '3']","[None, '21']"
405,25 dispatched to IO0,dispatch_io,25,IO0,"['5', '7', '12', '23', '17', '22', '16', '24', '8']","['6', '11', '2', '13', '19']","['15', '3']","['25', '21']"
407,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['5', '7', '12', '23', '17', '22', '16', '24', '8', '15']","['6', '11', '2', '13', '19']","[None, '3']","['25', '21']"
407,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '7', '12', '23', '17', '22', '16', '24', '8', '15', '3']","['6', '11', '2', '13', '19']","[None, None]","['25', '21']"
407,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '12', '23', '17', '22', '16', '24', '8', '15', '3']","['6', '11', '2', '13', '19']","['5', None]","['25', '21']"
407,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '23', '17', '22', '16', '24', '8', '15', '3']","['6', '11', '2', '13', '19']","['5', '7']","['25', '21']"
408,21 finished I/O → ready queue,io_to_ready,21,IO1,"['12', '23', '17', '22', '16', '24', '8', '15', '3', '21']","['6', '11', '2', '13', '19']","['5', '7']","['25', None]"
408,6 dispatched to IO1,dispatch_io,6,IO1,"['12', '23', '17', '22', '16', '24', '8', '15', '3', '21']","['11', '2', '13', '19']","['5', '7']","['25', '6']"
409,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['12', '23', '17', '22', '16', '24', '8', '15', '3', '21', '5']","['11', '2', '13', '19']","[None, '7']","['25', '6']"
409,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['12', '23', '17', '22', '16', '24', '8', '15', '3', '21', '5', '7']","['11', '2', '13', '19']","[None, None]","['25', '6']"
409,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['23', '17', '22', '16', '24', '8', '15', '3', '21', '5', '7']","['11', '2', '13', '19']","['12', None]","['25', '6']"
409,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['17', '22', '16', '24', '8', '15', '3', '21', '5', '7']","['11', '2', '13', '19']","['12', '23']","['25', '6']"
411,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['17', '22', '16', '24', '8', '15', '3', '21', '5', '7', '12']","['11', '2', '13', '19']","[None, '23']","['25', '6']"
411,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['17', '22', '16', '24', '8', '15', '3', '21', '5', '7', '12', '23']","['11', '2', '13', '19']","[None, None]","['25', '6']"
411,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['22', '16', '24', '8', '15', '3', '21', '5', '7', '12', '23']","['11', '2', '13', '19']","['17', None]","['25', '6']"
411,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['16', '24', '8', '15', '3', '21', '5', '7', '12', '23']","['11', '2', '13', '19']","['17', '22']","['25', '6']"
413,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['16', '24', '8', '15', '3', '21', '5', '7', '12', '23', '17']","['11', '2', '13', '19']","[None, '22']","['25', '6']"
413,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['16', '24', '8', '15', '3', '21', '5', '7', '12', '23', '17', '22']","['11', '2', '13', '19']","[None, None]","['25', '6']"
413,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '8', '15', '3', '21', '5', '7', '12', '23', '17', '22']","['11', '2', '13', '19']","['16', None]","['25', '6']"
413,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['8', '15', '3', '21', '5', '7', '12', '23', '17', '22']","['11', '2', '13', '19']","['16', '24']","['25', '6']"
415,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '15', '3', '21', '5', '7', '12', '23', '17', '22', '16']","['11', '2', '13', '19']","[None, '24']","['25', '6']"
415,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['8', '15', '3', '21', '5', '7', '12', '23', '17', '22', '16', '24']","['11', '2', '13', '19']","[None, None]","['25', '6']"
415,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '21', '5', '7', '12', '23', '17', '22', '16', '24']","['11', '2', '13', '19']","['8', None]","['25', '6']"
415,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '21', '5', '7', '12', '23', '17', '22', '16', '24']","['11', '2', '13', '19']","['8', '15']","['25', '6']"
416,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['3', '21', '5', '7', '12', '23', '17', '22', '16', '24', '8']","['11', '2', '13', '19']","[None, '15']","['25', '6']"
416,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['21', '5', '7', '12', '23', '17', '22', '16', '24', '8']","['11', '2', '13', '19']","['3', '15']","['25', '6']"
417,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['21', '5', '7', '12', '23', '17', '22', '16', '24', '8', '3']","['11', '2', '13', '19']","[None, '15']","['25', '6']"
417,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '5', '7', '12', '23', '17', '22', '16', '24', '8', '3', '15']","['11', '2', '13', '19']","[None, None]","['25', '6']"
417,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '7', '12', '23', '17', '22', '16', '24', '8', '3', '15']","['11', '2', '13', '19']","['21', None]","['25', '6']"
417,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '12', '23', '17', '22', '16', '24', '8', '3', '15']","['11', '2', '13', '19']","['21', '5']","['25', '6']"
419,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['7', '12', '23', '17', '22', '16', '24', '8', '3', '15', '21']","['11', '2', '13', '19']","[None, '5']","['25', '6']"
419,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '12', '23', '17', '22', '16', '24', '8', '3', '15', '21', '5']","['11', '2', '13', '19']","[None, None]","['25', '6']"
419,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '23', '17', '22', '16', '24', '8', '3', '15', '21', '5']","['11', '2', '13', '19']","['7', None]","['25', '6']"
419,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '17', '22', '16', '24', '8', '3', '15', '21', '5']","['11', '2', '13', '19']","['7', '12']","['25', '6']"
421,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['23', '17', '22', '16', '24', '8', '3', '15', '21', '5', '7']","['11', '2', '13', '19']","[None, '12']","['25', '6']"
421,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '17', '22', '16', '24', '8', '3', '15', '21', '5', '7', '12']","['11', '2', '13', '19']","[None, None]","['25', '6']"
421,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['17', '22', '16', '24', '8', '3', '15', '21', '5', '7', '12']","['11', '2', '13', '19']","['23', None]","['25', '6']"
421,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '16', '24', '8', '3', '15', '21', '5', '7', '12']","['11', '2', '13', '19']","['23', '17']","['25', '6']"
422,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['22', '16', '24', '8', '3', '15', '21', '5', '7', '12', '23']","['11', '2', '13', '19']","[None, '17']","['25', '6']"
422,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '24', '8', '3', '15', '21', '5', '7', '12', '23']","['11', '2', '13', '19']","['22', '17']","['25', '6']"
423,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['16', '24', '8', '3', '15', '21', '5', '7', '12', '23', '17']","['11', '2', '13', '19']","['22', None]","['25', '6']"
423,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '8', '3', '15', '21', '5', '7', '12', '23', '17']","['11', '2', '13', '19']","['22', '16']","['25', '6']"
424,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['24', '8', '3', '15', '21', '5', '7', '12', '23', '17', '22']","['11', '2', '13', '19']","[None, '16']","['25', '6']"
424,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '3', '15', '21', '5', '7', '12', '23', '17', '22']","['11', '2', '13', '19']","['24', '16']","['25', '6']"
425,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['8', '3', '15', '21', '5', '7', '12', '23', '17', '22', '16']","['11', '2', '13', '19']","['24', None]","['25', '6']"
425,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '15', '21', '5', '7', '12', '23', '17', '22', '16']","['11', '2', '13', '19']","['24', '8']","['25', '6']"
426,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['3', '15', '21', '5', '7', '12', '23', '17', '22', '16', '24']","['11', '2', '13', '19']","[None, '8']","['25', '6']"
426,25 finished I/O → ready queue,io_to_ready,25,IO0,"['3', '15', '21', '5', '7', '12', '23', '17', '22', '16', '24', '25']","['11', '2', '13', '19']","[None, '8']","[None, '6']"
426,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['15', '21', '5', '7', '12', '23', '17', '22', '16', '24', '25']","['11', '2', '13', '19']","['3', '8']","[None, '6']"
426,11 dispatched to IO0,dispatch_io,11,IO0,"['15', '21', '5', '7', '12', '23', '17', '22', '16', '24', '25']","['2', '13', '19']","['3', '8']","['11', '6']"
427,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['15', '21', '5', '7', '12', '23', '17', '22', '16', '24', '25', '8']","['2', '13', '19']","['3', None]","['11', '6']"
427,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['21', '5', '7', '12', '23', '17', '22', '16', '24', '25', '8']","['2', '13', '19']","['3', '15']","['11', '6']"
428,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['21', '5', '7', '12', '23', '17', '22', '16', '24', '25', '8', '3']","['2', '13', '19']","[None, '15']","['11', '6']"
428,6 finished I/O → ready queue,io_to_ready,6,IO1,"['21', '5', '7', '12', '23', '17', '22', '16', '24', '25', '8', '3', '6']","['2', '13', '19']","[None, '15']","['11', None]"
428,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '7', '12', '23', '17', '22', '16', '24', '25', '8', '3', '6']","['2', '13', '19']","['21', '15']","['11', None]"
428,2 dispatched to IO1,dispatch_io,2,IO1,"['5', '7', '12', '23', '17', '22', '16', '24', '25', '8', '3', '6']","['13', '19']","['21', '15']","['11', '2']"
429,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '7', '12', '23', '17', '22', '16', '24', '25', '8', '3', '6', '15']","['13', '19']","['21', None]","['11', '2']"
429,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '12', '23', '17', '22', '16', '24', '25', '8', '3', '6', '15']","['13', '19']","['21', '5']","['11', '2']"
430,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['7', '12', '23', '17', '22', '16', '24', '25', '8', '3', '6', '15', '21']","['13', '19']","[None, '5']","['11', '2']"
430,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '23', '17', '22', '16', '24', '25', '8', '3', '6', '15', '21']","['13', '19']","['7', '5']","['11', '2']"
431,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['12', '23', '17', '22', '16', '24', '25', '8', '3', '6', '15', '21', '5']","['13', '19']","['7', None]","['11', '2']"
431,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '17', '22', '16', '24', '25', '8', '3', '6', '15', '21', '5']","['13', '19']","['7', '12']","['11', '2']"
432,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['23', '17', '22', '16', '24', '25', '8', '3', '6', '15', '21', '5', '7']","['13', '19']","[None, '12']","['11', '2']"
432,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['23', '17', '22', '16', '24', '25', '8', '3', '6', '15', '21', '5', '7']","['13', '19', '12']","[None, None]","['11', '2']"
432,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['17', '22', '16', '24', '25', '8', '3', '6', '15', '21', '5', '7']","['13', '19', '12']","['23', None]","['11', '2']"
432,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '16', '24', '25', '8', '3', '6', '15', '21', '5', '7']","['13', '19', '12']","['23', '17']","['11', '2']"
433,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['22', '16', '24', '25', '8', '3', '6', '15', '21', '5', '7']","['13', '19', '12', '17']","['23', None]","['11', '2']"
433,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['16', '24', '25', '8', '3', '6', '15', '21', '5', '7']","['13', '19', '12', '17']","['23', '22']","['11', '2']"
434,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['16', '24', '25', '8', '3', '6', '15', '21', '5', '7', '23']","['13', '19', '12', '17']","[None, '22']","['11', '2']"
434,22 finished all bursts,finished,22,CPU1,"['16', '24', '25', '8', '3', '6', '15', '21', '5', '7', '23']","['13', '19', '12', '17']","[None, None]","['11', '2']"
434,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '25', '8', '3', '6', '15', '21', '5', '7', '23']","['13', '19', '12', '17']","['16', None]","['11', '2']"
434,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '8', '3', '6', '15', '21', '5', '7', '23']","['13', '19', '12', '17']","['16', '24']","['11', '2']"
435,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['25', '8', '3', '6', '15', '21', '5', '7', '23', '16']","['13', '19', '12', '17']","[None, '24']","['11', '2']"
435,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['8', '3', '6', '15', '21', '5', '7', '23', '16']","['13', '19', '12', '17']","['25', '24']","['11', '2']"
436,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['8', '3', '6', '15', '21', '5', '7', '23', '16']","['13', '19', '12', '17', '25']","[None, '24']","['11', '2']"
436,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['8', '3', '6', '15', '21', '5', '7', '23', '16', '24']","['13', '19', '12', '17', '25']","[None, None]","['11', '2']"
436,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '6', '15', '21', '5', '7', '23', '16', '24']","['13', '19', '12', '17', '25']","['8', None]","['11', '2']"
436,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['6', '15', '21', '5', '7', '23', '16', '24']","['13', '19', '12', '17', '25']","['8', '3']","['11', '2']"
438,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '15', '21', '5', '7', '23', '16', '24', '8']","['13', '19', '12', '17', '25']","[None, '3']","['11', '2']"
438,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '15', '21', '5', '7', '23', '16', '24', '8', '3']","['13', '19', '12', '17', '25']","[None, None]","['11', '2']"
438,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '21', '5', '7', '23', '16', '24', '8', '3']","['13', '19', '12', '17', '25']","['6', None]","['11', '2']"
438,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['21', '5', '7', '23', '16', '24', '8', '3']","['13', '19', '12', '17', '25']","['6', '15']","['11', '2']"
439,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['21', '5', '7', '23', '16', '24', '8', '3', '15']","['13', '19', '12', '17', '25']","['6', None]","['11', '2']"
439,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '7', '23', '16', '24', '8', '3', '15']","['13', '19', '12', '17', '25']","['6', '21']","['11', '2']"
440,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '7', '23', '16', '24', '8', '3', '15', '6']","['13', '19', '12', '17', '25']","[None, '21']","['11', '2']"
440,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '23', '16', '24', '8', '3', '15', '6']","['13', '19', '12', '17', '25']","['5', '21']","['11', '2']"
441,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['7', '23', '16', '24', '8', '3', '15', '6', '21']","['13', '19', '12', '17', '25']","['5', None]","['11', '2']"
441,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '16', '24', '8', '3', '15', '6', '21']","['13', '19', '12', '17', '25']","['5', '7']","['11', '2']"
442,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['23', '16', '24', '8', '3', '15', '6', '21', '5']","['13', '19', '12', '17', '25']","[None, '7']","['11', '2']"
442,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['16', '24', '8', '3', '15', '6', '21', '5']","['13', '19', '12', '17', '25']","['23', '7']","['11', '2']"
443,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['16', '24', '8', '3', '15', '6', '21', '5', '7']","['13', '19', '12', '17', '25']","['23', None]","['11', '2']"
443,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '8', '3', '15', '6', '21', '5', '7']","['13', '19', '12', '17', '25']","['23', '16']","['11', '2']"
444,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['24', '8', '3', '15', '6', '21', '5', '7', '23']","['13', '19', '12', '17', '25']","[None, '16']","['11', '2']"
444,16 finished all bursts,finished,16,CPU1,"['24', '8', '3', '15', '6', '21', '5', '7', '23']","['13', '19', '12', '17', '25']","[None, None]","['11', '2']"
444,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '3', '15', '6', '21', '5', '7', '23']","['13', '19', '12', '17', '25']","['24', None]","['11', '2']"
444,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '15', '6', '21', '5', '7', '23']","['13', '19', '12', '17', '25']","['24', '8']","['11', '2']"
445,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['3', '15', '6', '21', '5', '7', '23']","['13', '19', '12', '17', '25', '8']","['24', None]","['11', '2']"
445,11 finished I/O → ready queue,io_to_ready,11,IO0,"['3', '15', '6', '21', '5', '7', '23', '11']","['13', '19', '12', '17', '25', '8']","['24', None]","[None, '2']"
445,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['15', '6', '21', '5', '7', '23', '11']","['13', '19', '12', '17', '25', '8']","['24', '3']","[None, '2']"
445,13 dispatched to IO0,dispatch_io,13,IO0,"['15', '6', '21', '5', '7', '23', '11']","['19', '12', '17', '25', '8']","['24', '3']","['13', '2']"
446,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['15', '6', '21', '5', '7', '23', '11']","['19', '12', '17', '25', '8', '24']","[None, '3']","['13', '2']"
446,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['6', '21', '5', '7', '23', '11']","['19', '12', '17', '25', '8', '24']","['15', '3']","['13', '2']"
447,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '21', '5', '7', '23', '11', '3']","['19', '12', '17', '25', '8', '24']","['15', None]","['13', '2']"
447,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '5', '7', '23', '11', '3']","['19', '12', '17', '25', '8', '24']","['15', '6']","['13', '2']"
448,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '5', '7', '23', '11', '3', '15']","['19', '12', '17', '25', '8', '24']","[None, '6']","['13', '2']"
448,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '7', '23', '11', '3', '15']","['19', '12', '17', '25', '8', '24']","['21', '6']","['13', '2']"
449,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '7', '23', '11', '3', '15', '6']","['19', '12', '17', '25', '8', '24']","['21', None]","['13', '2']"
449,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '23', '11', '3', '15', '6']","['19', '12', '17', '25', '8', '24']","['21', '5']","['13', '2']"
450,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['7', '23', '11', '3', '15', '6', '21']","['19', '12', '17', '25', '8', '24']","[None, '5']","['13', '2']"
450,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['7', '23', '11', '3', '15', '6', '21', '5']","['19', '12', '17', '25', '8', '24']","[None, None]","['13', '2']"
450,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '11', '3', '15', '6', '21', '5']","['19', '12', '17', '25', '8', '24']","['7', None]","['13', '2']"
450,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '3', '15', '6', '21', '5']","['19', '12', '17', '25', '8', '24']","['7', '23']","['13', '2']"
452,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['11', '3', '15', '6', '21', '5', '7']","['19', '12', '17', '25', '8', '24']","[None, '23']","['13', '2']"
452,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['11', '3', '15', '6', '21', '5', '7', '23']","['19', '12', '17', '25', '8', '24']","[None, None]","['13', '2']"
452,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['3', '15', '6', '21', '5', '7', '23']","['19', '12', '17', '25', '8', '24']","['11', None]","['13', '2']"
452,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['15', '6', '21', '5', '7', '23']","['19', '12', '17', '25', '8', '24']","['11', '3']","['13', '2']"
453,11 finished all bursts,finished,11,CPU0,"['15', '6', '21', '5', '7', '23']","['19', '12', '17', '25', '8', '24']","[None, '3']","['13', '2']"
453,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['6', '21', '5', '7', '23']","['19', '12', '17', '25', '8', '24']","['15', '3']","['13', '2']"
454,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['6', '21', '5', '7', '23']","['19', '12', '17', '25', '8', '24', '3']","['15', None]","['13', '2']"
454,2 finished I/O → ready queue,io_to_ready,2,IO1,"['6', '21', '5', '7', '23', '2']","['19', '12', '17', '25', '8', '24', '3']","['15', None]","['13', None]"
454,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '5', '7', '23', '2']","['19', '12', '17', '25', '8', '24', '3']","['15', '6']","['13', None]"
454,19 dispatched to IO1,dispatch_io,19,IO1,"['21', '5', '7', '23', '2']","['12', '17', '25', '8', '24', '3']","['15', '6']","['13', '19']"
455,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '5', '7', '23', '2', '15']","['12', '17', '25', '8', '24', '3']","[None, '6']","['13', '19']"
455,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '7', '23', '2', '15']","['12', '17', '25', '8', '24', '3']","['21', '6']","['13', '19']"
456,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['5', '7', '23', '2', '15']","['12', '17', '25', '8', '24', '3', '21']","[None, '6']","['13', '19']"
456,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '7', '23', '2', '15', '6']","['12', '17', '25', '8', '24', '3', '21']","[None, None]","['13', '19']"
456,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '23', '2', '15', '6']","['12', '17', '25', '8', '24', '3', '21']","['5', None]","['13', '19']"
456,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '2', '15', '6']","['12', '17', '25', '8', '24', '3', '21']","['5', '7']","['13', '19']"
457,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['23', '2', '15', '6', '7']","['12', '17', '25', '8', '24', '3', '21']","['5', None]","['13', '19']"
457,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['2', '15', '6', '7']","['12', '17', '25', '8', '24', '3', '21']","['5', '23']","['13', '19']"
458,5 finished all bursts,finished,5,CPU0,"['2', '15', '6', '7']","['12', '17', '25', '8', '24', '3', '21']","[None, '23']","['13', '19']"
458,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '6', '7']","['12', '17', '25', '8', '24', '3', '21']","['2', '23']","['13', '19']"
459,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['15', '6', '7', '23']","['12', '17', '25', '8', '24', '3', '21']","['2', None]","['13', '19']"
459,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '7', '23']","['12', '17', '25', '8', '24', '3', '21']","['2', '15']","['13', '19']"
460,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '7', '23', '2']","['12', '17', '25', '8', '24', '3', '21']","[None, '15']","['13', '19']"
460,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '23', '2']","['12', '17', '25', '8', '24', '3', '21']","['6', '15']","['13', '19']"
461,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['7', '23', '2', '15']","['12', '17', '25', '8', '24', '3', '21']","['6', None]","['13', '19']"
461,13 finished I/O → ready queue,io_to_ready,13,IO0,"['7', '23', '2', '15', '13']","['12', '17', '25', '8', '24', '3', '21']","['6', None]","[None, '19']"
461,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '2', '15', '13']","['12', '17', '25', '8', '24', '3', '21']","['6', '7']","[None, '19']"
461,12 dispatched to IO0,dispatch_io,12,IO0,"['23', '2', '15', '13']","['17', '25', '8', '24', '3', '21']","['6', '7']","['12', '19']"
462,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['23', '2', '15', '13', '6']","['17', '25', '8', '24', '3', '21']","[None, '7']","['12', '19']"
462,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '15', '13', '6']","['17', '25', '8', '24', '3', '21']","['23', '7']","['12', '19']"
463,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '15', '13', '6', '7']","['17', '25', '8', '24', '3', '21']","['23', None]","['12', '19']"
463,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '13', '6', '7']","['17', '25', '8', '24', '3', '21']","['23', '2']","['12', '19']"
464,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '13', '6', '7', '23']","['17', '25', '8', '24', '3', '21']","[None, '2']","['12', '19']"
464,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '6', '7', '23']","['17', '25', '8', '24', '3', '21']","['15', '2']","['12', '19']"
465,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '6', '7', '23', '2']","['17', '25', '8', '24', '3', '21']","['15', None]","['12', '19']"
465,19 finished I/O → ready queue,io_to_ready,19,IO1,"['13', '6', '7', '23', '2', '19']","['17', '25', '8', '24', '3', '21']","['15', None]","['12', None]"
465,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '7', '23', '2', '19']","['17', '25', '8', '24', '3', '21']","['15', '13']","['12', None]"
465,17 dispatched to IO1,dispatch_io,17,IO1,"['6', '7', '23', '2', '19']","['25', '8', '24', '3', '21']","['15', '13']","['12', '17']"
466,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['6', '7', '23', '2', '19', '15']","['25', '8', '24', '3', '21']","[None, '13']","['12', '17']"
466,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '23', '2', '19', '15']","['25', '8', '24', '3', '21']","['6', '13']","['12', '17']"
467,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['7', '23', '2', '19', '15', '6']","['25', '8', '24', '3', '21']","[None, '13']","['12', '17']"
467,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['7', '23', '2', '19', '15', '6', '13']","['25', '8', '24', '3', '21']","[None, None]","['12', '17']"
467,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '2', '19', '15', '6', '13']","['25', '8', '24', '3', '21']","['7', None]","['12', '17']"
467,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['2', '19', '15', '6', '13']","['25', '8', '24', '3', '21']","['7', '23']","['12', '17']"
469,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['2', '19', '15', '6', '13', '7']","['25', '8', '24', '3', '21']","[None, '23']","['12', '17']"
469,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['2', '19', '15', '6', '13', '7', '23']","['25', '8', '24', '3', '21']","[None, None]","['12', '17']"
469,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '15', '6', '13', '7', '23']","['25', '8', '24', '3', '21']","['2', None]","['12', '17']"
469,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '6', '13', '7', '23']","['25', '8', '24', '3', '21']","['2', '19']","['12', '17']"
471,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['15', '6', '13', '7', '23', '2']","['25', '8', '24', '3', '21']","[None, '19']","['12', '17']"
471,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['15', '6', '13', '7', '23', '2', '19']","['25', '8', '24', '3', '21']","[None, None]","['12', '17']"
471,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['6', '13', '7', '23', '2', '19']","['25', '8', '24', '3', '21']","['15', None]","['12', '17']"
471,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '7', '23', '2', '19']","['25', '8', '24', '3', '21']","['15', '6']","['12', '17']"
472,12 finished I/O → ready queue,io_to_ready,12,IO0,"['13', '7', '23', '2', '19', '12']","['25', '8', '24', '3', '21']","['15', '6']","[None, '17']"
472,25 dispatched to IO0,dispatch_io,25,IO0,"['13', '7', '23', '2', '19', '12']","['8', '24', '3', '21']","['15', '6']","['25', '17']"
473,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '7', '23', '2', '19', '12', '15']","['8', '24', '3', '21']","[None, '6']","['25', '17']"
473,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '7', '23', '2', '19', '12', '15', '6']","['8', '24', '3', '21']","[None, None]","['25', '17']"
473,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '23', '2', '19', '12', '15', '6']","['8', '24', '3', '21']","['13', None]","['25', '17']"
473,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '2', '19', '12', '15', '6']","['8', '24', '3', '21']","['13', '7']","['25', '17']"
475,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['23', '2', '19', '12', '15', '6', '13']","['8', '24', '3', '21']","[None, '7']","['25', '17']"
475,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '2', '19', '12', '15', '6', '13', '7']","['8', '24', '3', '21']","[None, None]","['25', '17']"
475,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '19', '12', '15', '6', '13', '7']","['8', '24', '3', '21']","['23', None]","['25', '17']"
475,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '12', '15', '6', '13', '7']","['8', '24', '3', '21']","['23', '2']","['25', '17']"
477,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['19', '12', '15', '6', '13', '7', '23']","['8', '24', '3', '21']","[None, '2']","['25', '17']"
477,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '12', '15', '6', '13', '7', '23', '2']","['8', '24', '3', '21']","[None, None]","['25', '17']"
477,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '15', '6', '13', '7', '23', '2']","['8', '24', '3', '21']","['19', None]","['25', '17']"
477,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '6', '13', '7', '23', '2']","['8', '24', '3', '21']","['19', '12']","['25', '17']"
479,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['15', '6', '13', '7', '23', '2', '19']","['8', '24', '3', '21']","[None, '12']","['25', '17']"
479,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '6', '13', '7', '23', '2', '19', '12']","['8', '24', '3', '21']","[None, None]","['25', '17']"
479,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['6', '13', '7', '23', '2', '19', '12']","['8', '24', '3', '21']","['15', None]","['25', '17']"
479,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '7', '23', '2', '19', '12']","['8', '24', '3', '21']","['15', '6']","['25', '17']"
481,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '7', '23', '2', '19', '12', '15']","['8', '24', '3', '21']","[None, '6']","['25', '17']"
481,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '7', '23', '2', '19', '12', '15', '6']","['8', '24', '3', '21']","[None, None]","['25', '17']"
481,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '23', '2', '19', '12', '15', '6']","['8', '24', '3', '21']","['13', None]","['25', '17']"
481,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '2', '19', '12', '15', '6']","['8', '24', '3', '21']","['13', '7']","['25', '17']"
483,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['23', '2', '19', '12', '15', '6', '13']","['8', '24', '3', '21']","[None, '7']","['25', '17']"
483,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '2', '19', '12', '15', '6', '13', '7']","['8', '24', '3', '21']","[None, None]","['25', '17']"
483,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '19', '12', '15', '6', '13', '7']","['8', '24', '3', '21']","['23', None]","['25', '17']"
483,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '12', '15', '6', '13', '7']","['8', '24', '3', '21']","['23', '2']","['25', '17']"
485,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['19', '12', '15', '6', '13', '7', '23']","['8', '24', '3', '21']","[None, '2']","['25', '17']"
485,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '12', '15', '6', '13', '7', '23', '2']","['8', '24', '3', '21']","[None, None]","['25', '17']"
485,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '15', '6', '13', '7', '23', '2']","['8', '24', '3', '21']","['19', None]","['25', '17']"
485,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '6', '13', '7', '23', '2']","['8', '24', '3', '21']","['19', '12']","['25', '17']"
487,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['15', '6', '13', '7', '23', '2', '19']","['8', '24', '3', '21']","[None, '12']","['25', '17']"
487,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '6', '13', '7', '23', '2', '19', '12']","['8', '24', '3', '21']","[None, None]","['25', '17']"
487,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['6', '13', '7', '23', '2', '19', '12']","['8', '24', '3', '21']","['15', None]","['25', '17']"
487,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '7', '23', '2', '19', '12']","['8', '24', '3', '21']","['15', '6']","['25', '17']"
488,17 finished I/O → ready queue,io_to_ready,17,IO1,"['13', '7', '23', '2', '19', '12', '17']","['8', '24', '3', '21']","['15', '6']","['25', None]"
488,8 dispatched to IO1,dispatch_io,8,IO1,"['13', '7', '23', '2', '19', '12', '17']","['24', '3', '21']","['15', '6']","['25', '8']"
489,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '7', '23', '2', '19', '12', '17', '15']","['24', '3', '21']","[None, '6']","['25', '8']"
489,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '7', '23', '2', '19', '12', '17', '15', '6']","['24', '3', '21']","[None, None]","['25', '8']"
489,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '23', '2', '19', '12', '17', '15', '6']","['24', '3', '21']","['13', None]","['25', '8']"
489,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '2', '19', '12', '17', '15', '6']","['24', '3', '21']","['13', '7']","['25', '8']"
491,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['23', '2', '19', '12', '17', '15', '6', '13']","['24', '3', '21']","[None, '7']","['25', '8']"
491,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '2', '19', '12', '17', '15', '6', '13', '7']","['24', '3', '21']","[None, None]","['25', '8']"
491,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '19', '12', '17', '15', '6', '13', '7']","['24', '3', '21']","['23', None]","['25', '8']"
491,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '12', '17', '15', '6', '13', '7']","['24', '3', '21']","['23', '2']","['25', '8']"
492,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['19', '12', '17', '15', '6', '13', '7']","['24', '3', '21', '23']","[None, '2']","['25', '8']"
492,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '17', '15', '6', '13', '7']","['24', '3', '21', '23']","['19', '2']","['25', '8']"
493,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['12', '17', '15', '6', '13', '7']","['24', '3', '21', '23', '2']","['19', None]","['25', '8']"
493,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '15', '6', '13', '7']","['24', '3', '21', '23', '2']","['19', '12']","['25', '8']"
494,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '15', '6', '13', '7', '19']","['24', '3', '21', '23', '2']","[None, '12']","['25', '8']"
494,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '6', '13', '7', '19']","['24', '3', '21', '23', '2']","['17', '12']","['25', '8']"
495,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '6', '13', '7', '19', '12']","['24', '3', '21', '23', '2']","['17', None]","['25', '8']"
495,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '13', '7', '19', '12']","['24', '3', '21', '23', '2']","['17', '15']","['25', '8']"
496,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '13', '7', '19', '12', '17']","['24', '3', '21', '23', '2']","[None, '15']","['25', '8']"
496,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '7', '19', '12', '17']","['24', '3', '21', '23', '2']","['6', '15']","['25', '8']"
497,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '7', '19', '12', '17', '15']","['24', '3', '21', '23', '2']","['6', None]","['25', '8']"
497,25 finished I/O → ready queue,io_to_ready,25,IO0,"['13', '7', '19', '12', '17', '15', '25']","['24', '3', '21', '23', '2']","['6', None]","[None, '8']"
497,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '19', '12', '17', '15', '25']","['24', '3', '21', '23', '2']","['6', '13']","[None, '8']"
497,24 dispatched to IO0,dispatch_io,24,IO0,"['7', '19', '12', '17', '15', '25']","['3', '21', '23', '2']","['6', '13']","['24', '8']"
498,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['7', '19', '12', '17', '15', '25', '6']","['3', '21', '23', '2']","[None, '13']","['24', '8']"
498,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['19', '12', '17', '15', '25', '6']","['3', '21', '23', '2']","['7', '13']","['24', '8']"
499,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '12', '17', '15', '25', '6', '13']","['3', '21', '23', '2']","['7', None]","['24', '8']"
499,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['12', '17', '15', '25', '6', '13']","['3', '21', '23', '2']","['7', '19']","['24', '8']"
500,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['12', '17', '15', '25', '6', '13']","['3', '21', '23', '2', '7']","[None, '19']","['24', '8']"
500,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '15', '25', '6', '13']","['3', '21', '23', '2', '7']","['12', '19']","['24', '8']"
501,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '15', '25', '6', '13', '19']","['3', '21', '23', '2', '7']","['12', None]","['24', '8']"
501,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '25', '6', '13', '19']","['3', '21', '23', '2', '7']","['12', '17']","['24', '8']"
502,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '25', '6', '13', '19', '12']","['3', '21', '23', '2', '7']","[None, '17']","['24', '8']"
502,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '6', '13', '19', '12']","['3', '21', '23', '2', '7']","['15', '17']","['24', '8']"
503,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '6', '13', '19', '12', '17']","['3', '21', '23', '2', '7']","['15', None]","['24', '8']"
503,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '13', '19', '12', '17']","['3', '21', '23', '2', '7']","['15', '25']","['24', '8']"
504,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['6', '13', '19', '12', '17', '15']","['3', '21', '23', '2', '7']","[None, '25']","['24', '8']"
504,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '19', '12', '17', '15']","['3', '21', '23', '2', '7']","['6', '25']","['24', '8']"
505,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['13', '19', '12', '17', '15']","['3', '21', '23', '2', '7', '25']","['6', None]","['24', '8']"
505,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '12', '17', '15']","['3', '21', '23', '2', '7', '25']","['6', '13']","['24', '8']"
506,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '12', '17', '15', '6']","['3', '21', '23', '2', '7', '25']","[None, '13']","['24', '8']"
506,13 finished all bursts,finished,13,CPU1,"['19', '12', '17', '15', '6']","['3', '21', '23', '2', '7', '25']","[None, None]","['24', '8']"
506,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '17', '15', '6']","['3', '21', '23', '2', '7', '25']","['19', None]","['24', '8']"
506,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '15', '6']","['3', '21', '23', '2', '7', '25']","['19', '12']","['24', '8']"
507,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['17', '15', '6']","['3', '21', '23', '2', '7', '25', '12']","['19', None]","['24', '8']"
507,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '6']","['3', '21', '23', '2', '7', '25', '12']","['19', '17']","['24', '8']"
508,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['15', '6']","['3', '21', '23', '2', '7', '25', '12', '19']","[None, '17']","['24', '8']"
508,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['6'],"['3', '21', '23', '2', '7', '25', '12', '19']","['15', '17']","['24', '8']"
509,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['6', '17']","['3', '21', '23', '2', '7', '25', '12', '19']","['15', None]","['24', '8']"
509,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['17'],"['3', '21', '23', '2', '7', '25', '12', '19']","['15', '6']","['24', '8']"
510,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '15']","['3', '21', '23', '2', '7', '25', '12', '19']","[None, '6']","['24', '8']"
510,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['15'],"['3', '21', '23', '2', '7', '25', '12', '19']","['17', '6']","['24', '8']"
511,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['15', '6']","['3', '21', '23', '2', '7', '25', '12', '19']","['17', None]","['24', '8']"
511,8 finished I/O → ready queue,io_to_ready,8,IO1,"['15', '6', '8']","['3', '21', '23', '2', '7', '25', '12', '19']","['17', None]","['24', None]"
511,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '8']","['3', '21', '23', '2', '7', '25', '12', '19']","['17', '15']","['24', None]"
511,3 dispatched to IO1,dispatch_io,3,IO1,"['6', '8']","['21', '23', '2', '7', '25', '12', '19']","['17', '15']","['24', '3']"
512,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '8', '17']","['21', '23', '2', '7', '25', '12', '19']","[None, '15']","['24', '3']"
512,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['6', '8', '17']","['21', '23', '2', '7', '25', '12', '19', '15']","[None, None]","['24', '3']"
512,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '17']","['21', '23', '2', '7', '25', '12', '19', '15']","['6', None]","['24', '3']"
512,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['17'],"['21', '23', '2', '7', '25', '12', '19', '15']","['6', '8']","['24', '3']"
514,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['17', '6']","['21', '23', '2', '7', '25', '12', '19', '15']","[None, '8']","['24', '3']"
514,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['17', '6', '8']","['21', '23', '2', '7', '25', '12', '19', '15']","[None, None]","['24', '3']"
514,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '8']","['21', '23', '2', '7', '25', '12', '19', '15']","['17', None]","['24', '3']"
514,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['8'],"['21', '23', '2', '7', '25', '12', '19', '15']","['17', '6']","['24', '3']"
516,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['8', '17']","['21', '23', '2', '7', '25', '12', '19', '15']","[None, '6']","['24', '3']"
516,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '17', '6']","['21', '23', '2', '7', '25', '12', '19', '15']","[None, None]","['24', '3']"
516,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['17', '6']","['21', '23', '2', '7', '25', '12', '19', '15']","['8', None]","['24', '3']"
516,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['6'],"['21', '23', '2', '7', '25', '12', '19', '15']","['8', '17']","['24', '3']"
517,8 finished CPU → wait queue,cpu_to_io,8,CPU0,['6'],"['21', '23', '2', '7', '25', '12', '19', '15', '8']","[None, '17']","['24', '3']"
517,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['6'],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, None]","['24', '3']"
517,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['24', '3']"
519,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, None]","['24', '3']"
519,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['24', '3']"
521,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, None]","['24', '3']"
521,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['24', '3']"
523,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, None]","['24', '3']"
523,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['24', '3']"
525,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, None]","['24', '3']"
525,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['24', '3']"
526,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","[None, '3']"
526,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","[None, '3']"
526,21 dispatched to IO0,dispatch_io,21,IO0,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
527,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, '24']","['21', '3']"
527,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
528,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['21', '3']"
528,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
529,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, '24']","['21', '3']"
529,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
530,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['21', '3']"
530,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
531,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, '24']","['21', '3']"
531,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
532,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['21', '3']"
532,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
533,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, '24']","['21', '3']"
533,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
534,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['21', '3']"
534,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
535,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, '24']","['21', '3']"
535,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
536,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', None]","['21', '3']"
536,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","['6', '24']","['21', '3']"
537,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['23', '2', '7', '25', '12', '19', '15', '8', '17']","[None, '24']","['21', '3']"
537,24 finished CPU → wait queue,cpu_to_io,24,CPU1,['6'],"['23', '2', '7', '25', '12', '19', '15', '8', '17', '24']","[None, None]","['21', '3']"
537,3 finished I/O → ready queue,io_to_ready,3,IO1,"['6', '3']","['23', '2', '7', '25', '12', '19', '15', '8', '17', '24']","[None, None]","['21', None]"
537,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['3'],"['23', '2', '7', '25', '12', '19', '15', '8', '17', '24']","['6', None]","['21', None]"
537,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['23', '2', '7', '25', '12', '19', '15', '8', '17', '24']","['6', '3']","['21', None]"
537,23 dispatched to IO1,dispatch_io,23,IO1,[],"['2', '7', '25', '12', '19', '15', '8', '17', '24']","['6', '3']","['21', '23']"
539,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['2', '7', '25', '12', '19', '15', '8', '17', '24']","[None, '3']","['21', '23']"
539,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '3']","['2', '7', '25', '12', '19', '15', '8', '17', '24']","[None, None]","['21', '23']"
539,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['3'],"['2', '7', '25', '12', '19', '15', '8', '17', '24']","['6', None]","['21', '23']"
539,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['2', '7', '25', '12', '19', '15', '8', '17', '24']","['6', '3']","['21', '23']"
541,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['2', '7', '25', '12', '19', '15', '8', '17', '24']","[None, '3']","['21', '23']"
541,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '3']","['2', '7', '25', '12', '19', '15', '8', '17', '24']","[None, None]","['21', '23']"
541,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['3'],"['2', '7', '25', '12', '19', '15', '8', '17', '24']","['6', None]","['21', '23']"
541,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['2', '7', '25', '12', '19', '15', '8', '17', '24']","['6', '3']","['21', '23']"
542,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['2', '7', '25', '12', '19', '15', '8', '17', '24']","['6', '3']","[None, '23']"
542,2 dispatched to IO0,dispatch_io,2,IO0,['21'],"['7', '25', '12', '19', '15', '8', '17', '24']","['6', '3']","['2', '23']"
543,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['21', '6']","['7', '25', '12', '19', '15', '8', '17', '24']","[None, '3']","['2', '23']"
543,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['21', '6', '3']","['7', '25', '12', '19', '15', '8', '17', '24']","[None, None]","['2', '23']"
543,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '3']","['7', '25', '12', '19', '15', '8', '17', '24']","['21', None]","['2', '23']"
543,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['3'],"['7', '25', '12', '19', '15', '8', '17', '24']","['21', '6']","['2', '23']"
545,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['3', '21']","['7', '25', '12', '19', '15', '8', '17', '24']","[None, '6']","['2', '23']"
545,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['3', '21', '6']","['7', '25', '12', '19', '15', '8', '17', '24']","[None, None]","['2', '23']"
545,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['21', '6']","['7', '25', '12', '19', '15', '8', '17', '24']","['3', None]","['2', '23']"
545,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['6'],"['7', '25', '12', '19', '15', '8', '17', '24']","['3', '21']","['2', '23']"
547,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '3']","['7', '25', '12', '19', '15', '8', '17', '24']","[None, '21']","['2', '23']"
547,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['6', '3', '21']","['7', '25', '12', '19', '15', '8', '17', '24']","[None, None]","['2', '23']"
547,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '21']","['7', '25', '12', '19', '15', '8', '17', '24']","['6', None]","['2', '23']"
547,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['21'],"['7', '25', '12', '19', '15', '8', '17', '24']","['6', '3']","['2', '23']"
548,6 finished CPU → wait queue,cpu_to_io,6,CPU0,['21'],"['7', '25', '12', '19', '15', '8', '17', '24', '6']","[None, '3']","['2', '23']"
548,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['7', '25', '12', '19', '15', '8', '17', '24', '6']","['21', '3']","['2', '23']"
549,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['7', '25', '12', '19', '15', '8', '17', '24', '6']","['21', None]","['2', '23']"
549,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['7', '25', '12', '19', '15', '8', '17', '24', '6']","['21', '3']","['2', '23']"
550,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['7', '25', '12', '19', '15', '8', '17', '24', '6']","[None, '3']","['2', '23']"
550,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['7', '25', '12', '19', '15', '8', '17', '24', '6']","['21', '3']","['2', '23']"
551,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],"['7', '25', '12', '19', '15', '8', '17', '24', '6', '3']","['21', None]","['2', '23']"
552,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['7', '25', '12', '19', '15', '8', '17', '24', '6', '3', '21']","[None, None]","['2', '23']"
559,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['7', '25', '12', '19', '15', '8', '17', '24', '6', '3', '21']","[None, None]","['2', None]"
559,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '25', '12', '19', '15', '8', '17', '24', '6', '3', '21']","['23', None]","['2', None]"
559,7 dispatched to IO1,dispatch_io,7,IO1,[],"['25', '12', '19', '15', '8', '17', '24', '6', '3', '21']","['23', None]","['2', '7']"
561,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['25', '12', '19', '15', '8', '17', '24', '6', '3', '21']","[None, None]","['2', '7']"
561,2 finished I/O → ready queue,io_to_ready,2,IO0,"['23', '2']","['25', '12', '19', '15', '8', '17', '24', '6', '3', '21']","[None, None]","[None, '7']"
561,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['2'],"['25', '12', '19', '15', '8', '17', '24', '6', '3', '21']","['23', None]","[None, '7']"
561,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['25', '12', '19', '15', '8', '17', '24', '6', '3', '21']","['23', '2']","[None, '7']"
561,25 dispatched to IO0,dispatch_io,25,IO0,[],"['12', '19', '15', '8', '17', '24', '6', '3', '21']","['23', '2']","['25', '7']"
563,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['12', '19', '15', '8', '17', '24', '6', '3', '21']","[None, '2']","['25', '7']"
563,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['23', '2']","['12', '19', '15', '8', '17', '24', '6', '3', '21']","[None, None]","['25', '7']"
563,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['2'],"['12', '19', '15', '8', '17', '24', '6', '3', '21']","['23', None]","['25', '7']"
563,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['12', '19', '15', '8', '17', '24', '6', '3', '21']","['23', '2']","['25', '7']"
564,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],"['12', '19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', None]","['25', '7']"
565,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['12', '19', '15', '8', '17', '24', '6', '3', '21', '2']","[None, None]","['25', '7']"
565,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['12', '19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', None]","['25', '7']"
567,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['12', '19', '15', '8', '17', '24', '6', '3', '21', '2']","[None, None]","['25', '7']"
567,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['12', '19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', None]","['25', '7']"
568,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['12', '19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', None]","['25', None]"
568,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['12', '19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', '7']","['25', None]"
568,12 dispatched to IO1,dispatch_io,12,IO1,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', '7']","['25', '12']"
569,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","[None, '7']","['25', '12']"
569,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', '7']","['25', '12']"
570,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', None]","['25', '12']"
570,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', '7']","['25', '12']"
571,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","[None, '7']","['25', '12']"
571,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', '7']","['25', '12']"
572,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', None]","['25', '12']"
572,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2']","['23', '7']","['25', '12']"
573,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2', '23']","[None, '7']","['25', '12']"
574,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['19', '15', '8', '17', '24', '6', '3', '21', '2', '23']","[None, None]","['25', '12']"
574,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2', '23']","['7', None]","['25', '12']"
575,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['25', '12']"
577,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['19', '15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","[None, '12']"
577,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['19', '15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', None]","[None, '12']"
577,19 dispatched to IO0,dispatch_io,19,IO0,[],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', None]","['19', '12']"
579,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '12']"
579,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', None]","['19', '12']"
581,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '12']"
581,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', None]","['19', '12']"
583,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '12']"
583,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', None]","['19', '12']"
585,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '12']"
585,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', None]","['19', '12']"
587,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '12']"
587,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', None]","['19', '12']"
588,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', None]","['19', None]"
588,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['15', '8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', '12']","['19', None]"
588,15 dispatched to IO1,dispatch_io,15,IO1,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', '12']","['19', '15']"
589,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, '12']","['19', '15']"
589,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['25', '12']","['19', '15']"
590,25 finished all bursts,finished,25,CPU0,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, '12']","['19', '15']"
590,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '15']"
590,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', '15']"
592,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '15']"
592,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', '15']"
594,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '15']"
594,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', '15']"
596,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '15']"
596,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', '15']"
598,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '15']"
598,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', '15']"
599,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '15']"
599,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', '15']"
601,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '15']"
601,15 finished I/O → ready queue,io_to_ready,15,IO1,"['12', '15']","['8', '17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', None]"
601,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['15'],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', None]"
601,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['8', '17', '24', '6', '3', '21', '2', '23', '7']","['12', '15']","['19', None]"
601,8 dispatched to IO1,dispatch_io,8,IO1,[],"['17', '24', '6', '3', '21', '2', '23', '7']","['12', '15']","['19', '8']"
603,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '24', '6', '3', '21', '2', '23', '7']","[None, '15']","['19', '8']"
603,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['12', '15']","['17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '8']"
603,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['15'],"['17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', '8']"
603,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['17', '24', '6', '3', '21', '2', '23', '7']","['12', '15']","['19', '8']"
605,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '24', '6', '3', '21', '2', '23', '7']","[None, '15']","['19', '8']"
605,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['12', '15']","['17', '24', '6', '3', '21', '2', '23', '7']","[None, None]","['19', '8']"
605,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['15'],"['17', '24', '6', '3', '21', '2', '23', '7']","['12', None]","['19', '8']"
605,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['17', '24', '6', '3', '21', '2', '23', '7']","['12', '15']","['19', '8']"
606,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['17', '24', '6', '3', '21', '2', '23', '7', '12']","[None, '15']","['19', '8']"
607,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['17', '24', '6', '3', '21', '2', '23', '7', '12']","[None, None]","['19', '8']"
607,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['17', '24', '6', '3', '21', '2', '23', '7', '12']","['15', None]","['19', '8']"
608,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['17', '24', '6', '3', '21', '2', '23', '7', '12']","[None, None]","['19', '8']"
608,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['17', '24', '6', '3', '21', '2', '23', '7', '12']","['15', None]","['19', '8']"
609,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['17', '24', '6', '3', '21', '2', '23', '7', '12']","['15', None]","[None, '8']"
609,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['17', '24', '6', '3', '21', '2', '23', '7', '12']","['15', '19']","[None, '8']"
609,17 dispatched to IO0,dispatch_io,17,IO0,[],"['24', '6', '3', '21', '2', '23', '7', '12']","['15', '19']","['17', '8']"
610,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['24', '6', '3', '21', '2', '23', '7', '12']","[None, '19']","['17', '8']"
610,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['24', '6', '3', '21', '2', '23', '7', '12']","['15', '19']","['17', '8']"
611,15 finished all bursts,finished,15,CPU0,[],"['24', '6', '3', '21', '2', '23', '7', '12']","[None, '19']","['17', '8']"
611,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,['19'],"['24', '6', '3', '21', '2', '23', '7', '12']","[None, None]","['17', '8']"
611,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '6', '3', '21', '2', '23', '7', '12']","['19', None]","['17', '8']"
612,8 finished I/O → ready queue,io_to_ready,8,IO1,['8'],"['24', '6', '3', '21', '2', '23', '7', '12']","['19', None]","['17', None]"
612,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['24', '6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', None]"
612,24 dispatched to IO1,dispatch_io,24,IO1,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
613,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['6', '3', '21', '2', '23', '7', '12']","[None, '8']","['17', '24']"
613,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
614,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['6', '3', '21', '2', '23', '7', '12']","['19', None]","['17', '24']"
614,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
615,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['6', '3', '21', '2', '23', '7', '12']","[None, '8']","['17', '24']"
615,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
616,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['6', '3', '21', '2', '23', '7', '12']","['19', None]","['17', '24']"
616,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
617,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['6', '3', '21', '2', '23', '7', '12']","[None, '8']","['17', '24']"
617,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
618,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['6', '3', '21', '2', '23', '7', '12']","['19', None]","['17', '24']"
618,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
619,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['6', '3', '21', '2', '23', '7', '12']","[None, '8']","['17', '24']"
619,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
620,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['6', '3', '21', '2', '23', '7', '12']","['19', None]","['17', '24']"
620,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
621,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['6', '3', '21', '2', '23', '7', '12']","[None, '8']","['17', '24']"
621,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['6', '3', '21', '2', '23', '7', '12']","['19', '8']","['17', '24']"
622,19 finished all bursts,finished,19,CPU0,[],"['6', '3', '21', '2', '23', '7', '12']","[None, '8']","['17', '24']"
622,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['6', '3', '21', '2', '23', '7', '12']","[None, None]","['17', '24']"
622,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['6', '3', '21', '2', '23', '7', '12']","['8', None]","['17', '24']"
624,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['6', '3', '21', '2', '23', '7', '12']","[None, None]","['17', '24']"
624,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['6', '3', '21', '2', '23', '7', '12']","['8', None]","['17', '24']"
625,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['6', '3', '21', '2', '23', '7', '12', '8']","[None, None]","['17', '24']"
629,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['6', '3', '21', '2', '23', '7', '12', '8']","[None, None]","[None, '24']"
629,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['6', '3', '21', '2', '23', '7', '12', '8']","['17', None]","[None, '24']"
629,6 dispatched to IO0,dispatch_io,6,IO0,[],"['3', '21', '2', '23', '7', '12', '8']","['17', None]","['6', '24']"
630,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['3', '21', '2', '23', '7', '12', '8']","['17', None]","['6', None]"
630,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['3', '21', '2', '23', '7', '12', '8']","['17', '24']","['6', None]"
630,3 dispatched to IO1,dispatch_io,3,IO1,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
631,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['21', '2', '23', '7', '12', '8']","[None, '24']","['6', '3']"
631,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
632,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['21', '2', '23', '7', '12', '8']","['17', None]","['6', '3']"
632,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
633,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['21', '2', '23', '7', '12', '8']","[None, '24']","['6', '3']"
633,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
634,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['21', '2', '23', '7', '12', '8']","['17', None]","['6', '3']"
634,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
635,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['21', '2', '23', '7', '12', '8']","[None, '24']","['6', '3']"
635,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
636,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['21', '2', '23', '7', '12', '8']","['17', None]","['6', '3']"
636,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
637,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['21', '2', '23', '7', '12', '8']","[None, '24']","['6', '3']"
637,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
638,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['21', '2', '23', '7', '12', '8']","['17', None]","['6', '3']"
638,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
639,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['21', '2', '23', '7', '12', '8']","[None, '24']","['6', '3']"
639,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
640,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['21', '2', '23', '7', '12', '8']","['17', None]","['6', '3']"
640,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '2', '23', '7', '12', '8']","['17', '24']","['6', '3']"
641,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['21', '2', '23', '7', '12', '8', '17']","[None, '24']","['6', '3']"
641,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['21', '2', '23', '7', '12', '8', '17']","[None, '24']","[None, '3']"
641,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['21', '2', '23', '7', '12', '8', '17']","['6', '24']","[None, '3']"
641,21 dispatched to IO0,dispatch_io,21,IO0,[],"['2', '23', '7', '12', '8', '17']","['6', '24']","['21', '3']"
642,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['2', '23', '7', '12', '8', '17']","['6', None]","['21', '3']"
642,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['2', '23', '7', '12', '8', '17']","['6', '24']","['21', '3']"
643,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['2', '23', '7', '12', '8', '17']","[None, '24']","['21', '3']"
643,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['6', '24']","['2', '23', '7', '12', '8', '17']","[None, None]","['21', '3']"
643,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['24'],"['2', '23', '7', '12', '8', '17']","['6', None]","['21', '3']"
643,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['2', '23', '7', '12', '8', '17']","['6', '24']","['21', '3']"
645,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['2', '23', '7', '12', '8', '17']","[None, '24']","['21', '3']"
645,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['6', '24']","['2', '23', '7', '12', '8', '17']","[None, None]","['21', '3']"
645,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['24'],"['2', '23', '7', '12', '8', '17']","['6', None]","['21', '3']"
645,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['2', '23', '7', '12', '8', '17']","['6', '24']","['21', '3']"
646,6 finished all bursts,finished,6,CPU0,[],"['2', '23', '7', '12', '8', '17']","[None, '24']","['21', '3']"
647,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['2', '23', '7', '12', '8', '17']","[None, None]","['21', '3']"
647,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['2', '23', '7', '12', '8', '17']","['24', None]","['21', '3']"
649,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['2', '23', '7', '12', '8', '17']","[None, None]","['21', '3']"
649,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['2', '23', '7', '12', '8', '17']","['24', None]","['21', '3']"
651,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['2', '23', '7', '12', '8', '17']","[None, None]","['21', '3']"
651,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['2', '23', '7', '12', '8', '17']","['24', None]","['21', '3']"
653,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['2', '23', '7', '12', '8', '17']","[None, None]","['21', '3']"
653,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['2', '23', '7', '12', '8', '17']","['24', None]","['21', '3']"
654,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],"['2', '23', '7', '12', '8', '17']","['24', None]","['21', None]"
654,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['2', '23', '7', '12', '8', '17']","['24', '3']","['21', None]"
654,2 dispatched to IO1,dispatch_io,2,IO1,[],"['23', '7', '12', '8', '17']","['24', '3']","['21', '2']"
655,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '7', '12', '8', '17']","[None, '3']","['21', '2']"
655,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '7', '12', '8', '17']","['24', '3']","['21', '2']"
656,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['23', '7', '12', '8', '17']","['24', None]","['21', '2']"
656,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['23', '7', '12', '8', '17']","['24', '3']","['21', '2']"
657,24 finished all bursts,finished,24,CPU0,[],"['23', '7', '12', '8', '17']","[None, '3']","['21', '2']"
658,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['23', '7', '12', '8', '17']","[None, None]","['21', '2']"
658,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['23', '7', '12', '8', '17']","['3', None]","['21', '2']"
660,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['23', '7', '12', '8', '17']","[None, None]","['21', '2']"
660,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['23', '7', '12', '8', '17']","['3', None]","['21', '2']"
661,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['23', '7', '12', '8', '17']","['3', None]","[None, '2']"
661,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['23', '7', '12', '8', '17']","['3', '21']","[None, '2']"
661,23 dispatched to IO0,dispatch_io,23,IO0,[],"['7', '12', '8', '17']","['3', '21']","['23', '2']"
662,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['7', '12', '8', '17']","[None, '21']","['23', '2']"
662,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '12', '8', '17']","['3', '21']","['23', '2']"
663,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['7', '12', '8', '17']","['3', None]","['23', '2']"
663,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['7', '12', '8', '17']","['3', '21']","['23', '2']"
664,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '12', '8', '17']","[None, '21']","['23', '2']"
664,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '12', '8', '17']","['3', '21']","['23', '2']"
665,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['7', '12', '8', '17']","['3', None]","['23', '2']"
665,2 finished I/O → ready queue,io_to_ready,2,IO1,"['21', '2']","['7', '12', '8', '17']","['3', None]","['23', None]"
665,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['2'],"['7', '12', '8', '17']","['3', '21']","['23', None]"
665,7 dispatched to IO1,dispatch_io,7,IO1,['2'],"['12', '8', '17']","['3', '21']","['23', '7']"
666,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '3']","['12', '8', '17']","[None, '21']","['23', '7']"
666,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],"['12', '8', '17']","['2', '21']","['23', '7']"
667,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['3', '21']","['12', '8', '17']","['2', None]","['23', '7']"
667,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['21'],"['12', '8', '17']","['2', '3']","['23', '7']"
668,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['21', '2']","['12', '8', '17']","[None, '3']","['23', '7']"
668,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['2'],"['12', '8', '17']","['21', '3']","['23', '7']"
669,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '3']","['12', '8', '17']","['21', None]","['23', '7']"
669,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],"['12', '8', '17']","['21', '2']","['23', '7']"
670,21 finished CPU → wait queue,cpu_to_io,21,CPU0,['3'],"['12', '8', '17', '21']","[None, '2']","['23', '7']"
670,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['12', '8', '17', '21']","['3', '2']","['23', '7']"
671,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['12', '8', '17', '21']","['3', None]","['23', '7']"
671,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['12', '8', '17', '21']","['3', '2']","['23', '7']"
672,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['12', '8', '17', '21']","[None, '2']","['23', '7']"
672,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['12', '8', '17', '21']","['3', '2']","['23', '7']"
673,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['12', '8', '17', '21']","['3', None]","['23', '7']"
673,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['12', '8', '17', '21']","['3', '2']","['23', '7']"
674,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['12', '8', '17', '21', '3']","[None, '2']","['23', '7']"
675,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['12', '8', '17', '21', '3']","[None, None]","['23', '7']"
675,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['12', '8', '17', '21', '3']","['2', None]","['23', '7']"
677,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['12', '8', '17', '21', '3']","[None, None]","['23', '7']"
677,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['12', '8', '17', '21', '3']","['2', None]","['23', '7']"
678,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['12', '8', '17', '21', '3', '2']","[None, None]","['23', '7']"
684,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['12', '8', '17', '21', '3', '2']","[None, None]","[None, '7']"
684,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['12', '8', '17', '21', '3', '2']","['23', None]","[None, '7']"
684,12 dispatched to IO0,dispatch_io,12,IO0,[],"['8', '17', '21', '3', '2']","['23', None]","['12', '7']"
686,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['8', '17', '21', '3', '2']","[None, None]","['12', '7']"
686,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['8', '17', '21', '3', '2']","['23', None]","['12', '7']"
687,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['8', '17', '21', '3', '2']","['23', None]","['12', None]"
687,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['8', '17', '21', '3', '2']","['23', '7']","['12', None]"
687,8 dispatched to IO1,dispatch_io,8,IO1,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
688,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['17', '21', '3', '2']","[None, '7']","['12', '8']"
688,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
689,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '21', '3', '2']","['23', None]","['12', '8']"
689,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
690,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['17', '21', '3', '2']","[None, '7']","['12', '8']"
690,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
691,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '21', '3', '2']","['23', None]","['12', '8']"
691,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
692,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['17', '21', '3', '2']","[None, '7']","['12', '8']"
692,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
693,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '21', '3', '2']","['23', None]","['12', '8']"
693,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
694,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['17', '21', '3', '2']","[None, '7']","['12', '8']"
694,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
695,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '21', '3', '2']","['23', None]","['12', '8']"
695,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
696,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['17', '21', '3', '2']","[None, '7']","['12', '8']"
696,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['17', '21', '3', '2']","['23', '7']","['12', '8']"
697,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '21', '3', '2']","['23', None]","['12', '8']"
697,12 finished I/O → ready queue,io_to_ready,12,IO0,"['7', '12']","['17', '21', '3', '2']","['23', None]","[None, '8']"
697,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['12'],"['17', '21', '3', '2']","['23', '7']","[None, '8']"
697,17 dispatched to IO0,dispatch_io,17,IO0,['12'],"['21', '3', '2']","['23', '7']","['17', '8']"
698,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '23']","['21', '3', '2']","[None, '7']","['17', '8']"
698,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['23'],"['21', '3', '2']","['12', '7']","['17', '8']"
699,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '7']","['21', '3', '2']","['12', None]","['17', '8']"
699,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['7'],"['21', '3', '2']","['12', '23']","['17', '8']"
700,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['7', '12']","['21', '3', '2']","[None, '23']","['17', '8']"
700,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['12'],"['21', '3', '2']","['7', '23']","['17', '8']"
701,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '23']","['21', '3', '2']","['7', None]","['17', '8']"
701,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['23'],"['21', '3', '2']","['7', '12']","['17', '8']"
702,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['23', '7']","['21', '3', '2']","[None, '12']","['17', '8']"
702,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['7'],"['21', '3', '2']","['23', '12']","['17', '8']"
703,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['7', '23']","['21', '3', '2']","[None, '12']","['17', '8']"
703,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['7', '23', '12']","['21', '3', '2']","[None, None]","['17', '8']"
703,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '12']","['21', '3', '2']","['7', None]","['17', '8']"
703,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['12'],"['21', '3', '2']","['7', '23']","['17', '8']"
705,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '7']","['21', '3', '2']","[None, '23']","['17', '8']"
705,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '7', '23']","['21', '3', '2']","[None, None]","['17', '8']"
705,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '23']","['21', '3', '2']","['12', None]","['17', '8']"
705,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['23'],"['21', '3', '2']","['12', '7']","['17', '8']"
707,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['23', '12']","['21', '3', '2']","[None, '7']","['17', '8']"
707,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '12', '7']","['21', '3', '2']","[None, None]","['17', '8']"
707,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '7']","['21', '3', '2']","['23', None]","['17', '8']"
707,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['7'],"['21', '3', '2']","['23', '12']","['17', '8']"
709,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['7', '23']","['21', '3', '2']","[None, '12']","['17', '8']"
709,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['7', '23', '12']","['21', '3', '2']","[None, None]","['17', '8']"
709,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '12']","['21', '3', '2']","['7', None]","['17', '8']"
709,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['12'],"['21', '3', '2']","['7', '23']","['17', '8']"
711,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '7']","['21', '3', '2']","[None, '23']","['17', '8']"
711,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '7', '23']","['21', '3', '2']","[None, None]","['17', '8']"
711,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '23']","['21', '3', '2']","['12', None]","['17', '8']"
711,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['23'],"['21', '3', '2']","['12', '7']","['17', '8']"
712,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['23', '12']","['21', '3', '2']","[None, '7']","['17', '8']"
712,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['12'],"['21', '3', '2']","['23', '7']","['17', '8']"
713,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['12', '7']","['21', '3', '2']","['23', None]","['17', '8']"
713,8 finished I/O → ready queue,io_to_ready,8,IO1,"['12', '7', '8']","['21', '3', '2']","['23', None]","['17', None]"
713,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '8']","['21', '3', '2']","['23', '12']","['17', None]"
713,21 dispatched to IO1,dispatch_io,21,IO1,"['7', '8']","['3', '2']","['23', '12']","['17', '21']"
714,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['7', '8', '23']","['3', '2']","[None, '12']","['17', '21']"
714,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '23']","['3', '2']","['7', '12']","['17', '21']"
715,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '23', '12']","['3', '2']","['7', None]","['17', '21']"
715,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['23', '12']","['3', '2']","['7', '8']","['17', '21']"
716,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['23', '12', '7']","['3', '2']","[None, '8']","['17', '21']"
716,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '7']","['3', '2']","['23', '8']","['17', '21']"
717,8 finished all bursts,finished,8,CPU1,"['12', '7']","['3', '2']","['23', None]","['17', '21']"
717,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['7'],"['3', '2']","['23', '12']","['17', '21']"
718,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['7', '23']","['3', '2']","[None, '12']","['17', '21']"
718,17 finished I/O → ready queue,io_to_ready,17,IO0,"['7', '23', '17']","['3', '2']","[None, '12']","[None, '21']"
718,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '17']","['3', '2']","['7', '12']","[None, '21']"
718,3 dispatched to IO0,dispatch_io,3,IO0,"['23', '17']",['2'],"['7', '12']","['3', '21']"
719,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '17', '12']",['2'],"['7', None]","['3', '21']"
719,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['17', '12']",['2'],"['7', '23']","['3', '21']"
720,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['17', '12', '7']",['2'],"[None, '23']","['3', '21']"
720,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '7']",['2'],"['17', '23']","['3', '21']"
721,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '7', '23']",['2'],"['17', None]","['3', '21']"
721,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '23']",['2'],"['17', '12']","['3', '21']"
722,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['7', '23', '17']",['2'],"[None, '12']","['3', '21']"
722,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '17']",['2'],"['7', '12']","['3', '21']"
723,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '17', '12']",['2'],"['7', None]","['3', '21']"
723,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['17', '12']",['2'],"['7', '23']","['3', '21']"
724,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['17', '12', '7']",['2'],"[None, '23']","['3', '21']"
724,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '7']",['2'],"['17', '23']","['3', '21']"
725,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['12', '7', '23']",['2'],"['17', None]","['3', '21']"
725,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '23']",['2'],"['17', '12']","['3', '21']"
726,17 finished all bursts,finished,17,CPU0,"['7', '23']",['2'],"[None, '12']","['3', '21']"
726,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['23'],['2'],"['7', '12']","['3', '21']"
727,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '12']",['2'],"['7', None]","['3', '21']"
727,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['12'],['2'],"['7', '23']","['3', '21']"
728,7 finished CPU → wait queue,cpu_to_io,7,CPU0,['12'],"['2', '7']","[None, '23']","['3', '21']"
728,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['2', '7']","['12', '23']","['3', '21']"
729,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['2', '7']","['12', None]","['3', '21']"
729,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['2', '7']","['12', '23']","['3', '21']"
730,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['2', '7']","[None, '23']","['3', '21']"
730,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['2', '7']","['12', '23']","['3', '21']"
731,12 finished all bursts,finished,12,CPU0,[],"['2', '7']","[None, '23']","['3', '21']"
731,23 finished all bursts,finished,23,CPU1,[],"['2', '7']","[None, None]","['3', '21']"
737,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['2', '7']","[None, None]","[None, '21']"
737,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['2', '7']","['3', None]","[None, '21']"
737,2 dispatched to IO0,dispatch_io,2,IO0,[],['7'],"['3', None]","['2', '21']"
738,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],['7'],"['3', None]","['2', None]"
738,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],['7'],"['3', '21']","['2', None]"
738,7 dispatched to IO1,dispatch_io,7,IO1,[],[],"['3', '21']","['2', '7']"
739,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '21']","['2', '7']"
739,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', '21']","['2', '7']"
740,3 finished all bursts,finished,3,CPU0,[],[],"[None, '21']","['2', '7']"
740,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],[],"[None, None]","['2', '7']"
740,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['2', '7']"
742,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],[],"[None, None]","['2', '7']"
742,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['2', '7']"
744,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],[],"[None, None]","['2', '7']"
744,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['2', '7']"
746,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],[],"[None, None]","['2', '7']"
746,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['2', '7']"
747,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],[],"[None, None]","['2', '7']"
747,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['2', '7']"
749,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],[],"[None, None]","['2', '7']"
749,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['2', '7']"
751,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],[],"[None, None]","['2', '7']"
751,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['2', '7']"
753,21 finished all bursts,finished,21,CPU0,[],[],"[None, None]","['2', '7']"
764,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],[],"[None, None]","['2', None]"
764,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","['2', None]"
766,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, None]","['2', None]"
766,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","['2', None]"
768,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, None]","['2', None]"
768,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","['2', None]"
769,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],[],"['7', None]","[None, None]"
769,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['7', '2']","[None, None]"
770,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, '2']","[None, None]"
770,2 finished all bursts,finished,2,CPU1,['7'],[],"[None, None]","[None, None]"
770,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","[None, None]"
771,7 finished all bursts,finished,7,CPU0,[],[],"[None, None]","[None, None]"
